dp_main.c 235 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. #ifndef REMOVE_PKT_LOG
  59. #include <pktlog_ac_api.h>
  60. #include <pktlog_ac.h>
  61. #endif
  62. #endif
  63. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  64. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  65. uint8_t *peer_mac_addr,
  66. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  67. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  68. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  69. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  70. #define DP_INTR_POLL_TIMER_MS 10
  71. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  72. #define DP_MCS_LENGTH (6*MAX_MCS)
  73. #define DP_NSS_LENGTH (6*SS_COUNT)
  74. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  75. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  76. #define DP_MAX_MCS_STRING_LEN 30
  77. #define DP_CURR_FW_STATS_AVAIL 19
  78. #define DP_HTT_DBG_EXT_STATS_MAX 256
  79. #define DP_MAX_SLEEP_TIME 100
  80. #ifdef IPA_OFFLOAD
  81. /* Exclude IPA rings from the interrupt context */
  82. #define TX_RING_MASK_VAL 0xb
  83. #define RX_RING_MASK_VAL 0x7
  84. #else
  85. #define TX_RING_MASK_VAL 0xF
  86. #define RX_RING_MASK_VAL 0xF
  87. #endif
  88. #define STR_MAXLEN 64
  89. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  90. /* PPDU stats mask sent to FW to enable enhanced stats */
  91. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  92. /* PPDU stats mask sent to FW to support debug sniffer feature */
  93. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  94. /* PPDU stats mask sent to FW to support BPR feature*/
  95. #define DP_PPDU_STATS_CFG_BPR 0x2000
  96. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  97. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  98. DP_PPDU_STATS_CFG_ENH_STATS)
  99. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  100. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  101. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  102. #define RNG_ERR "SRNG setup failed for"
  103. /**
  104. * default_dscp_tid_map - Default DSCP-TID mapping
  105. *
  106. * DSCP TID
  107. * 000000 0
  108. * 001000 1
  109. * 010000 2
  110. * 011000 3
  111. * 100000 4
  112. * 101000 5
  113. * 110000 6
  114. * 111000 7
  115. */
  116. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  117. 0, 0, 0, 0, 0, 0, 0, 0,
  118. 1, 1, 1, 1, 1, 1, 1, 1,
  119. 2, 2, 2, 2, 2, 2, 2, 2,
  120. 3, 3, 3, 3, 3, 3, 3, 3,
  121. 4, 4, 4, 4, 4, 4, 4, 4,
  122. 5, 5, 5, 5, 5, 5, 5, 5,
  123. 6, 6, 6, 6, 6, 6, 6, 6,
  124. 7, 7, 7, 7, 7, 7, 7, 7,
  125. };
  126. /*
  127. * struct dp_rate_debug
  128. *
  129. * @mcs_type: print string for a given mcs
  130. * @valid: valid mcs rate?
  131. */
  132. struct dp_rate_debug {
  133. char mcs_type[DP_MAX_MCS_STRING_LEN];
  134. uint8_t valid;
  135. };
  136. #define MCS_VALID 1
  137. #define MCS_INVALID 0
  138. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  139. {
  140. {"OFDM 48 Mbps", MCS_VALID},
  141. {"OFDM 24 Mbps", MCS_VALID},
  142. {"OFDM 12 Mbps", MCS_VALID},
  143. {"OFDM 6 Mbps ", MCS_VALID},
  144. {"OFDM 54 Mbps", MCS_VALID},
  145. {"OFDM 36 Mbps", MCS_VALID},
  146. {"OFDM 18 Mbps", MCS_VALID},
  147. {"OFDM 9 Mbps ", MCS_VALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_VALID},
  153. },
  154. {
  155. {"CCK 11 Mbps Long ", MCS_VALID},
  156. {"CCK 5.5 Mbps Long ", MCS_VALID},
  157. {"CCK 2 Mbps Long ", MCS_VALID},
  158. {"CCK 1 Mbps Long ", MCS_VALID},
  159. {"CCK 11 Mbps Short ", MCS_VALID},
  160. {"CCK 5.5 Mbps Short", MCS_VALID},
  161. {"CCK 2 Mbps Short ", MCS_VALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_VALID},
  168. },
  169. {
  170. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  171. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  172. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  173. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  174. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  175. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  176. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  177. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_VALID},
  183. },
  184. {
  185. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  186. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  187. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  188. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  189. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  190. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  191. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  193. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  194. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  195. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  196. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  197. {"INVALID ", MCS_VALID},
  198. },
  199. {
  200. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  201. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  202. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  203. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  204. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  205. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  206. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  208. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  209. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  210. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  211. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  212. {"INVALID ", MCS_VALID},
  213. }
  214. };
  215. /**
  216. * @brief Cpu ring map types
  217. */
  218. enum dp_cpu_ring_map_types {
  219. DP_DEFAULT_MAP,
  220. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  221. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  222. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  223. DP_CPU_RING_MAP_MAX
  224. };
  225. /**
  226. * @brief Cpu to tx ring map
  227. */
  228. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  229. {0x0, 0x1, 0x2, 0x0},
  230. {0x1, 0x2, 0x1, 0x2},
  231. {0x0, 0x2, 0x0, 0x2},
  232. {0x2, 0x2, 0x2, 0x2}
  233. };
  234. /**
  235. * @brief Select the type of statistics
  236. */
  237. enum dp_stats_type {
  238. STATS_FW = 0,
  239. STATS_HOST = 1,
  240. STATS_TYPE_MAX = 2,
  241. };
  242. /**
  243. * @brief General Firmware statistics options
  244. *
  245. */
  246. enum dp_fw_stats {
  247. TXRX_FW_STATS_INVALID = -1,
  248. };
  249. /**
  250. * dp_stats_mapping_table - Firmware and Host statistics
  251. * currently supported
  252. */
  253. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  254. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  264. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  265. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  267. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  271. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  272. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  273. /* Last ENUM for HTT FW STATS */
  274. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  275. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  276. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  277. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  280. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  281. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  282. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  283. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  284. };
  285. /* MCL specific functions */
  286. #ifdef CONFIG_MCL
  287. /**
  288. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  289. * @soc: pointer to dp_soc handle
  290. * @intr_ctx_num: interrupt context number for which mon mask is needed
  291. *
  292. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  293. * This function is returning 0, since in interrupt mode(softirq based RX),
  294. * we donot want to process monitor mode rings in a softirq.
  295. *
  296. * So, in case packet log is enabled for SAP/STA/P2P modes,
  297. * regular interrupt processing will not process monitor mode rings. It would be
  298. * done in a separate timer context.
  299. *
  300. * Return: 0
  301. */
  302. static inline
  303. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  304. {
  305. return 0;
  306. }
  307. /*
  308. * dp_service_mon_rings()- timer to reap monitor rings
  309. * reqd as we are not getting ppdu end interrupts
  310. * @arg: SoC Handle
  311. *
  312. * Return:
  313. *
  314. */
  315. static void dp_service_mon_rings(void *arg)
  316. {
  317. struct dp_soc *soc = (struct dp_soc *)arg;
  318. int ring = 0, work_done, mac_id;
  319. struct dp_pdev *pdev = NULL;
  320. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  321. pdev = soc->pdev_list[ring];
  322. if (!pdev)
  323. continue;
  324. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  325. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  326. pdev->pdev_id);
  327. work_done = dp_mon_process(soc, mac_for_pdev,
  328. QCA_NAPI_BUDGET);
  329. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  330. FL("Reaped %d descs from Monitor rings"),
  331. work_done);
  332. }
  333. }
  334. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  335. }
  336. #ifndef REMOVE_PKT_LOG
  337. /**
  338. * dp_pkt_log_init() - API to initialize packet log
  339. * @ppdev: physical device handle
  340. * @scn: HIF context
  341. *
  342. * Return: none
  343. */
  344. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  345. {
  346. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  347. if (handle->pkt_log_init) {
  348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  349. "%s: Packet log not initialized", __func__);
  350. return;
  351. }
  352. pktlog_sethandle(&handle->pl_dev, scn);
  353. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  354. if (pktlogmod_init(scn)) {
  355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  356. "%s: pktlogmod_init failed", __func__);
  357. handle->pkt_log_init = false;
  358. } else {
  359. handle->pkt_log_init = true;
  360. }
  361. }
  362. /**
  363. * dp_pkt_log_con_service() - connect packet log service
  364. * @ppdev: physical device handle
  365. * @scn: device context
  366. *
  367. * Return: none
  368. */
  369. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  370. {
  371. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  372. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  373. pktlog_htc_attach();
  374. }
  375. /**
  376. * dp_pktlogmod_exit() - API to cleanup pktlog info
  377. * @handle: Pdev handle
  378. *
  379. * Return: none
  380. */
  381. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  382. {
  383. void *scn = (void *)handle->soc->hif_handle;
  384. if (!scn) {
  385. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  386. "%s: Invalid hif(scn) handle", __func__);
  387. return;
  388. }
  389. pktlogmod_exit(scn);
  390. handle->pkt_log_init = false;
  391. }
  392. #endif
  393. #else
  394. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  395. /**
  396. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  397. * @soc: pointer to dp_soc handle
  398. * @intr_ctx_num: interrupt context number for which mon mask is needed
  399. *
  400. * Return: mon mask value
  401. */
  402. static inline
  403. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  404. {
  405. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  406. }
  407. #endif
  408. /**
  409. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  410. * @cdp_opaque_vdev: pointer to cdp_vdev
  411. *
  412. * Return: pointer to dp_vdev
  413. */
  414. static
  415. struct dp_vdev * dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  416. {
  417. return (struct dp_vdev *)cdp_opaque_vdev;
  418. }
  419. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  420. struct cdp_peer *peer_hdl,
  421. uint8_t *mac_addr,
  422. enum cdp_txrx_ast_entry_type type,
  423. uint32_t flags)
  424. {
  425. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  426. (struct dp_peer *)peer_hdl,
  427. mac_addr,
  428. type,
  429. flags);
  430. }
  431. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  432. void *ast_entry_hdl)
  433. {
  434. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  435. qdf_spin_lock_bh(&soc->ast_lock);
  436. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  437. (struct dp_ast_entry *)ast_entry_hdl);
  438. qdf_spin_unlock_bh(&soc->ast_lock);
  439. }
  440. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  441. struct cdp_peer *peer_hdl,
  442. uint8_t *wds_macaddr,
  443. uint32_t flags)
  444. {
  445. int status = -1;
  446. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  447. struct dp_ast_entry *ast_entry = NULL;
  448. qdf_spin_lock_bh(&soc->ast_lock);
  449. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  450. if (ast_entry) {
  451. status = dp_peer_update_ast(soc,
  452. (struct dp_peer *)peer_hdl,
  453. ast_entry, flags);
  454. }
  455. qdf_spin_unlock_bh(&soc->ast_lock);
  456. return status;
  457. }
  458. /*
  459. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  460. * @soc_handle: Datapath SOC handle
  461. * @wds_macaddr: WDS entry MAC Address
  462. * Return: None
  463. */
  464. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  465. uint8_t *wds_macaddr, void *vdev_handle)
  466. {
  467. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  468. struct dp_ast_entry *ast_entry = NULL;
  469. qdf_spin_lock_bh(&soc->ast_lock);
  470. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  471. if (ast_entry) {
  472. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  473. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  474. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  475. ast_entry->is_active = TRUE;
  476. }
  477. }
  478. qdf_spin_unlock_bh(&soc->ast_lock);
  479. }
  480. /*
  481. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  482. * @soc: Datapath SOC handle
  483. *
  484. * Return: None
  485. */
  486. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  487. void *vdev_hdl)
  488. {
  489. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  490. struct dp_pdev *pdev;
  491. struct dp_vdev *vdev;
  492. struct dp_peer *peer;
  493. struct dp_ast_entry *ase, *temp_ase;
  494. int i;
  495. qdf_spin_lock_bh(&soc->ast_lock);
  496. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  497. pdev = soc->pdev_list[i];
  498. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  499. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  500. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  501. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  502. if ((ase->type ==
  503. CDP_TXRX_AST_TYPE_STATIC) ||
  504. (ase->type ==
  505. CDP_TXRX_AST_TYPE_SELF) ||
  506. (ase->type ==
  507. CDP_TXRX_AST_TYPE_STA_BSS))
  508. continue;
  509. ase->is_active = TRUE;
  510. }
  511. }
  512. }
  513. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  514. }
  515. qdf_spin_unlock_bh(&soc->ast_lock);
  516. }
  517. /*
  518. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  519. * @soc: Datapath SOC handle
  520. *
  521. * Return: None
  522. */
  523. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  524. {
  525. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  526. struct dp_pdev *pdev;
  527. struct dp_vdev *vdev;
  528. struct dp_peer *peer;
  529. struct dp_ast_entry *ase, *temp_ase;
  530. int i;
  531. qdf_spin_lock_bh(&soc->ast_lock);
  532. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  533. pdev = soc->pdev_list[i];
  534. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  535. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  536. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  537. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  538. if ((ase->type ==
  539. CDP_TXRX_AST_TYPE_STATIC) ||
  540. (ase->type ==
  541. CDP_TXRX_AST_TYPE_SELF) ||
  542. (ase->type ==
  543. CDP_TXRX_AST_TYPE_STA_BSS))
  544. continue;
  545. dp_peer_del_ast(soc, ase);
  546. }
  547. }
  548. }
  549. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  550. }
  551. qdf_spin_unlock_bh(&soc->ast_lock);
  552. }
  553. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  554. uint8_t *ast_mac_addr)
  555. {
  556. struct dp_ast_entry *ast_entry;
  557. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  558. qdf_spin_lock_bh(&soc->ast_lock);
  559. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  560. qdf_spin_unlock_bh(&soc->ast_lock);
  561. return (void *)ast_entry;
  562. }
  563. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  564. void *ast_entry_hdl)
  565. {
  566. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  567. (struct dp_ast_entry *)ast_entry_hdl);
  568. }
  569. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  570. void *ast_entry_hdl)
  571. {
  572. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  573. (struct dp_ast_entry *)ast_entry_hdl);
  574. }
  575. static void dp_peer_ast_set_type_wifi3(
  576. struct cdp_soc_t *soc_hdl,
  577. void *ast_entry_hdl,
  578. enum cdp_txrx_ast_entry_type type)
  579. {
  580. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  581. (struct dp_ast_entry *)ast_entry_hdl,
  582. type);
  583. }
  584. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  585. struct cdp_soc_t *soc_hdl,
  586. void *ast_entry_hdl)
  587. {
  588. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  589. }
  590. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  591. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  592. void *ast_entry,
  593. void *cp_ctx)
  594. {
  595. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  596. qdf_spin_lock_bh(&soc->ast_lock);
  597. dp_peer_ast_set_cp_ctx(soc,
  598. (struct dp_ast_entry *)ast_entry, cp_ctx);
  599. qdf_spin_unlock_bh(&soc->ast_lock);
  600. }
  601. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  602. void *ast_entry)
  603. {
  604. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  605. void *cp_ctx = NULL;
  606. qdf_spin_lock_bh(&soc->ast_lock);
  607. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  608. (struct dp_ast_entry *)ast_entry);
  609. qdf_spin_unlock_bh(&soc->ast_lock);
  610. return cp_ctx;
  611. }
  612. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  613. void *ast_entry)
  614. {
  615. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  616. bool wmi_sent = false;
  617. qdf_spin_lock_bh(&soc->ast_lock);
  618. wmi_sent = dp_peer_ast_get_wmi_sent(soc,
  619. (struct dp_ast_entry *)ast_entry);
  620. qdf_spin_unlock_bh(&soc->ast_lock);
  621. return wmi_sent;
  622. }
  623. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  624. void *ast_entry)
  625. {
  626. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  627. qdf_spin_lock_bh(&soc->ast_lock);
  628. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  629. qdf_spin_unlock_bh(&soc->ast_lock);
  630. }
  631. #endif
  632. /**
  633. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  634. * @ring_num: ring num of the ring being queried
  635. * @grp_mask: the grp_mask array for the ring type in question.
  636. *
  637. * The grp_mask array is indexed by group number and the bit fields correspond
  638. * to ring numbers. We are finding which interrupt group a ring belongs to.
  639. *
  640. * Return: the index in the grp_mask array with the ring number.
  641. * -QDF_STATUS_E_NOENT if no entry is found
  642. */
  643. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  644. {
  645. int ext_group_num;
  646. int mask = 1 << ring_num;
  647. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  648. ext_group_num++) {
  649. if (mask & grp_mask[ext_group_num])
  650. return ext_group_num;
  651. }
  652. return -QDF_STATUS_E_NOENT;
  653. }
  654. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  655. enum hal_ring_type ring_type,
  656. int ring_num)
  657. {
  658. int *grp_mask;
  659. switch (ring_type) {
  660. case WBM2SW_RELEASE:
  661. /* dp_tx_comp_handler - soc->tx_comp_ring */
  662. if (ring_num < 3)
  663. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  664. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  665. else if (ring_num == 3) {
  666. /* sw treats this as a separate ring type */
  667. grp_mask = &soc->wlan_cfg_ctx->
  668. int_rx_wbm_rel_ring_mask[0];
  669. ring_num = 0;
  670. } else {
  671. qdf_assert(0);
  672. return -QDF_STATUS_E_NOENT;
  673. }
  674. break;
  675. case REO_EXCEPTION:
  676. /* dp_rx_err_process - &soc->reo_exception_ring */
  677. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  678. break;
  679. case REO_DST:
  680. /* dp_rx_process - soc->reo_dest_ring */
  681. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  682. break;
  683. case REO_STATUS:
  684. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  685. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  686. break;
  687. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  688. case RXDMA_MONITOR_STATUS:
  689. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  690. case RXDMA_MONITOR_DST:
  691. /* dp_mon_process */
  692. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  693. break;
  694. case RXDMA_DST:
  695. /* dp_rxdma_err_process */
  696. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  697. break;
  698. case RXDMA_BUF:
  699. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  700. break;
  701. case RXDMA_MONITOR_BUF:
  702. /* TODO: support low_thresh interrupt */
  703. return -QDF_STATUS_E_NOENT;
  704. break;
  705. case TCL_DATA:
  706. case TCL_CMD:
  707. case REO_CMD:
  708. case SW2WBM_RELEASE:
  709. case WBM_IDLE_LINK:
  710. /* normally empty SW_TO_HW rings */
  711. return -QDF_STATUS_E_NOENT;
  712. break;
  713. case TCL_STATUS:
  714. case REO_REINJECT:
  715. /* misc unused rings */
  716. return -QDF_STATUS_E_NOENT;
  717. break;
  718. case CE_SRC:
  719. case CE_DST:
  720. case CE_DST_STATUS:
  721. /* CE_rings - currently handled by hif */
  722. default:
  723. return -QDF_STATUS_E_NOENT;
  724. break;
  725. }
  726. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  727. }
  728. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  729. *ring_params, int ring_type, int ring_num)
  730. {
  731. int msi_group_number;
  732. int msi_data_count;
  733. int ret;
  734. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  735. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  736. &msi_data_count, &msi_data_start,
  737. &msi_irq_start);
  738. if (ret)
  739. return;
  740. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  741. ring_num);
  742. if (msi_group_number < 0) {
  743. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  744. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  745. ring_type, ring_num);
  746. ring_params->msi_addr = 0;
  747. ring_params->msi_data = 0;
  748. return;
  749. }
  750. if (msi_group_number > msi_data_count) {
  751. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  752. FL("2 msi_groups will share an msi; msi_group_num %d"),
  753. msi_group_number);
  754. QDF_ASSERT(0);
  755. }
  756. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  757. ring_params->msi_addr = addr_low;
  758. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  759. ring_params->msi_data = (msi_group_number % msi_data_count)
  760. + msi_data_start;
  761. ring_params->flags |= HAL_SRNG_MSI_INTR;
  762. }
  763. /**
  764. * dp_print_ast_stats() - Dump AST table contents
  765. * @soc: Datapath soc handle
  766. *
  767. * return void
  768. */
  769. #ifdef FEATURE_AST
  770. static void dp_print_ast_stats(struct dp_soc *soc)
  771. {
  772. uint8_t i;
  773. uint8_t num_entries = 0;
  774. struct dp_vdev *vdev;
  775. struct dp_pdev *pdev;
  776. struct dp_peer *peer;
  777. struct dp_ast_entry *ase, *tmp_ase;
  778. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  779. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS"};
  780. DP_PRINT_STATS("AST Stats:");
  781. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  782. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  783. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  784. DP_PRINT_STATS("AST Table:");
  785. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  786. pdev = soc->pdev_list[i];
  787. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  788. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  789. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  790. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  791. DP_PRINT_STATS("%6d mac_addr = %pM"
  792. " peer_mac_addr = %pM"
  793. " type = %s"
  794. " next_hop = %d"
  795. " is_active = %d"
  796. " is_bss = %d"
  797. " ast_idx = %d"
  798. " ast_hash = %d"
  799. " pdev_id = %d"
  800. " vdev_id = %d",
  801. ++num_entries,
  802. ase->mac_addr.raw,
  803. ase->peer->mac_addr.raw,
  804. type[ase->type],
  805. ase->next_hop,
  806. ase->is_active,
  807. ase->is_bss,
  808. ase->ast_idx,
  809. ase->ast_hash_value,
  810. ase->pdev_id,
  811. ase->vdev_id);
  812. }
  813. }
  814. }
  815. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  816. }
  817. }
  818. #else
  819. static void dp_print_ast_stats(struct dp_soc *soc)
  820. {
  821. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  822. return;
  823. }
  824. #endif
  825. static void dp_print_peer_table(struct dp_vdev *vdev)
  826. {
  827. struct dp_peer *peer = NULL;
  828. DP_PRINT_STATS("Dumping Peer Table Stats:");
  829. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  830. if (!peer) {
  831. DP_PRINT_STATS("Invalid Peer");
  832. return;
  833. }
  834. DP_PRINT_STATS(" peer_mac_addr = %pM"
  835. " nawds_enabled = %d"
  836. " bss_peer = %d"
  837. " wapi = %d"
  838. " wds_enabled = %d"
  839. " delete in progress = %d",
  840. peer->mac_addr.raw,
  841. peer->nawds_enabled,
  842. peer->bss_peer,
  843. peer->wapi,
  844. peer->wds_enabled,
  845. peer->delete_in_progress);
  846. }
  847. }
  848. /*
  849. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  850. */
  851. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  852. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  853. {
  854. void *hal_soc = soc->hal_soc;
  855. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  856. /* TODO: See if we should get align size from hal */
  857. uint32_t ring_base_align = 8;
  858. struct hal_srng_params ring_params;
  859. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  860. /* TODO: Currently hal layer takes care of endianness related settings.
  861. * See if these settings need to passed from DP layer
  862. */
  863. ring_params.flags = 0;
  864. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  865. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  866. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  867. srng->hal_srng = NULL;
  868. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  869. srng->num_entries = num_entries;
  870. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  871. soc->osdev, soc->osdev->dev, srng->alloc_size,
  872. &(srng->base_paddr_unaligned));
  873. if (!srng->base_vaddr_unaligned) {
  874. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  875. FL("alloc failed - ring_type: %d, ring_num %d"),
  876. ring_type, ring_num);
  877. return QDF_STATUS_E_NOMEM;
  878. }
  879. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  880. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  881. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  882. ((unsigned long)(ring_params.ring_base_vaddr) -
  883. (unsigned long)srng->base_vaddr_unaligned);
  884. ring_params.num_entries = num_entries;
  885. if (soc->intr_mode == DP_INTR_MSI) {
  886. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  887. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  888. FL("Using MSI for ring_type: %d, ring_num %d"),
  889. ring_type, ring_num);
  890. } else {
  891. ring_params.msi_data = 0;
  892. ring_params.msi_addr = 0;
  893. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  894. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  895. ring_type, ring_num);
  896. }
  897. /*
  898. * Setup interrupt timer and batch counter thresholds for
  899. * interrupt mitigation based on ring type
  900. */
  901. if (ring_type == REO_DST) {
  902. ring_params.intr_timer_thres_us =
  903. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  904. ring_params.intr_batch_cntr_thres_entries =
  905. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  906. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  907. ring_params.intr_timer_thres_us =
  908. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  909. ring_params.intr_batch_cntr_thres_entries =
  910. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  911. } else {
  912. ring_params.intr_timer_thres_us =
  913. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  914. ring_params.intr_batch_cntr_thres_entries =
  915. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  916. }
  917. /* Enable low threshold interrupts for rx buffer rings (regular and
  918. * monitor buffer rings.
  919. * TODO: See if this is required for any other ring
  920. */
  921. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  922. (ring_type == RXDMA_MONITOR_STATUS)) {
  923. /* TODO: Setting low threshold to 1/8th of ring size
  924. * see if this needs to be configurable
  925. */
  926. ring_params.low_threshold = num_entries >> 3;
  927. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  928. ring_params.intr_timer_thres_us =
  929. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  930. ring_params.intr_batch_cntr_thres_entries = 0;
  931. }
  932. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  933. mac_id, &ring_params);
  934. if (!srng->hal_srng) {
  935. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  936. srng->alloc_size,
  937. srng->base_vaddr_unaligned,
  938. srng->base_paddr_unaligned, 0);
  939. }
  940. return 0;
  941. }
  942. /**
  943. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  944. * Any buffers allocated and attached to ring entries are expected to be freed
  945. * before calling this function.
  946. */
  947. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  948. int ring_type, int ring_num)
  949. {
  950. if (!srng->hal_srng) {
  951. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  952. FL("Ring type: %d, num:%d not setup"),
  953. ring_type, ring_num);
  954. return;
  955. }
  956. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  957. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  958. srng->alloc_size,
  959. srng->base_vaddr_unaligned,
  960. srng->base_paddr_unaligned, 0);
  961. srng->hal_srng = NULL;
  962. }
  963. /* TODO: Need this interface from HIF */
  964. void *hif_get_hal_handle(void *hif_handle);
  965. /*
  966. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  967. * @dp_ctx: DP SOC handle
  968. * @budget: Number of frames/descriptors that can be processed in one shot
  969. *
  970. * Return: remaining budget/quota for the soc device
  971. */
  972. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  973. {
  974. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  975. struct dp_soc *soc = int_ctx->soc;
  976. int ring = 0;
  977. uint32_t work_done = 0;
  978. int budget = dp_budget;
  979. uint8_t tx_mask = int_ctx->tx_ring_mask;
  980. uint8_t rx_mask = int_ctx->rx_ring_mask;
  981. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  982. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  983. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  984. uint32_t remaining_quota = dp_budget;
  985. struct dp_pdev *pdev = NULL;
  986. int mac_id;
  987. /* Process Tx completion interrupts first to return back buffers */
  988. while (tx_mask) {
  989. if (tx_mask & 0x1) {
  990. work_done = dp_tx_comp_handler(soc,
  991. soc->tx_comp_ring[ring].hal_srng,
  992. remaining_quota);
  993. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  994. "tx mask 0x%x ring %d, budget %d, work_done %d",
  995. tx_mask, ring, budget, work_done);
  996. budget -= work_done;
  997. if (budget <= 0)
  998. goto budget_done;
  999. remaining_quota = budget;
  1000. }
  1001. tx_mask = tx_mask >> 1;
  1002. ring++;
  1003. }
  1004. /* Process REO Exception ring interrupt */
  1005. if (rx_err_mask) {
  1006. work_done = dp_rx_err_process(soc,
  1007. soc->reo_exception_ring.hal_srng,
  1008. remaining_quota);
  1009. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1010. "REO Exception Ring: work_done %d budget %d",
  1011. work_done, budget);
  1012. budget -= work_done;
  1013. if (budget <= 0) {
  1014. goto budget_done;
  1015. }
  1016. remaining_quota = budget;
  1017. }
  1018. /* Process Rx WBM release ring interrupt */
  1019. if (rx_wbm_rel_mask) {
  1020. work_done = dp_rx_wbm_err_process(soc,
  1021. soc->rx_rel_ring.hal_srng, remaining_quota);
  1022. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1023. "WBM Release Ring: work_done %d budget %d",
  1024. work_done, budget);
  1025. budget -= work_done;
  1026. if (budget <= 0) {
  1027. goto budget_done;
  1028. }
  1029. remaining_quota = budget;
  1030. }
  1031. /* Process Rx interrupts */
  1032. if (rx_mask) {
  1033. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1034. if (rx_mask & (1 << ring)) {
  1035. work_done = dp_rx_process(int_ctx,
  1036. soc->reo_dest_ring[ring].hal_srng,
  1037. ring,
  1038. remaining_quota);
  1039. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1040. "rx mask 0x%x ring %d, work_done %d budget %d",
  1041. rx_mask, ring, work_done, budget);
  1042. budget -= work_done;
  1043. if (budget <= 0)
  1044. goto budget_done;
  1045. remaining_quota = budget;
  1046. }
  1047. }
  1048. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  1049. work_done = dp_rxdma_err_process(soc, ring,
  1050. remaining_quota);
  1051. budget -= work_done;
  1052. }
  1053. }
  1054. if (reo_status_mask)
  1055. dp_reo_status_ring_handler(soc);
  1056. /* Process LMAC interrupts */
  1057. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1058. pdev = soc->pdev_list[ring];
  1059. if (pdev == NULL)
  1060. continue;
  1061. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1062. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1063. pdev->pdev_id);
  1064. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1065. work_done = dp_mon_process(soc, mac_for_pdev,
  1066. remaining_quota);
  1067. budget -= work_done;
  1068. if (budget <= 0)
  1069. goto budget_done;
  1070. remaining_quota = budget;
  1071. }
  1072. if (int_ctx->rxdma2host_ring_mask &
  1073. (1 << mac_for_pdev)) {
  1074. work_done = dp_rxdma_err_process(soc,
  1075. mac_for_pdev,
  1076. remaining_quota);
  1077. budget -= work_done;
  1078. if (budget <= 0)
  1079. goto budget_done;
  1080. remaining_quota = budget;
  1081. }
  1082. if (int_ctx->host2rxdma_ring_mask &
  1083. (1 << mac_for_pdev)) {
  1084. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1085. union dp_rx_desc_list_elem_t *tail = NULL;
  1086. struct dp_srng *rx_refill_buf_ring =
  1087. &pdev->rx_refill_buf_ring;
  1088. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1089. 1);
  1090. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1091. rx_refill_buf_ring,
  1092. &soc->rx_desc_buf[mac_for_pdev], 0,
  1093. &desc_list, &tail);
  1094. }
  1095. }
  1096. }
  1097. qdf_lro_flush(int_ctx->lro_ctx);
  1098. budget_done:
  1099. return dp_budget - budget;
  1100. }
  1101. /* dp_interrupt_timer()- timer poll for interrupts
  1102. *
  1103. * @arg: SoC Handle
  1104. *
  1105. * Return:
  1106. *
  1107. */
  1108. static void dp_interrupt_timer(void *arg)
  1109. {
  1110. struct dp_soc *soc = (struct dp_soc *) arg;
  1111. int i;
  1112. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1113. for (i = 0;
  1114. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1115. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1116. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1117. }
  1118. }
  1119. /*
  1120. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  1121. * @txrx_soc: DP SOC handle
  1122. *
  1123. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1124. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1125. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1126. *
  1127. * Return: 0 for success. nonzero for failure.
  1128. */
  1129. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1130. {
  1131. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1132. int i;
  1133. soc->intr_mode = DP_INTR_POLL;
  1134. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1135. soc->intr_ctx[i].dp_intr_id = i;
  1136. soc->intr_ctx[i].tx_ring_mask =
  1137. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1138. soc->intr_ctx[i].rx_ring_mask =
  1139. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1140. soc->intr_ctx[i].rx_mon_ring_mask =
  1141. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1142. soc->intr_ctx[i].rx_err_ring_mask =
  1143. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1144. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1145. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1146. soc->intr_ctx[i].reo_status_ring_mask =
  1147. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1148. soc->intr_ctx[i].rxdma2host_ring_mask =
  1149. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1150. soc->intr_ctx[i].soc = soc;
  1151. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1152. }
  1153. qdf_timer_init(soc->osdev, &soc->int_timer,
  1154. dp_interrupt_timer, (void *)soc,
  1155. QDF_TIMER_TYPE_WAKE_APPS);
  1156. return QDF_STATUS_SUCCESS;
  1157. }
  1158. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1159. #if defined(CONFIG_MCL)
  1160. extern int con_mode_monitor;
  1161. /*
  1162. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1163. * @txrx_soc: DP SOC handle
  1164. *
  1165. * Call the appropriate attach function based on the mode of operation.
  1166. * This is a WAR for enabling monitor mode.
  1167. *
  1168. * Return: 0 for success. nonzero for failure.
  1169. */
  1170. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1171. {
  1172. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1173. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1174. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1175. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1176. "%s: Poll mode", __func__);
  1177. return dp_soc_attach_poll(txrx_soc);
  1178. } else {
  1179. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1180. "%s: Interrupt mode", __func__);
  1181. return dp_soc_interrupt_attach(txrx_soc);
  1182. }
  1183. }
  1184. #else
  1185. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1186. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1187. {
  1188. return dp_soc_attach_poll(txrx_soc);
  1189. }
  1190. #else
  1191. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1192. {
  1193. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1194. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1195. return dp_soc_attach_poll(txrx_soc);
  1196. else
  1197. return dp_soc_interrupt_attach(txrx_soc);
  1198. }
  1199. #endif
  1200. #endif
  1201. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1202. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1203. {
  1204. int j;
  1205. int num_irq = 0;
  1206. int tx_mask =
  1207. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1208. int rx_mask =
  1209. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1210. int rx_mon_mask =
  1211. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1212. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1213. soc->wlan_cfg_ctx, intr_ctx_num);
  1214. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1215. soc->wlan_cfg_ctx, intr_ctx_num);
  1216. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1217. soc->wlan_cfg_ctx, intr_ctx_num);
  1218. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1219. soc->wlan_cfg_ctx, intr_ctx_num);
  1220. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1221. soc->wlan_cfg_ctx, intr_ctx_num);
  1222. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1223. if (tx_mask & (1 << j)) {
  1224. irq_id_map[num_irq++] =
  1225. (wbm2host_tx_completions_ring1 - j);
  1226. }
  1227. if (rx_mask & (1 << j)) {
  1228. irq_id_map[num_irq++] =
  1229. (reo2host_destination_ring1 - j);
  1230. }
  1231. if (rxdma2host_ring_mask & (1 << j)) {
  1232. irq_id_map[num_irq++] =
  1233. rxdma2host_destination_ring_mac1 -
  1234. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1235. }
  1236. if (host2rxdma_ring_mask & (1 << j)) {
  1237. irq_id_map[num_irq++] =
  1238. host2rxdma_host_buf_ring_mac1 -
  1239. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1240. }
  1241. if (rx_mon_mask & (1 << j)) {
  1242. irq_id_map[num_irq++] =
  1243. ppdu_end_interrupts_mac1 -
  1244. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1245. irq_id_map[num_irq++] =
  1246. rxdma2host_monitor_status_ring_mac1 -
  1247. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1248. }
  1249. if (rx_wbm_rel_ring_mask & (1 << j))
  1250. irq_id_map[num_irq++] = wbm2host_rx_release;
  1251. if (rx_err_ring_mask & (1 << j))
  1252. irq_id_map[num_irq++] = reo2host_exception;
  1253. if (reo_status_ring_mask & (1 << j))
  1254. irq_id_map[num_irq++] = reo2host_status;
  1255. }
  1256. *num_irq_r = num_irq;
  1257. }
  1258. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1259. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1260. int msi_vector_count, int msi_vector_start)
  1261. {
  1262. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1263. soc->wlan_cfg_ctx, intr_ctx_num);
  1264. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1265. soc->wlan_cfg_ctx, intr_ctx_num);
  1266. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1267. soc->wlan_cfg_ctx, intr_ctx_num);
  1268. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1269. soc->wlan_cfg_ctx, intr_ctx_num);
  1270. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1271. soc->wlan_cfg_ctx, intr_ctx_num);
  1272. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1273. soc->wlan_cfg_ctx, intr_ctx_num);
  1274. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1275. soc->wlan_cfg_ctx, intr_ctx_num);
  1276. unsigned int vector =
  1277. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1278. int num_irq = 0;
  1279. soc->intr_mode = DP_INTR_MSI;
  1280. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1281. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1282. irq_id_map[num_irq++] =
  1283. pld_get_msi_irq(soc->osdev->dev, vector);
  1284. *num_irq_r = num_irq;
  1285. }
  1286. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1287. int *irq_id_map, int *num_irq)
  1288. {
  1289. int msi_vector_count, ret;
  1290. uint32_t msi_base_data, msi_vector_start;
  1291. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1292. &msi_vector_count,
  1293. &msi_base_data,
  1294. &msi_vector_start);
  1295. if (ret)
  1296. return dp_soc_interrupt_map_calculate_integrated(soc,
  1297. intr_ctx_num, irq_id_map, num_irq);
  1298. else
  1299. dp_soc_interrupt_map_calculate_msi(soc,
  1300. intr_ctx_num, irq_id_map, num_irq,
  1301. msi_vector_count, msi_vector_start);
  1302. }
  1303. /*
  1304. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1305. * @txrx_soc: DP SOC handle
  1306. *
  1307. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1308. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1309. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1310. *
  1311. * Return: 0 for success. nonzero for failure.
  1312. */
  1313. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1314. {
  1315. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1316. int i = 0;
  1317. int num_irq = 0;
  1318. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1319. int ret = 0;
  1320. /* Map of IRQ ids registered with one interrupt context */
  1321. int irq_id_map[HIF_MAX_GRP_IRQ];
  1322. int tx_mask =
  1323. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1324. int rx_mask =
  1325. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1326. int rx_mon_mask =
  1327. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1328. int rx_err_ring_mask =
  1329. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1330. int rx_wbm_rel_ring_mask =
  1331. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1332. int reo_status_ring_mask =
  1333. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1334. int rxdma2host_ring_mask =
  1335. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1336. int host2rxdma_ring_mask =
  1337. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1338. soc->intr_ctx[i].dp_intr_id = i;
  1339. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1340. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1341. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1342. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1343. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1344. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1345. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1346. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1347. soc->intr_ctx[i].soc = soc;
  1348. num_irq = 0;
  1349. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1350. &num_irq);
  1351. ret = hif_register_ext_group(soc->hif_handle,
  1352. num_irq, irq_id_map, dp_service_srngs,
  1353. &soc->intr_ctx[i], "dp_intr",
  1354. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1355. if (ret) {
  1356. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1357. FL("failed, ret = %d"), ret);
  1358. return QDF_STATUS_E_FAILURE;
  1359. }
  1360. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1361. }
  1362. hif_configure_ext_group_interrupts(soc->hif_handle);
  1363. return QDF_STATUS_SUCCESS;
  1364. }
  1365. /*
  1366. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1367. * @txrx_soc: DP SOC handle
  1368. *
  1369. * Return: void
  1370. */
  1371. static void dp_soc_interrupt_detach(void *txrx_soc)
  1372. {
  1373. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1374. int i;
  1375. if (soc->intr_mode == DP_INTR_POLL) {
  1376. qdf_timer_stop(&soc->int_timer);
  1377. qdf_timer_free(&soc->int_timer);
  1378. } else {
  1379. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1380. }
  1381. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1382. soc->intr_ctx[i].tx_ring_mask = 0;
  1383. soc->intr_ctx[i].rx_ring_mask = 0;
  1384. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1385. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1386. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1387. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1388. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1389. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1390. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1391. }
  1392. }
  1393. #define AVG_MAX_MPDUS_PER_TID 128
  1394. #define AVG_TIDS_PER_CLIENT 2
  1395. #define AVG_FLOWS_PER_TID 2
  1396. #define AVG_MSDUS_PER_FLOW 128
  1397. #define AVG_MSDUS_PER_MPDU 4
  1398. /*
  1399. * Allocate and setup link descriptor pool that will be used by HW for
  1400. * various link and queue descriptors and managed by WBM
  1401. */
  1402. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1403. {
  1404. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1405. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1406. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1407. uint32_t num_mpdus_per_link_desc =
  1408. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1409. uint32_t num_msdus_per_link_desc =
  1410. hal_num_msdus_per_link_desc(soc->hal_soc);
  1411. uint32_t num_mpdu_links_per_queue_desc =
  1412. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1413. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1414. uint32_t total_link_descs, total_mem_size;
  1415. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1416. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1417. uint32_t num_link_desc_banks;
  1418. uint32_t last_bank_size = 0;
  1419. uint32_t entry_size, num_entries;
  1420. int i;
  1421. uint32_t desc_id = 0;
  1422. /* Only Tx queue descriptors are allocated from common link descriptor
  1423. * pool Rx queue descriptors are not included in this because (REO queue
  1424. * extension descriptors) they are expected to be allocated contiguously
  1425. * with REO queue descriptors
  1426. */
  1427. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1428. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1429. num_mpdu_queue_descs = num_mpdu_link_descs /
  1430. num_mpdu_links_per_queue_desc;
  1431. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1432. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1433. num_msdus_per_link_desc;
  1434. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1435. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1436. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1437. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1438. /* Round up to power of 2 */
  1439. total_link_descs = 1;
  1440. while (total_link_descs < num_entries)
  1441. total_link_descs <<= 1;
  1442. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1443. FL("total_link_descs: %u, link_desc_size: %d"),
  1444. total_link_descs, link_desc_size);
  1445. total_mem_size = total_link_descs * link_desc_size;
  1446. total_mem_size += link_desc_align;
  1447. if (total_mem_size <= max_alloc_size) {
  1448. num_link_desc_banks = 0;
  1449. last_bank_size = total_mem_size;
  1450. } else {
  1451. num_link_desc_banks = (total_mem_size) /
  1452. (max_alloc_size - link_desc_align);
  1453. last_bank_size = total_mem_size %
  1454. (max_alloc_size - link_desc_align);
  1455. }
  1456. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1457. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1458. total_mem_size, num_link_desc_banks);
  1459. for (i = 0; i < num_link_desc_banks; i++) {
  1460. soc->link_desc_banks[i].base_vaddr_unaligned =
  1461. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1462. max_alloc_size,
  1463. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1464. soc->link_desc_banks[i].size = max_alloc_size;
  1465. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1466. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1467. ((unsigned long)(
  1468. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1469. link_desc_align));
  1470. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1471. soc->link_desc_banks[i].base_paddr_unaligned) +
  1472. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1473. (unsigned long)(
  1474. soc->link_desc_banks[i].base_vaddr_unaligned));
  1475. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1476. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1477. FL("Link descriptor memory alloc failed"));
  1478. goto fail;
  1479. }
  1480. }
  1481. if (last_bank_size) {
  1482. /* Allocate last bank in case total memory required is not exact
  1483. * multiple of max_alloc_size
  1484. */
  1485. soc->link_desc_banks[i].base_vaddr_unaligned =
  1486. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1487. last_bank_size,
  1488. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1489. soc->link_desc_banks[i].size = last_bank_size;
  1490. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1491. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1492. ((unsigned long)(
  1493. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1494. link_desc_align));
  1495. soc->link_desc_banks[i].base_paddr =
  1496. (unsigned long)(
  1497. soc->link_desc_banks[i].base_paddr_unaligned) +
  1498. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1499. (unsigned long)(
  1500. soc->link_desc_banks[i].base_vaddr_unaligned));
  1501. }
  1502. /* Allocate and setup link descriptor idle list for HW internal use */
  1503. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1504. total_mem_size = entry_size * total_link_descs;
  1505. if (total_mem_size <= max_alloc_size) {
  1506. void *desc;
  1507. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1508. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1509. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1510. FL("Link desc idle ring setup failed"));
  1511. goto fail;
  1512. }
  1513. hal_srng_access_start_unlocked(soc->hal_soc,
  1514. soc->wbm_idle_link_ring.hal_srng);
  1515. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1516. soc->link_desc_banks[i].base_paddr; i++) {
  1517. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1518. ((unsigned long)(
  1519. soc->link_desc_banks[i].base_vaddr) -
  1520. (unsigned long)(
  1521. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1522. / link_desc_size;
  1523. unsigned long paddr = (unsigned long)(
  1524. soc->link_desc_banks[i].base_paddr);
  1525. while (num_entries && (desc = hal_srng_src_get_next(
  1526. soc->hal_soc,
  1527. soc->wbm_idle_link_ring.hal_srng))) {
  1528. hal_set_link_desc_addr(desc,
  1529. LINK_DESC_COOKIE(desc_id, i), paddr);
  1530. num_entries--;
  1531. desc_id++;
  1532. paddr += link_desc_size;
  1533. }
  1534. }
  1535. hal_srng_access_end_unlocked(soc->hal_soc,
  1536. soc->wbm_idle_link_ring.hal_srng);
  1537. } else {
  1538. uint32_t num_scatter_bufs;
  1539. uint32_t num_entries_per_buf;
  1540. uint32_t rem_entries;
  1541. uint8_t *scatter_buf_ptr;
  1542. uint16_t scatter_buf_num;
  1543. soc->wbm_idle_scatter_buf_size =
  1544. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1545. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1546. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1547. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1548. soc->hal_soc, total_mem_size,
  1549. soc->wbm_idle_scatter_buf_size);
  1550. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1551. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1552. FL("scatter bufs size out of bounds"));
  1553. goto fail;
  1554. }
  1555. for (i = 0; i < num_scatter_bufs; i++) {
  1556. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1557. qdf_mem_alloc_consistent(soc->osdev,
  1558. soc->osdev->dev,
  1559. soc->wbm_idle_scatter_buf_size,
  1560. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1561. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1562. QDF_TRACE(QDF_MODULE_ID_DP,
  1563. QDF_TRACE_LEVEL_ERROR,
  1564. FL("Scatter list memory alloc failed"));
  1565. goto fail;
  1566. }
  1567. }
  1568. /* Populate idle list scatter buffers with link descriptor
  1569. * pointers
  1570. */
  1571. scatter_buf_num = 0;
  1572. scatter_buf_ptr = (uint8_t *)(
  1573. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1574. rem_entries = num_entries_per_buf;
  1575. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1576. soc->link_desc_banks[i].base_paddr; i++) {
  1577. uint32_t num_link_descs =
  1578. (soc->link_desc_banks[i].size -
  1579. ((unsigned long)(
  1580. soc->link_desc_banks[i].base_vaddr) -
  1581. (unsigned long)(
  1582. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1583. / link_desc_size;
  1584. unsigned long paddr = (unsigned long)(
  1585. soc->link_desc_banks[i].base_paddr);
  1586. while (num_link_descs) {
  1587. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1588. LINK_DESC_COOKIE(desc_id, i), paddr);
  1589. num_link_descs--;
  1590. desc_id++;
  1591. paddr += link_desc_size;
  1592. rem_entries--;
  1593. if (rem_entries) {
  1594. scatter_buf_ptr += entry_size;
  1595. } else {
  1596. rem_entries = num_entries_per_buf;
  1597. scatter_buf_num++;
  1598. if (scatter_buf_num >= num_scatter_bufs)
  1599. break;
  1600. scatter_buf_ptr = (uint8_t *)(
  1601. soc->wbm_idle_scatter_buf_base_vaddr[
  1602. scatter_buf_num]);
  1603. }
  1604. }
  1605. }
  1606. /* Setup link descriptor idle list in HW */
  1607. hal_setup_link_idle_list(soc->hal_soc,
  1608. soc->wbm_idle_scatter_buf_base_paddr,
  1609. soc->wbm_idle_scatter_buf_base_vaddr,
  1610. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1611. (uint32_t)(scatter_buf_ptr -
  1612. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1613. scatter_buf_num-1])), total_link_descs);
  1614. }
  1615. return 0;
  1616. fail:
  1617. if (soc->wbm_idle_link_ring.hal_srng) {
  1618. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1619. WBM_IDLE_LINK, 0);
  1620. }
  1621. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1622. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1623. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1624. soc->wbm_idle_scatter_buf_size,
  1625. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1626. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1627. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1628. }
  1629. }
  1630. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1631. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1632. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1633. soc->link_desc_banks[i].size,
  1634. soc->link_desc_banks[i].base_vaddr_unaligned,
  1635. soc->link_desc_banks[i].base_paddr_unaligned,
  1636. 0);
  1637. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1638. }
  1639. }
  1640. return QDF_STATUS_E_FAILURE;
  1641. }
  1642. /*
  1643. * Free link descriptor pool that was setup HW
  1644. */
  1645. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1646. {
  1647. int i;
  1648. if (soc->wbm_idle_link_ring.hal_srng) {
  1649. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1650. WBM_IDLE_LINK, 0);
  1651. }
  1652. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1653. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1654. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1655. soc->wbm_idle_scatter_buf_size,
  1656. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1657. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1658. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1659. }
  1660. }
  1661. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1662. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1663. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1664. soc->link_desc_banks[i].size,
  1665. soc->link_desc_banks[i].base_vaddr_unaligned,
  1666. soc->link_desc_banks[i].base_paddr_unaligned,
  1667. 0);
  1668. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1669. }
  1670. }
  1671. }
  1672. #define REO_DST_RING_SIZE_QCA6290 1024
  1673. #ifndef QCA_WIFI_QCA8074_VP
  1674. #define REO_DST_RING_SIZE_QCA8074 2048
  1675. #else
  1676. #define REO_DST_RING_SIZE_QCA8074 8
  1677. #endif
  1678. /*
  1679. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1680. * @soc: Datapath SOC handle
  1681. *
  1682. * This is a timer function used to age out stale AST nodes from
  1683. * AST table
  1684. */
  1685. #ifdef FEATURE_WDS
  1686. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1687. {
  1688. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1689. struct dp_pdev *pdev;
  1690. struct dp_vdev *vdev;
  1691. struct dp_peer *peer;
  1692. struct dp_ast_entry *ase, *temp_ase;
  1693. int i;
  1694. qdf_spin_lock_bh(&soc->ast_lock);
  1695. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1696. pdev = soc->pdev_list[i];
  1697. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1698. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1699. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1700. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1701. /*
  1702. * Do not expire static ast entries
  1703. * and HM WDS entries
  1704. */
  1705. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1706. continue;
  1707. if (ase->is_active) {
  1708. ase->is_active = FALSE;
  1709. continue;
  1710. }
  1711. DP_STATS_INC(soc, ast.aged_out, 1);
  1712. dp_peer_del_ast(soc, ase);
  1713. }
  1714. }
  1715. }
  1716. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1717. }
  1718. qdf_spin_unlock_bh(&soc->ast_lock);
  1719. if (qdf_atomic_read(&soc->cmn_init_done))
  1720. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1721. }
  1722. /*
  1723. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1724. * @soc: Datapath SOC handle
  1725. *
  1726. * Return: None
  1727. */
  1728. static void dp_soc_wds_attach(struct dp_soc *soc)
  1729. {
  1730. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1731. dp_wds_aging_timer_fn, (void *)soc,
  1732. QDF_TIMER_TYPE_WAKE_APPS);
  1733. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1734. }
  1735. /*
  1736. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1737. * @txrx_soc: DP SOC handle
  1738. *
  1739. * Return: None
  1740. */
  1741. static void dp_soc_wds_detach(struct dp_soc *soc)
  1742. {
  1743. qdf_timer_stop(&soc->wds_aging_timer);
  1744. qdf_timer_free(&soc->wds_aging_timer);
  1745. }
  1746. #else
  1747. static void dp_soc_wds_attach(struct dp_soc *soc)
  1748. {
  1749. }
  1750. static void dp_soc_wds_detach(struct dp_soc *soc)
  1751. {
  1752. }
  1753. #endif
  1754. /*
  1755. * dp_soc_reset_ring_map() - Reset cpu ring map
  1756. * @soc: Datapath soc handler
  1757. *
  1758. * This api resets the default cpu ring map
  1759. */
  1760. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1761. {
  1762. uint8_t i;
  1763. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1764. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1765. if (nss_config == 1) {
  1766. /*
  1767. * Setting Tx ring map for one nss offloaded radio
  1768. */
  1769. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1770. } else if (nss_config == 2) {
  1771. /*
  1772. * Setting Tx ring for two nss offloaded radios
  1773. */
  1774. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1775. } else {
  1776. /*
  1777. * Setting Tx ring map for all nss offloaded radios
  1778. */
  1779. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1780. }
  1781. }
  1782. }
  1783. /*
  1784. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1785. * @dp_soc - DP soc handle
  1786. * @ring_type - ring type
  1787. * @ring_num - ring_num
  1788. *
  1789. * return 0 or 1
  1790. */
  1791. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1792. {
  1793. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1794. uint8_t status = 0;
  1795. switch (ring_type) {
  1796. case WBM2SW_RELEASE:
  1797. case REO_DST:
  1798. case RXDMA_BUF:
  1799. status = ((nss_config) & (1 << ring_num));
  1800. break;
  1801. default:
  1802. break;
  1803. }
  1804. return status;
  1805. }
  1806. /*
  1807. * dp_soc_reset_intr_mask() - reset interrupt mask
  1808. * @dp_soc - DP Soc handle
  1809. *
  1810. * Return: Return void
  1811. */
  1812. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1813. {
  1814. uint8_t j;
  1815. int *grp_mask = NULL;
  1816. int group_number, mask, num_ring;
  1817. /* number of tx ring */
  1818. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1819. /*
  1820. * group mask for tx completion ring.
  1821. */
  1822. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1823. /* loop and reset the mask for only offloaded ring */
  1824. for (j = 0; j < num_ring; j++) {
  1825. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1826. continue;
  1827. }
  1828. /*
  1829. * Group number corresponding to tx offloaded ring.
  1830. */
  1831. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1832. if (group_number < 0) {
  1833. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1834. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1835. WBM2SW_RELEASE, j);
  1836. return;
  1837. }
  1838. /* reset the tx mask for offloaded ring */
  1839. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1840. mask &= (~(1 << j));
  1841. /*
  1842. * reset the interrupt mask for offloaded ring.
  1843. */
  1844. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1845. }
  1846. /* number of rx rings */
  1847. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1848. /*
  1849. * group mask for reo destination ring.
  1850. */
  1851. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1852. /* loop and reset the mask for only offloaded ring */
  1853. for (j = 0; j < num_ring; j++) {
  1854. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1855. continue;
  1856. }
  1857. /*
  1858. * Group number corresponding to rx offloaded ring.
  1859. */
  1860. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1861. if (group_number < 0) {
  1862. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1863. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1864. REO_DST, j);
  1865. return;
  1866. }
  1867. /* set the interrupt mask for offloaded ring */
  1868. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1869. mask &= (~(1 << j));
  1870. /*
  1871. * set the interrupt mask to zero for rx offloaded radio.
  1872. */
  1873. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1874. }
  1875. /*
  1876. * group mask for Rx buffer refill ring
  1877. */
  1878. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1879. /* loop and reset the mask for only offloaded ring */
  1880. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1881. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1882. continue;
  1883. }
  1884. /*
  1885. * Group number corresponding to rx offloaded ring.
  1886. */
  1887. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1888. if (group_number < 0) {
  1889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1890. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1891. REO_DST, j);
  1892. return;
  1893. }
  1894. /* set the interrupt mask for offloaded ring */
  1895. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1896. group_number);
  1897. mask &= (~(1 << j));
  1898. /*
  1899. * set the interrupt mask to zero for rx offloaded radio.
  1900. */
  1901. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1902. group_number, mask);
  1903. }
  1904. }
  1905. #ifdef IPA_OFFLOAD
  1906. /**
  1907. * dp_reo_remap_config() - configure reo remap register value based
  1908. * nss configuration.
  1909. * based on offload_radio value below remap configuration
  1910. * get applied.
  1911. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1912. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1913. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1914. * 3 - both Radios handled by NSS (remap not required)
  1915. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1916. *
  1917. * @remap1: output parameter indicates reo remap 1 register value
  1918. * @remap2: output parameter indicates reo remap 2 register value
  1919. * Return: bool type, true if remap is configured else false.
  1920. */
  1921. static bool dp_reo_remap_config(struct dp_soc *soc,
  1922. uint32_t *remap1,
  1923. uint32_t *remap2)
  1924. {
  1925. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1926. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1927. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1928. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1929. return true;
  1930. }
  1931. #else
  1932. static bool dp_reo_remap_config(struct dp_soc *soc,
  1933. uint32_t *remap1,
  1934. uint32_t *remap2)
  1935. {
  1936. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1937. switch (offload_radio) {
  1938. case 0:
  1939. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1940. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1941. (0x3 << 18) | (0x4 << 21)) << 8;
  1942. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1943. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1944. (0x3 << 18) | (0x4 << 21)) << 8;
  1945. break;
  1946. case 1:
  1947. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1948. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1949. (0x2 << 18) | (0x3 << 21)) << 8;
  1950. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1951. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1952. (0x4 << 18) | (0x2 << 21)) << 8;
  1953. break;
  1954. case 2:
  1955. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1956. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1957. (0x1 << 18) | (0x3 << 21)) << 8;
  1958. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1959. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1960. (0x4 << 18) | (0x1 << 21)) << 8;
  1961. break;
  1962. case 3:
  1963. /* return false if both radios are offloaded to NSS */
  1964. return false;
  1965. }
  1966. return true;
  1967. }
  1968. #endif
  1969. /*
  1970. * dp_reo_frag_dst_set() - configure reo register to set the
  1971. * fragment destination ring
  1972. * @soc : Datapath soc
  1973. * @frag_dst_ring : output parameter to set fragment destination ring
  1974. *
  1975. * Based on offload_radio below fragment destination rings is selected
  1976. * 0 - TCL
  1977. * 1 - SW1
  1978. * 2 - SW2
  1979. * 3 - SW3
  1980. * 4 - SW4
  1981. * 5 - Release
  1982. * 6 - FW
  1983. * 7 - alternate select
  1984. *
  1985. * return: void
  1986. */
  1987. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1988. {
  1989. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1990. switch (offload_radio) {
  1991. case 0:
  1992. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1993. break;
  1994. case 3:
  1995. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1996. break;
  1997. default:
  1998. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1999. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2000. break;
  2001. }
  2002. }
  2003. /*
  2004. * dp_soc_cmn_setup() - Common SoC level initializion
  2005. * @soc: Datapath SOC handle
  2006. *
  2007. * This is an internal function used to setup common SOC data structures,
  2008. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2009. */
  2010. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2011. {
  2012. int i;
  2013. struct hal_reo_params reo_params;
  2014. int tx_ring_size;
  2015. int tx_comp_ring_size;
  2016. int reo_dst_ring_size;
  2017. uint32_t entries;
  2018. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2019. if (qdf_atomic_read(&soc->cmn_init_done))
  2020. return 0;
  2021. if (dp_hw_link_desc_pool_setup(soc))
  2022. goto fail1;
  2023. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2024. /* Setup SRNG rings */
  2025. /* Common rings */
  2026. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2027. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2028. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2029. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2030. goto fail1;
  2031. }
  2032. soc->num_tcl_data_rings = 0;
  2033. /* Tx data rings */
  2034. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2035. soc->num_tcl_data_rings =
  2036. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2037. tx_comp_ring_size =
  2038. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2039. tx_ring_size =
  2040. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2041. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2042. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2043. TCL_DATA, i, 0, tx_ring_size)) {
  2044. QDF_TRACE(QDF_MODULE_ID_DP,
  2045. QDF_TRACE_LEVEL_ERROR,
  2046. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2047. goto fail1;
  2048. }
  2049. /*
  2050. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2051. * count
  2052. */
  2053. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2054. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2055. QDF_TRACE(QDF_MODULE_ID_DP,
  2056. QDF_TRACE_LEVEL_ERROR,
  2057. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2058. goto fail1;
  2059. }
  2060. }
  2061. } else {
  2062. /* This will be incremented during per pdev ring setup */
  2063. soc->num_tcl_data_rings = 0;
  2064. }
  2065. if (dp_tx_soc_attach(soc)) {
  2066. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2067. FL("dp_tx_soc_attach failed"));
  2068. goto fail1;
  2069. }
  2070. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2071. /* TCL command and status rings */
  2072. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2073. entries)) {
  2074. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2075. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2076. goto fail1;
  2077. }
  2078. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2079. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2080. entries)) {
  2081. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2082. FL("dp_srng_setup failed for tcl_status_ring"));
  2083. goto fail1;
  2084. }
  2085. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2086. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2087. * descriptors
  2088. */
  2089. /* Rx data rings */
  2090. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2091. soc->num_reo_dest_rings =
  2092. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2093. QDF_TRACE(QDF_MODULE_ID_DP,
  2094. QDF_TRACE_LEVEL_INFO,
  2095. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2096. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2097. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2098. i, 0, reo_dst_ring_size)) {
  2099. QDF_TRACE(QDF_MODULE_ID_DP,
  2100. QDF_TRACE_LEVEL_ERROR,
  2101. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2102. goto fail1;
  2103. }
  2104. }
  2105. } else {
  2106. /* This will be incremented during per pdev ring setup */
  2107. soc->num_reo_dest_rings = 0;
  2108. }
  2109. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2110. /* LMAC RxDMA to SW Rings configuration */
  2111. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2112. /* Only valid for MCL */
  2113. struct dp_pdev *pdev = soc->pdev_list[0];
  2114. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2115. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2116. RXDMA_DST, 0, i,
  2117. entries)) {
  2118. QDF_TRACE(QDF_MODULE_ID_DP,
  2119. QDF_TRACE_LEVEL_ERROR,
  2120. FL(RNG_ERR "rxdma_err_dst_ring"));
  2121. goto fail1;
  2122. }
  2123. }
  2124. }
  2125. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2126. /* REO reinjection ring */
  2127. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2128. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2129. entries)) {
  2130. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2131. FL("dp_srng_setup failed for reo_reinject_ring"));
  2132. goto fail1;
  2133. }
  2134. /* Rx release ring */
  2135. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2136. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2137. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2138. FL("dp_srng_setup failed for rx_rel_ring"));
  2139. goto fail1;
  2140. }
  2141. /* Rx exception ring */
  2142. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2143. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2144. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2145. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2146. FL("dp_srng_setup failed for reo_exception_ring"));
  2147. goto fail1;
  2148. }
  2149. /* REO command and status rings */
  2150. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2151. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2152. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2153. FL("dp_srng_setup failed for reo_cmd_ring"));
  2154. goto fail1;
  2155. }
  2156. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2157. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2158. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2159. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2160. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2161. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2162. FL("dp_srng_setup failed for reo_status_ring"));
  2163. goto fail1;
  2164. }
  2165. qdf_spinlock_create(&soc->ast_lock);
  2166. dp_soc_wds_attach(soc);
  2167. /* Reset the cpu ring map if radio is NSS offloaded */
  2168. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2169. dp_soc_reset_cpu_ring_map(soc);
  2170. dp_soc_reset_intr_mask(soc);
  2171. }
  2172. /* Setup HW REO */
  2173. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2174. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2175. /*
  2176. * Reo ring remap is not required if both radios
  2177. * are offloaded to NSS
  2178. */
  2179. if (!dp_reo_remap_config(soc,
  2180. &reo_params.remap1,
  2181. &reo_params.remap2))
  2182. goto out;
  2183. reo_params.rx_hash_enabled = true;
  2184. }
  2185. /* setup the global rx defrag waitlist */
  2186. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2187. soc->rx.defrag.timeout_ms =
  2188. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2189. soc->rx.flags.defrag_timeout_check =
  2190. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2191. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2192. out:
  2193. /*
  2194. * set the fragment destination ring
  2195. */
  2196. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2197. hal_reo_setup(soc->hal_soc, &reo_params);
  2198. qdf_atomic_set(&soc->cmn_init_done, 1);
  2199. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2200. return 0;
  2201. fail1:
  2202. /*
  2203. * Cleanup will be done as part of soc_detach, which will
  2204. * be called on pdev attach failure
  2205. */
  2206. return QDF_STATUS_E_FAILURE;
  2207. }
  2208. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2209. static void dp_lro_hash_setup(struct dp_soc *soc)
  2210. {
  2211. struct cdp_lro_hash_config lro_hash;
  2212. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2213. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2214. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2215. FL("LRO disabled RX hash disabled"));
  2216. return;
  2217. }
  2218. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2219. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2220. lro_hash.lro_enable = 1;
  2221. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2222. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2223. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2224. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2225. }
  2226. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2227. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2228. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2229. LRO_IPV4_SEED_ARR_SZ));
  2230. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2231. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2232. LRO_IPV6_SEED_ARR_SZ));
  2233. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2234. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2235. lro_hash.lro_enable, lro_hash.tcp_flag,
  2236. lro_hash.tcp_flag_mask);
  2237. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2238. QDF_TRACE_LEVEL_ERROR,
  2239. (void *)lro_hash.toeplitz_hash_ipv4,
  2240. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2241. LRO_IPV4_SEED_ARR_SZ));
  2242. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2243. QDF_TRACE_LEVEL_ERROR,
  2244. (void *)lro_hash.toeplitz_hash_ipv6,
  2245. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2246. LRO_IPV6_SEED_ARR_SZ));
  2247. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2248. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2249. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2250. (soc->ctrl_psoc, &lro_hash);
  2251. }
  2252. /*
  2253. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2254. * @soc: data path SoC handle
  2255. * @pdev: Physical device handle
  2256. *
  2257. * Return: 0 - success, > 0 - failure
  2258. */
  2259. #ifdef QCA_HOST2FW_RXBUF_RING
  2260. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2261. struct dp_pdev *pdev)
  2262. {
  2263. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2264. int max_mac_rings;
  2265. int i;
  2266. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2267. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2268. for (i = 0; i < max_mac_rings; i++) {
  2269. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2270. "%s: pdev_id %d mac_id %d",
  2271. __func__, pdev->pdev_id, i);
  2272. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2273. RXDMA_BUF, 1, i,
  2274. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2275. QDF_TRACE(QDF_MODULE_ID_DP,
  2276. QDF_TRACE_LEVEL_ERROR,
  2277. FL("failed rx mac ring setup"));
  2278. return QDF_STATUS_E_FAILURE;
  2279. }
  2280. }
  2281. return QDF_STATUS_SUCCESS;
  2282. }
  2283. #else
  2284. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2285. struct dp_pdev *pdev)
  2286. {
  2287. return QDF_STATUS_SUCCESS;
  2288. }
  2289. #endif
  2290. /**
  2291. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2292. * @pdev - DP_PDEV handle
  2293. *
  2294. * Return: void
  2295. */
  2296. static inline void
  2297. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2298. {
  2299. uint8_t map_id;
  2300. struct dp_soc *soc = pdev->soc;
  2301. if (!soc)
  2302. return;
  2303. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2304. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2305. default_dscp_tid_map,
  2306. sizeof(default_dscp_tid_map));
  2307. }
  2308. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2309. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2310. default_dscp_tid_map,
  2311. map_id);
  2312. }
  2313. }
  2314. #ifdef QCA_SUPPORT_SON
  2315. /**
  2316. * dp_mark_peer_inact(): Update peer inactivity status
  2317. * @peer_handle - datapath peer handle
  2318. *
  2319. * Return: void
  2320. */
  2321. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2322. {
  2323. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2324. struct dp_pdev *pdev;
  2325. struct dp_soc *soc;
  2326. bool inactive_old;
  2327. if (!peer)
  2328. return;
  2329. pdev = peer->vdev->pdev;
  2330. soc = pdev->soc;
  2331. inactive_old = peer->peer_bs_inact_flag == 1;
  2332. if (!inactive)
  2333. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2334. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2335. if (inactive_old != inactive) {
  2336. /**
  2337. * Note: a node lookup can happen in RX datapath context
  2338. * when a node changes from inactive to active (at most once
  2339. * per inactivity timeout threshold)
  2340. */
  2341. if (soc->cdp_soc.ol_ops->record_act_change) {
  2342. soc->cdp_soc.ol_ops->record_act_change(
  2343. (void *)pdev->ctrl_pdev,
  2344. peer->mac_addr.raw, !inactive);
  2345. }
  2346. }
  2347. }
  2348. /**
  2349. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2350. *
  2351. * Periodically checks the inactivity status
  2352. */
  2353. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2354. {
  2355. struct dp_pdev *pdev;
  2356. struct dp_vdev *vdev;
  2357. struct dp_peer *peer;
  2358. struct dp_soc *soc;
  2359. int i;
  2360. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2361. qdf_spin_lock(&soc->peer_ref_mutex);
  2362. for (i = 0; i < soc->pdev_count; i++) {
  2363. pdev = soc->pdev_list[i];
  2364. if (!pdev)
  2365. continue;
  2366. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2367. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2368. if (vdev->opmode != wlan_op_mode_ap)
  2369. continue;
  2370. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2371. if (!peer->authorize) {
  2372. /**
  2373. * Inactivity check only interested in
  2374. * connected node
  2375. */
  2376. continue;
  2377. }
  2378. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2379. /**
  2380. * This check ensures we do not wait extra long
  2381. * due to the potential race condition
  2382. */
  2383. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2384. }
  2385. if (peer->peer_bs_inact > 0) {
  2386. /* Do not let it wrap around */
  2387. peer->peer_bs_inact--;
  2388. }
  2389. if (peer->peer_bs_inact == 0)
  2390. dp_mark_peer_inact(peer, true);
  2391. }
  2392. }
  2393. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2394. }
  2395. qdf_spin_unlock(&soc->peer_ref_mutex);
  2396. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2397. soc->pdev_bs_inact_interval * 1000);
  2398. }
  2399. /**
  2400. * dp_free_inact_timer(): free inact timer
  2401. * @timer - inact timer handle
  2402. *
  2403. * Return: bool
  2404. */
  2405. void dp_free_inact_timer(struct dp_soc *soc)
  2406. {
  2407. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2408. }
  2409. #else
  2410. void dp_mark_peer_inact(void *peer, bool inactive)
  2411. {
  2412. return;
  2413. }
  2414. void dp_free_inact_timer(struct dp_soc *soc)
  2415. {
  2416. return;
  2417. }
  2418. #endif
  2419. #ifdef IPA_OFFLOAD
  2420. /**
  2421. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2422. * @soc: data path instance
  2423. * @pdev: core txrx pdev context
  2424. *
  2425. * Return: QDF_STATUS_SUCCESS: success
  2426. * QDF_STATUS_E_RESOURCES: Error return
  2427. */
  2428. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2429. struct dp_pdev *pdev)
  2430. {
  2431. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2432. int entries;
  2433. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2434. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2435. /* Setup second Rx refill buffer ring */
  2436. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2437. IPA_RX_REFILL_BUF_RING_IDX,
  2438. pdev->pdev_id,
  2439. entries)) {
  2440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2441. FL("dp_srng_setup failed second rx refill ring"));
  2442. return QDF_STATUS_E_FAILURE;
  2443. }
  2444. return QDF_STATUS_SUCCESS;
  2445. }
  2446. /**
  2447. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2448. * @soc: data path instance
  2449. * @pdev: core txrx pdev context
  2450. *
  2451. * Return: void
  2452. */
  2453. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2454. struct dp_pdev *pdev)
  2455. {
  2456. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2457. IPA_RX_REFILL_BUF_RING_IDX);
  2458. }
  2459. #else
  2460. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2461. struct dp_pdev *pdev)
  2462. {
  2463. return QDF_STATUS_SUCCESS;
  2464. }
  2465. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2466. struct dp_pdev *pdev)
  2467. {
  2468. }
  2469. #endif
  2470. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2471. static
  2472. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2473. {
  2474. int mac_id = 0;
  2475. int pdev_id = pdev->pdev_id;
  2476. int entries;
  2477. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2478. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2479. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2480. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2481. entries = wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2482. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2483. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2484. entries)) {
  2485. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2486. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2487. return QDF_STATUS_E_NOMEM;
  2488. }
  2489. entries = wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2490. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2491. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2492. entries)) {
  2493. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2494. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2495. return QDF_STATUS_E_NOMEM;
  2496. }
  2497. entries = wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2498. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2499. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2500. entries)) {
  2501. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2502. FL(RNG_ERR "rxdma_mon_status_ring"));
  2503. return QDF_STATUS_E_NOMEM;
  2504. }
  2505. entries = wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2506. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2507. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2508. entries)) {
  2509. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2510. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2511. return QDF_STATUS_E_NOMEM;
  2512. }
  2513. }
  2514. return QDF_STATUS_SUCCESS;
  2515. }
  2516. #else
  2517. static QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2518. {
  2519. return QDF_STATUS_SUCCESS;
  2520. }
  2521. #endif
  2522. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2523. * @pdev_hdl: pdev handle
  2524. */
  2525. #ifdef ATH_SUPPORT_EXT_STAT
  2526. void dp_iterate_update_peer_list(void *pdev_hdl)
  2527. {
  2528. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2529. struct dp_vdev *vdev = NULL;
  2530. struct dp_peer *peer = NULL;
  2531. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2532. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2533. dp_cal_client_update_peer_stats(&peer->stats);
  2534. }
  2535. }
  2536. }
  2537. #else
  2538. void dp_iterate_update_peer_list(void *pdev_hdl)
  2539. {
  2540. }
  2541. #endif
  2542. /*
  2543. * dp_pdev_attach_wifi3() - attach txrx pdev
  2544. * @ctrl_pdev: Opaque PDEV object
  2545. * @txrx_soc: Datapath SOC handle
  2546. * @htc_handle: HTC handle for host-target interface
  2547. * @qdf_osdev: QDF OS device
  2548. * @pdev_id: PDEV ID
  2549. *
  2550. * Return: DP PDEV handle on success, NULL on failure
  2551. */
  2552. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2553. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2554. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2555. {
  2556. int tx_ring_size;
  2557. int tx_comp_ring_size;
  2558. int reo_dst_ring_size;
  2559. int entries;
  2560. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2561. int nss_cfg;
  2562. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2563. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2564. if (!pdev) {
  2565. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2566. FL("DP PDEV memory allocation failed"));
  2567. goto fail0;
  2568. }
  2569. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2570. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2571. if (!pdev->wlan_cfg_ctx) {
  2572. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2573. FL("pdev cfg_attach failed"));
  2574. qdf_mem_free(pdev);
  2575. goto fail0;
  2576. }
  2577. /*
  2578. * set nss pdev config based on soc config
  2579. */
  2580. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2581. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2582. (nss_cfg & (1 << pdev_id)));
  2583. pdev->soc = soc;
  2584. pdev->ctrl_pdev = ctrl_pdev;
  2585. pdev->pdev_id = pdev_id;
  2586. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2587. soc->pdev_list[pdev_id] = pdev;
  2588. soc->pdev_count++;
  2589. TAILQ_INIT(&pdev->vdev_list);
  2590. qdf_spinlock_create(&pdev->vdev_list_lock);
  2591. pdev->vdev_count = 0;
  2592. qdf_spinlock_create(&pdev->tx_mutex);
  2593. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2594. TAILQ_INIT(&pdev->neighbour_peers_list);
  2595. pdev->neighbour_peers_added = false;
  2596. if (dp_soc_cmn_setup(soc)) {
  2597. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2598. FL("dp_soc_cmn_setup failed"));
  2599. goto fail1;
  2600. }
  2601. /* Setup per PDEV TCL rings if configured */
  2602. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2603. tx_ring_size =
  2604. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2605. tx_comp_ring_size =
  2606. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2607. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2608. pdev_id, pdev_id, tx_ring_size)) {
  2609. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2610. FL("dp_srng_setup failed for tcl_data_ring"));
  2611. goto fail1;
  2612. }
  2613. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2614. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2615. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2616. FL("dp_srng_setup failed for tx_comp_ring"));
  2617. goto fail1;
  2618. }
  2619. soc->num_tcl_data_rings++;
  2620. }
  2621. /* Tx specific init */
  2622. if (dp_tx_pdev_attach(pdev)) {
  2623. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2624. FL("dp_tx_pdev_attach failed"));
  2625. goto fail1;
  2626. }
  2627. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2628. /* Setup per PDEV REO rings if configured */
  2629. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2630. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2631. pdev_id, pdev_id, reo_dst_ring_size)) {
  2632. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2633. FL("dp_srng_setup failed for reo_dest_ringn"));
  2634. goto fail1;
  2635. }
  2636. soc->num_reo_dest_rings++;
  2637. }
  2638. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2639. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2640. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2641. FL("dp_srng_setup failed rx refill ring"));
  2642. goto fail1;
  2643. }
  2644. if (dp_rxdma_ring_setup(soc, pdev)) {
  2645. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2646. FL("RXDMA ring config failed"));
  2647. goto fail1;
  2648. }
  2649. if (dp_mon_rings_setup(soc, pdev)) {
  2650. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2651. FL("MONITOR rings setup failed"));
  2652. goto fail1;
  2653. }
  2654. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2655. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2656. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2657. 0, pdev_id,
  2658. entries)) {
  2659. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2660. FL(RNG_ERR "rxdma_err_dst_ring"));
  2661. goto fail1;
  2662. }
  2663. }
  2664. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2665. goto fail1;
  2666. if (dp_ipa_ring_resource_setup(soc, pdev))
  2667. goto fail1;
  2668. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2669. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2670. FL("dp_ipa_uc_attach failed"));
  2671. goto fail1;
  2672. }
  2673. /* Rx specific init */
  2674. if (dp_rx_pdev_attach(pdev)) {
  2675. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2676. FL("dp_rx_pdev_attach failed"));
  2677. goto fail0;
  2678. }
  2679. DP_STATS_INIT(pdev);
  2680. /* Monitor filter init */
  2681. pdev->mon_filter_mode = MON_FILTER_ALL;
  2682. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2683. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2684. pdev->fp_data_filter = FILTER_DATA_ALL;
  2685. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2686. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2687. pdev->mo_data_filter = FILTER_DATA_ALL;
  2688. dp_local_peer_id_pool_init(pdev);
  2689. dp_dscp_tid_map_setup(pdev);
  2690. /* Rx monitor mode specific init */
  2691. if (dp_rx_pdev_mon_attach(pdev)) {
  2692. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2693. "dp_rx_pdev_attach failed");
  2694. goto fail1;
  2695. }
  2696. if (dp_wdi_event_attach(pdev)) {
  2697. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2698. "dp_wdi_evet_attach failed");
  2699. goto fail1;
  2700. }
  2701. /* set the reo destination during initialization */
  2702. pdev->reo_dest = pdev->pdev_id + 1;
  2703. /*
  2704. * initialize ppdu tlv list
  2705. */
  2706. TAILQ_INIT(&pdev->ppdu_info_list);
  2707. pdev->tlv_count = 0;
  2708. pdev->list_depth = 0;
  2709. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2710. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2711. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2712. TRUE);
  2713. /* initlialize cal client timer */
  2714. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2715. &dp_iterate_update_peer_list);
  2716. return (struct cdp_pdev *)pdev;
  2717. fail1:
  2718. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2719. fail0:
  2720. return NULL;
  2721. }
  2722. /*
  2723. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2724. * @soc: data path SoC handle
  2725. * @pdev: Physical device handle
  2726. *
  2727. * Return: void
  2728. */
  2729. #ifdef QCA_HOST2FW_RXBUF_RING
  2730. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2731. struct dp_pdev *pdev)
  2732. {
  2733. int max_mac_rings =
  2734. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2735. int i;
  2736. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2737. max_mac_rings : MAX_RX_MAC_RINGS;
  2738. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2739. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2740. RXDMA_BUF, 1);
  2741. qdf_timer_free(&soc->mon_reap_timer);
  2742. }
  2743. #else
  2744. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2745. struct dp_pdev *pdev)
  2746. {
  2747. }
  2748. #endif
  2749. /*
  2750. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2751. * @pdev: device object
  2752. *
  2753. * Return: void
  2754. */
  2755. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2756. {
  2757. struct dp_neighbour_peer *peer = NULL;
  2758. struct dp_neighbour_peer *temp_peer = NULL;
  2759. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2760. neighbour_peer_list_elem, temp_peer) {
  2761. /* delete this peer from the list */
  2762. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2763. peer, neighbour_peer_list_elem);
  2764. qdf_mem_free(peer);
  2765. }
  2766. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2767. }
  2768. /**
  2769. * dp_htt_ppdu_stats_detach() - detach stats resources
  2770. * @pdev: Datapath PDEV handle
  2771. *
  2772. * Return: void
  2773. */
  2774. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2775. {
  2776. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2777. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2778. ppdu_info_list_elem, ppdu_info_next) {
  2779. if (!ppdu_info)
  2780. break;
  2781. qdf_assert_always(ppdu_info->nbuf);
  2782. qdf_nbuf_free(ppdu_info->nbuf);
  2783. qdf_mem_free(ppdu_info);
  2784. }
  2785. }
  2786. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2787. static
  2788. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2789. int mac_id)
  2790. {
  2791. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2792. RXDMA_MONITOR_BUF, 0);
  2793. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2794. RXDMA_MONITOR_DST, 0);
  2795. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2796. RXDMA_MONITOR_STATUS, 0);
  2797. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2798. RXDMA_MONITOR_DESC, 0);
  2799. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2800. RXDMA_DST, 0);
  2801. }
  2802. #else
  2803. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2804. int mac_id)
  2805. {
  2806. }
  2807. #endif
  2808. /*
  2809. * dp_pdev_detach_wifi3() - detach txrx pdev
  2810. * @txrx_pdev: Datapath PDEV handle
  2811. * @force: Force detach
  2812. *
  2813. */
  2814. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2815. {
  2816. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2817. struct dp_soc *soc = pdev->soc;
  2818. qdf_nbuf_t curr_nbuf, next_nbuf;
  2819. int mac_id;
  2820. dp_wdi_event_detach(pdev);
  2821. dp_tx_pdev_detach(pdev);
  2822. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2823. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2824. TCL_DATA, pdev->pdev_id);
  2825. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2826. WBM2SW_RELEASE, pdev->pdev_id);
  2827. }
  2828. dp_pktlogmod_exit(pdev);
  2829. dp_rx_pdev_detach(pdev);
  2830. dp_rx_pdev_mon_detach(pdev);
  2831. dp_neighbour_peers_detach(pdev);
  2832. qdf_spinlock_destroy(&pdev->tx_mutex);
  2833. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2834. dp_ipa_uc_detach(soc, pdev);
  2835. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2836. /* Cleanup per PDEV REO rings if configured */
  2837. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2838. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2839. REO_DST, pdev->pdev_id);
  2840. }
  2841. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2842. dp_rxdma_ring_cleanup(soc, pdev);
  2843. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2844. dp_mon_ring_deinit(soc, pdev, mac_id);
  2845. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2846. RXDMA_DST, 0);
  2847. }
  2848. curr_nbuf = pdev->invalid_peer_head_msdu;
  2849. while (curr_nbuf) {
  2850. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2851. qdf_nbuf_free(curr_nbuf);
  2852. curr_nbuf = next_nbuf;
  2853. }
  2854. dp_htt_ppdu_stats_detach(pdev);
  2855. qdf_nbuf_free(pdev->sojourn_buf);
  2856. dp_cal_client_detach(&pdev->cal_client_ctx);
  2857. soc->pdev_list[pdev->pdev_id] = NULL;
  2858. soc->pdev_count--;
  2859. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2860. qdf_mem_free(pdev->dp_txrx_handle);
  2861. qdf_mem_free(pdev);
  2862. }
  2863. /*
  2864. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2865. * @soc: DP SOC handle
  2866. */
  2867. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2868. {
  2869. struct reo_desc_list_node *desc;
  2870. struct dp_rx_tid *rx_tid;
  2871. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2872. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2873. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2874. rx_tid = &desc->rx_tid;
  2875. qdf_mem_unmap_nbytes_single(soc->osdev,
  2876. rx_tid->hw_qdesc_paddr,
  2877. QDF_DMA_BIDIRECTIONAL,
  2878. rx_tid->hw_qdesc_alloc_size);
  2879. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2880. qdf_mem_free(desc);
  2881. }
  2882. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2883. qdf_list_destroy(&soc->reo_desc_freelist);
  2884. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2885. }
  2886. /*
  2887. * dp_soc_detach_wifi3() - Detach txrx SOC
  2888. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2889. */
  2890. static void dp_soc_detach_wifi3(void *txrx_soc)
  2891. {
  2892. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2893. int i;
  2894. qdf_atomic_set(&soc->cmn_init_done, 0);
  2895. qdf_flush_work(&soc->htt_stats.work);
  2896. qdf_disable_work(&soc->htt_stats.work);
  2897. /* Free pending htt stats messages */
  2898. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2899. dp_free_inact_timer(soc);
  2900. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2901. if (soc->pdev_list[i])
  2902. dp_pdev_detach_wifi3(
  2903. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2904. }
  2905. dp_peer_find_detach(soc);
  2906. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2907. * SW descriptors
  2908. */
  2909. /* Free the ring memories */
  2910. /* Common rings */
  2911. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2912. dp_tx_soc_detach(soc);
  2913. /* Tx data rings */
  2914. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2915. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2916. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2917. TCL_DATA, i);
  2918. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2919. WBM2SW_RELEASE, i);
  2920. }
  2921. }
  2922. /* TCL command and status rings */
  2923. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2924. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2925. /* Rx data rings */
  2926. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2927. soc->num_reo_dest_rings =
  2928. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2929. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2930. /* TODO: Get number of rings and ring sizes
  2931. * from wlan_cfg
  2932. */
  2933. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2934. REO_DST, i);
  2935. }
  2936. }
  2937. /* REO reinjection ring */
  2938. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2939. /* Rx release ring */
  2940. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2941. /* Rx exception ring */
  2942. /* TODO: Better to store ring_type and ring_num in
  2943. * dp_srng during setup
  2944. */
  2945. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2946. /* REO command and status rings */
  2947. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2948. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2949. dp_hw_link_desc_pool_cleanup(soc);
  2950. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2951. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2952. htt_soc_detach(soc->htt_handle);
  2953. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2954. dp_reo_cmdlist_destroy(soc);
  2955. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2956. dp_reo_desc_freelist_destroy(soc);
  2957. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2958. dp_soc_wds_detach(soc);
  2959. qdf_spinlock_destroy(&soc->ast_lock);
  2960. qdf_mem_free(soc);
  2961. }
  2962. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2963. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2964. struct dp_pdev *pdev,
  2965. int mac_id,
  2966. int mac_for_pdev)
  2967. {
  2968. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2969. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2970. RXDMA_MONITOR_BUF);
  2971. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2972. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2973. RXDMA_MONITOR_DST);
  2974. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2975. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2976. RXDMA_MONITOR_STATUS);
  2977. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2978. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2979. RXDMA_MONITOR_DESC);
  2980. }
  2981. #else
  2982. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2983. struct dp_pdev *pdev,
  2984. int mac_id,
  2985. int mac_for_pdev)
  2986. {
  2987. }
  2988. #endif
  2989. /*
  2990. * dp_rxdma_ring_config() - configure the RX DMA rings
  2991. *
  2992. * This function is used to configure the MAC rings.
  2993. * On MCL host provides buffers in Host2FW ring
  2994. * FW refills (copies) buffers to the ring and updates
  2995. * ring_idx in register
  2996. *
  2997. * @soc: data path SoC handle
  2998. *
  2999. * Return: void
  3000. */
  3001. #ifdef QCA_HOST2FW_RXBUF_RING
  3002. static void dp_rxdma_ring_config(struct dp_soc *soc)
  3003. {
  3004. int i;
  3005. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3006. struct dp_pdev *pdev = soc->pdev_list[i];
  3007. if (pdev) {
  3008. int mac_id;
  3009. bool dbs_enable = 0;
  3010. int max_mac_rings =
  3011. wlan_cfg_get_num_mac_rings
  3012. (pdev->wlan_cfg_ctx);
  3013. htt_srng_setup(soc->htt_handle, 0,
  3014. pdev->rx_refill_buf_ring.hal_srng,
  3015. RXDMA_BUF);
  3016. if (pdev->rx_refill_buf_ring2.hal_srng)
  3017. htt_srng_setup(soc->htt_handle, 0,
  3018. pdev->rx_refill_buf_ring2.hal_srng,
  3019. RXDMA_BUF);
  3020. if (soc->cdp_soc.ol_ops->
  3021. is_hw_dbs_2x2_capable) {
  3022. dbs_enable = soc->cdp_soc.ol_ops->
  3023. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3024. }
  3025. if (dbs_enable) {
  3026. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3027. QDF_TRACE_LEVEL_ERROR,
  3028. FL("DBS enabled max_mac_rings %d"),
  3029. max_mac_rings);
  3030. } else {
  3031. max_mac_rings = 1;
  3032. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3033. QDF_TRACE_LEVEL_ERROR,
  3034. FL("DBS disabled, max_mac_rings %d"),
  3035. max_mac_rings);
  3036. }
  3037. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3038. FL("pdev_id %d max_mac_rings %d"),
  3039. pdev->pdev_id, max_mac_rings);
  3040. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3041. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3042. mac_id, pdev->pdev_id);
  3043. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3044. QDF_TRACE_LEVEL_ERROR,
  3045. FL("mac_id %d"), mac_for_pdev);
  3046. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3047. pdev->rx_mac_buf_ring[mac_id]
  3048. .hal_srng,
  3049. RXDMA_BUF);
  3050. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3051. pdev->rxdma_err_dst_ring[mac_id]
  3052. .hal_srng,
  3053. RXDMA_DST);
  3054. /* Configure monitor mode rings */
  3055. dp_mon_htt_srng_setup(soc, pdev, mac_id,
  3056. mac_for_pdev);
  3057. }
  3058. }
  3059. }
  3060. /*
  3061. * Timer to reap rxdma status rings.
  3062. * Needed until we enable ppdu end interrupts
  3063. */
  3064. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3065. dp_service_mon_rings, (void *)soc,
  3066. QDF_TIMER_TYPE_WAKE_APPS);
  3067. soc->reap_timer_init = 1;
  3068. }
  3069. #else
  3070. /* This is only for WIN */
  3071. static void dp_rxdma_ring_config(struct dp_soc *soc)
  3072. {
  3073. int i;
  3074. int mac_id;
  3075. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3076. struct dp_pdev *pdev = soc->pdev_list[i];
  3077. if (pdev == NULL)
  3078. continue;
  3079. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3080. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3081. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3082. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3083. #ifndef DISABLE_MON_CONFIG
  3084. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3085. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3086. RXDMA_MONITOR_BUF);
  3087. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3088. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3089. RXDMA_MONITOR_DST);
  3090. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3091. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3092. RXDMA_MONITOR_STATUS);
  3093. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3094. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3095. RXDMA_MONITOR_DESC);
  3096. #endif
  3097. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3098. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3099. RXDMA_DST);
  3100. }
  3101. }
  3102. }
  3103. #endif
  3104. /*
  3105. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3106. * @txrx_soc: Datapath SOC handle
  3107. */
  3108. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3109. {
  3110. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3111. htt_soc_attach_target(soc->htt_handle);
  3112. dp_rxdma_ring_config(soc);
  3113. DP_STATS_INIT(soc);
  3114. /* initialize work queue for stats processing */
  3115. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3116. return 0;
  3117. }
  3118. /*
  3119. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3120. * @txrx_soc: Datapath SOC handle
  3121. */
  3122. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3123. {
  3124. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3125. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3126. }
  3127. /*
  3128. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3129. * @txrx_soc: Datapath SOC handle
  3130. * @nss_cfg: nss config
  3131. */
  3132. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3133. {
  3134. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3135. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3136. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3137. /*
  3138. * TODO: masked out based on the per offloaded radio
  3139. */
  3140. if (config == dp_nss_cfg_dbdc) {
  3141. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3142. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3143. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3144. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3145. }
  3146. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3147. FL("nss-wifi<0> nss config is enabled"));
  3148. }
  3149. /*
  3150. * dp_vdev_attach_wifi3() - attach txrx vdev
  3151. * @txrx_pdev: Datapath PDEV handle
  3152. * @vdev_mac_addr: MAC address of the virtual interface
  3153. * @vdev_id: VDEV Id
  3154. * @wlan_op_mode: VDEV operating mode
  3155. *
  3156. * Return: DP VDEV handle on success, NULL on failure
  3157. */
  3158. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3159. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3160. {
  3161. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3162. struct dp_soc *soc = pdev->soc;
  3163. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3164. if (!vdev) {
  3165. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3166. FL("DP VDEV memory allocation failed"));
  3167. goto fail0;
  3168. }
  3169. vdev->pdev = pdev;
  3170. vdev->vdev_id = vdev_id;
  3171. vdev->opmode = op_mode;
  3172. vdev->osdev = soc->osdev;
  3173. vdev->osif_rx = NULL;
  3174. vdev->osif_rsim_rx_decap = NULL;
  3175. vdev->osif_get_key = NULL;
  3176. vdev->osif_rx_mon = NULL;
  3177. vdev->osif_tx_free_ext = NULL;
  3178. vdev->osif_vdev = NULL;
  3179. vdev->delete.pending = 0;
  3180. vdev->safemode = 0;
  3181. vdev->drop_unenc = 1;
  3182. vdev->sec_type = cdp_sec_type_none;
  3183. #ifdef notyet
  3184. vdev->filters_num = 0;
  3185. #endif
  3186. qdf_mem_copy(
  3187. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3188. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3189. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3190. vdev->dscp_tid_map_id = 0;
  3191. vdev->mcast_enhancement_en = 0;
  3192. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3193. /* TODO: Initialize default HTT meta data that will be used in
  3194. * TCL descriptors for packets transmitted from this VDEV
  3195. */
  3196. TAILQ_INIT(&vdev->peer_list);
  3197. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3198. /* add this vdev into the pdev's list */
  3199. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3200. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3201. pdev->vdev_count++;
  3202. dp_tx_vdev_attach(vdev);
  3203. if ((soc->intr_mode == DP_INTR_POLL) &&
  3204. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3205. if (pdev->vdev_count == 1)
  3206. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3207. }
  3208. dp_lro_hash_setup(soc);
  3209. /* LRO */
  3210. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3211. wlan_op_mode_sta == vdev->opmode)
  3212. vdev->lro_enable = true;
  3213. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3214. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3215. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3216. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3217. DP_STATS_INIT(vdev);
  3218. if (wlan_op_mode_sta == vdev->opmode)
  3219. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3220. vdev->mac_addr.raw,
  3221. NULL);
  3222. return (struct cdp_vdev *)vdev;
  3223. fail0:
  3224. return NULL;
  3225. }
  3226. /**
  3227. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3228. * @vdev: Datapath VDEV handle
  3229. * @osif_vdev: OSIF vdev handle
  3230. * @ctrl_vdev: UMAC vdev handle
  3231. * @txrx_ops: Tx and Rx operations
  3232. *
  3233. * Return: DP VDEV handle on success, NULL on failure
  3234. */
  3235. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3236. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3237. struct ol_txrx_ops *txrx_ops)
  3238. {
  3239. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3240. vdev->osif_vdev = osif_vdev;
  3241. vdev->ctrl_vdev = ctrl_vdev;
  3242. vdev->osif_rx = txrx_ops->rx.rx;
  3243. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3244. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3245. vdev->osif_get_key = txrx_ops->get_key;
  3246. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3247. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3248. #ifdef notyet
  3249. #if ATH_SUPPORT_WAPI
  3250. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3251. #endif
  3252. #endif
  3253. #ifdef UMAC_SUPPORT_PROXY_ARP
  3254. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3255. #endif
  3256. vdev->me_convert = txrx_ops->me_convert;
  3257. /* TODO: Enable the following once Tx code is integrated */
  3258. if (vdev->mesh_vdev)
  3259. txrx_ops->tx.tx = dp_tx_send_mesh;
  3260. else
  3261. txrx_ops->tx.tx = dp_tx_send;
  3262. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3263. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3264. "DP Vdev Register success");
  3265. }
  3266. /**
  3267. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3268. * @vdev: Datapath VDEV handle
  3269. *
  3270. * Return: void
  3271. */
  3272. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3273. {
  3274. struct dp_pdev *pdev = vdev->pdev;
  3275. struct dp_soc *soc = pdev->soc;
  3276. struct dp_peer *peer;
  3277. uint16_t *peer_ids;
  3278. uint8_t i = 0, j = 0;
  3279. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3280. if (!peer_ids) {
  3281. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3282. "DP alloc failure - unable to flush peers");
  3283. return;
  3284. }
  3285. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3286. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3287. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3288. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3289. if (j < soc->max_peers)
  3290. peer_ids[j++] = peer->peer_ids[i];
  3291. }
  3292. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3293. for (i = 0; i < j ; i++)
  3294. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3295. NULL, 0);
  3296. qdf_mem_free(peer_ids);
  3297. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3298. FL("Flushed peers for vdev object %pK "), vdev);
  3299. }
  3300. /*
  3301. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3302. * @txrx_vdev: Datapath VDEV handle
  3303. * @callback: Callback OL_IF on completion of detach
  3304. * @cb_context: Callback context
  3305. *
  3306. */
  3307. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3308. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3309. {
  3310. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3311. struct dp_pdev *pdev = vdev->pdev;
  3312. struct dp_soc *soc = pdev->soc;
  3313. struct dp_neighbour_peer *peer = NULL;
  3314. /* preconditions */
  3315. qdf_assert(vdev);
  3316. if (wlan_op_mode_sta == vdev->opmode)
  3317. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3318. /*
  3319. * If Target is hung, flush all peers before detaching vdev
  3320. * this will free all references held due to missing
  3321. * unmap commands from Target
  3322. */
  3323. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3324. dp_vdev_flush_peers(vdev);
  3325. /*
  3326. * Use peer_ref_mutex while accessing peer_list, in case
  3327. * a peer is in the process of being removed from the list.
  3328. */
  3329. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3330. /* check that the vdev has no peers allocated */
  3331. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3332. /* debug print - will be removed later */
  3333. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3334. FL("not deleting vdev object %pK (%pM)"
  3335. "until deletion finishes for all its peers"),
  3336. vdev, vdev->mac_addr.raw);
  3337. /* indicate that the vdev needs to be deleted */
  3338. vdev->delete.pending = 1;
  3339. vdev->delete.callback = callback;
  3340. vdev->delete.context = cb_context;
  3341. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3342. return;
  3343. }
  3344. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3345. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3346. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3347. neighbour_peer_list_elem) {
  3348. QDF_ASSERT(peer->vdev != vdev);
  3349. }
  3350. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3351. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3352. dp_tx_vdev_detach(vdev);
  3353. /* remove the vdev from its parent pdev's list */
  3354. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3356. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3357. qdf_mem_free(vdev);
  3358. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3359. if (callback)
  3360. callback(cb_context);
  3361. }
  3362. /*
  3363. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3364. * @soc - datapath soc handle
  3365. * @peer - datapath peer handle
  3366. *
  3367. * Delete the AST entries belonging to a peer
  3368. */
  3369. #ifdef FEATURE_AST
  3370. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3371. struct dp_peer *peer)
  3372. {
  3373. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3374. qdf_spin_lock_bh(&soc->ast_lock);
  3375. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3376. dp_peer_del_ast(soc, ast_entry);
  3377. peer->self_ast_entry = NULL;
  3378. TAILQ_INIT(&peer->ast_entry_list);
  3379. qdf_spin_unlock_bh(&soc->ast_lock);
  3380. }
  3381. #else
  3382. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3383. struct dp_peer *peer)
  3384. {
  3385. }
  3386. #endif
  3387. #if ATH_SUPPORT_WRAP
  3388. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3389. uint8_t *peer_mac_addr)
  3390. {
  3391. struct dp_peer *peer;
  3392. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3393. 0, vdev->vdev_id);
  3394. if (!peer)
  3395. return NULL;
  3396. if (peer->bss_peer)
  3397. return peer;
  3398. qdf_atomic_dec(&peer->ref_cnt);
  3399. return NULL;
  3400. }
  3401. #else
  3402. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3403. uint8_t *peer_mac_addr)
  3404. {
  3405. struct dp_peer *peer;
  3406. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3407. 0, vdev->vdev_id);
  3408. if (!peer)
  3409. return NULL;
  3410. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3411. return peer;
  3412. qdf_atomic_dec(&peer->ref_cnt);
  3413. return NULL;
  3414. }
  3415. #endif
  3416. /*
  3417. * dp_peer_create_wifi3() - attach txrx peer
  3418. * @txrx_vdev: Datapath VDEV handle
  3419. * @peer_mac_addr: Peer MAC address
  3420. *
  3421. * Return: DP peeer handle on success, NULL on failure
  3422. */
  3423. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3424. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3425. {
  3426. struct dp_peer *peer;
  3427. int i;
  3428. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3429. struct dp_pdev *pdev;
  3430. struct dp_soc *soc;
  3431. struct dp_ast_entry *ast_entry;
  3432. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3433. /* preconditions */
  3434. qdf_assert(vdev);
  3435. qdf_assert(peer_mac_addr);
  3436. pdev = vdev->pdev;
  3437. soc = pdev->soc;
  3438. /*
  3439. * If a peer entry with given MAC address already exists,
  3440. * reuse the peer and reset the state of peer.
  3441. */
  3442. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3443. if (peer) {
  3444. peer->delete_in_progress = false;
  3445. dp_peer_delete_ast_entries(soc, peer);
  3446. if ((vdev->opmode == wlan_op_mode_sta) &&
  3447. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3448. DP_MAC_ADDR_LEN)) {
  3449. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3450. }
  3451. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3452. /*
  3453. * Control path maintains a node count which is incremented
  3454. * for every new peer create command. Since new peer is not being
  3455. * created and earlier reference is reused here,
  3456. * peer_unref_delete event is sent to control path to
  3457. * increment the count back.
  3458. */
  3459. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3460. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3461. vdev->vdev_id, peer->mac_addr.raw);
  3462. }
  3463. peer->ctrl_peer = ctrl_peer;
  3464. dp_local_peer_id_alloc(pdev, peer);
  3465. DP_STATS_INIT(peer);
  3466. return (void *)peer;
  3467. } else {
  3468. /*
  3469. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3470. * need to remove the AST entry which was earlier added as a WDS
  3471. * entry.
  3472. * If an AST entry exists, but no peer entry exists with a given
  3473. * MAC addresses, we could deduce it as a WDS entry
  3474. */
  3475. qdf_spin_lock_bh(&soc->ast_lock);
  3476. ast_entry = dp_peer_ast_hash_find(soc, peer_mac_addr);
  3477. if (ast_entry)
  3478. dp_peer_del_ast(soc, ast_entry);
  3479. qdf_spin_unlock_bh(&soc->ast_lock);
  3480. }
  3481. #ifdef notyet
  3482. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3483. soc->mempool_ol_ath_peer);
  3484. #else
  3485. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3486. #endif
  3487. if (!peer)
  3488. return NULL; /* failure */
  3489. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3490. TAILQ_INIT(&peer->ast_entry_list);
  3491. /* store provided params */
  3492. peer->vdev = vdev;
  3493. peer->ctrl_peer = ctrl_peer;
  3494. if ((vdev->opmode == wlan_op_mode_sta) &&
  3495. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3496. DP_MAC_ADDR_LEN)) {
  3497. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3498. }
  3499. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3500. qdf_spinlock_create(&peer->peer_info_lock);
  3501. qdf_mem_copy(
  3502. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3503. /* TODO: See of rx_opt_proc is really required */
  3504. peer->rx_opt_proc = soc->rx_opt_proc;
  3505. /* initialize the peer_id */
  3506. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3507. peer->peer_ids[i] = HTT_INVALID_PEER;
  3508. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3509. qdf_atomic_init(&peer->ref_cnt);
  3510. /* keep one reference for attach */
  3511. qdf_atomic_inc(&peer->ref_cnt);
  3512. /* add this peer into the vdev's list */
  3513. if (wlan_op_mode_sta == vdev->opmode)
  3514. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3515. else
  3516. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3517. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3518. /* TODO: See if hash based search is required */
  3519. dp_peer_find_hash_add(soc, peer);
  3520. /* Initialize the peer state */
  3521. peer->state = OL_TXRX_PEER_STATE_DISC;
  3522. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3523. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3524. vdev, peer, peer->mac_addr.raw,
  3525. qdf_atomic_read(&peer->ref_cnt));
  3526. /*
  3527. * For every peer MAp message search and set if bss_peer
  3528. */
  3529. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3530. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3531. "vdev bss_peer!!!!");
  3532. peer->bss_peer = 1;
  3533. vdev->vap_bss_peer = peer;
  3534. }
  3535. for (i = 0; i < DP_MAX_TIDS; i++)
  3536. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3537. dp_local_peer_id_alloc(pdev, peer);
  3538. DP_STATS_INIT(peer);
  3539. return (void *)peer;
  3540. }
  3541. /*
  3542. * dp_peer_setup_wifi3() - initialize the peer
  3543. * @vdev_hdl: virtual device object
  3544. * @peer: Peer object
  3545. *
  3546. * Return: void
  3547. */
  3548. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3549. {
  3550. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3551. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3552. struct dp_pdev *pdev;
  3553. struct dp_soc *soc;
  3554. bool hash_based = 0;
  3555. enum cdp_host_reo_dest_ring reo_dest;
  3556. /* preconditions */
  3557. qdf_assert(vdev);
  3558. qdf_assert(peer);
  3559. pdev = vdev->pdev;
  3560. soc = pdev->soc;
  3561. peer->last_assoc_rcvd = 0;
  3562. peer->last_disassoc_rcvd = 0;
  3563. peer->last_deauth_rcvd = 0;
  3564. /*
  3565. * hash based steering is disabled for Radios which are offloaded
  3566. * to NSS
  3567. */
  3568. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3569. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3570. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3571. FL("hash based steering for pdev: %d is %d"),
  3572. pdev->pdev_id, hash_based);
  3573. /*
  3574. * Below line of code will ensure the proper reo_dest ring is chosen
  3575. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3576. */
  3577. reo_dest = pdev->reo_dest;
  3578. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3579. /* TODO: Check the destination ring number to be passed to FW */
  3580. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3581. pdev->ctrl_pdev, peer->mac_addr.raw,
  3582. peer->vdev->vdev_id, hash_based, reo_dest);
  3583. }
  3584. dp_peer_rx_init(pdev, peer);
  3585. return;
  3586. }
  3587. /*
  3588. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3589. * @vdev_handle: virtual device object
  3590. * @htt_pkt_type: type of pkt
  3591. *
  3592. * Return: void
  3593. */
  3594. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3595. enum htt_cmn_pkt_type val)
  3596. {
  3597. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3598. vdev->tx_encap_type = val;
  3599. }
  3600. /*
  3601. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3602. * @vdev_handle: virtual device object
  3603. * @htt_pkt_type: type of pkt
  3604. *
  3605. * Return: void
  3606. */
  3607. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3608. enum htt_cmn_pkt_type val)
  3609. {
  3610. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3611. vdev->rx_decap_type = val;
  3612. }
  3613. /*
  3614. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3615. * @txrx_soc: cdp soc handle
  3616. * @ac: Access category
  3617. * @value: timeout value in millisec
  3618. *
  3619. * Return: void
  3620. */
  3621. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3622. uint8_t ac, uint32_t value)
  3623. {
  3624. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3625. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3626. }
  3627. /*
  3628. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3629. * @txrx_soc: cdp soc handle
  3630. * @ac: access category
  3631. * @value: timeout value in millisec
  3632. *
  3633. * Return: void
  3634. */
  3635. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3636. uint8_t ac, uint32_t *value)
  3637. {
  3638. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3639. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3640. }
  3641. /*
  3642. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3643. * @pdev_handle: physical device object
  3644. * @val: reo destination ring index (1 - 4)
  3645. *
  3646. * Return: void
  3647. */
  3648. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3649. enum cdp_host_reo_dest_ring val)
  3650. {
  3651. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3652. if (pdev)
  3653. pdev->reo_dest = val;
  3654. }
  3655. /*
  3656. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3657. * @pdev_handle: physical device object
  3658. *
  3659. * Return: reo destination ring index
  3660. */
  3661. static enum cdp_host_reo_dest_ring
  3662. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3663. {
  3664. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3665. if (pdev)
  3666. return pdev->reo_dest;
  3667. else
  3668. return cdp_host_reo_dest_ring_unknown;
  3669. }
  3670. #ifdef QCA_SUPPORT_SON
  3671. static void dp_son_peer_authorize(struct dp_peer *peer)
  3672. {
  3673. struct dp_soc *soc;
  3674. soc = peer->vdev->pdev->soc;
  3675. peer->peer_bs_inact_flag = 0;
  3676. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3677. return;
  3678. }
  3679. #else
  3680. static void dp_son_peer_authorize(struct dp_peer *peer)
  3681. {
  3682. return;
  3683. }
  3684. #endif
  3685. /*
  3686. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3687. * @pdev_handle: device object
  3688. * @val: value to be set
  3689. *
  3690. * Return: void
  3691. */
  3692. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3693. uint32_t val)
  3694. {
  3695. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3696. /* Enable/Disable smart mesh filtering. This flag will be checked
  3697. * during rx processing to check if packets are from NAC clients.
  3698. */
  3699. pdev->filter_neighbour_peers = val;
  3700. return 0;
  3701. }
  3702. /*
  3703. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3704. * address for smart mesh filtering
  3705. * @vdev_handle: virtual device object
  3706. * @cmd: Add/Del command
  3707. * @macaddr: nac client mac address
  3708. *
  3709. * Return: void
  3710. */
  3711. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3712. uint32_t cmd, uint8_t *macaddr)
  3713. {
  3714. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3715. struct dp_pdev *pdev = vdev->pdev;
  3716. struct dp_neighbour_peer *peer = NULL;
  3717. if (!macaddr)
  3718. goto fail0;
  3719. /* Store address of NAC (neighbour peer) which will be checked
  3720. * against TA of received packets.
  3721. */
  3722. if (cmd == DP_NAC_PARAM_ADD) {
  3723. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3724. sizeof(*peer));
  3725. if (!peer) {
  3726. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3727. FL("DP neighbour peer node memory allocation failed"));
  3728. goto fail0;
  3729. }
  3730. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3731. macaddr, DP_MAC_ADDR_LEN);
  3732. peer->vdev = vdev;
  3733. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3734. /* add this neighbour peer into the list */
  3735. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3736. neighbour_peer_list_elem);
  3737. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3738. /* first neighbour */
  3739. if (!pdev->neighbour_peers_added) {
  3740. pdev->neighbour_peers_added = true;
  3741. dp_ppdu_ring_cfg(pdev);
  3742. }
  3743. return 1;
  3744. } else if (cmd == DP_NAC_PARAM_DEL) {
  3745. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3746. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3747. neighbour_peer_list_elem) {
  3748. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3749. macaddr, DP_MAC_ADDR_LEN)) {
  3750. /* delete this peer from the list */
  3751. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3752. peer, neighbour_peer_list_elem);
  3753. qdf_mem_free(peer);
  3754. break;
  3755. }
  3756. }
  3757. /* last neighbour deleted */
  3758. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3759. pdev->neighbour_peers_added = false;
  3760. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3761. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3762. !pdev->enhanced_stats_en)
  3763. dp_ppdu_ring_reset(pdev);
  3764. return 1;
  3765. }
  3766. fail0:
  3767. return 0;
  3768. }
  3769. /*
  3770. * dp_get_sec_type() - Get the security type
  3771. * @peer: Datapath peer handle
  3772. * @sec_idx: Security id (mcast, ucast)
  3773. *
  3774. * return sec_type: Security type
  3775. */
  3776. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3777. {
  3778. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3779. return dpeer->security[sec_idx].sec_type;
  3780. }
  3781. /*
  3782. * dp_peer_authorize() - authorize txrx peer
  3783. * @peer_handle: Datapath peer handle
  3784. * @authorize
  3785. *
  3786. */
  3787. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3788. {
  3789. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3790. struct dp_soc *soc;
  3791. if (peer != NULL) {
  3792. soc = peer->vdev->pdev->soc;
  3793. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3794. dp_son_peer_authorize(peer);
  3795. peer->authorize = authorize ? 1 : 0;
  3796. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3797. }
  3798. }
  3799. #ifdef QCA_SUPPORT_SON
  3800. /*
  3801. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3802. * @pdev_handle: Device handle
  3803. * @new_threshold : updated threshold value
  3804. *
  3805. */
  3806. static void
  3807. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3808. u_int16_t new_threshold)
  3809. {
  3810. struct dp_vdev *vdev;
  3811. struct dp_peer *peer;
  3812. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3813. struct dp_soc *soc = pdev->soc;
  3814. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3815. if (old_threshold == new_threshold)
  3816. return;
  3817. soc->pdev_bs_inact_reload = new_threshold;
  3818. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3819. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3820. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3821. if (vdev->opmode != wlan_op_mode_ap)
  3822. continue;
  3823. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3824. if (!peer->authorize)
  3825. continue;
  3826. if (old_threshold - peer->peer_bs_inact >=
  3827. new_threshold) {
  3828. dp_mark_peer_inact((void *)peer, true);
  3829. peer->peer_bs_inact = 0;
  3830. } else {
  3831. peer->peer_bs_inact = new_threshold -
  3832. (old_threshold - peer->peer_bs_inact);
  3833. }
  3834. }
  3835. }
  3836. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3837. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3838. }
  3839. /**
  3840. * dp_txrx_reset_inact_count(): Reset inact count
  3841. * @pdev_handle - device handle
  3842. *
  3843. * Return: void
  3844. */
  3845. static void
  3846. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3847. {
  3848. struct dp_vdev *vdev = NULL;
  3849. struct dp_peer *peer = NULL;
  3850. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3851. struct dp_soc *soc = pdev->soc;
  3852. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3853. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3854. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3855. if (vdev->opmode != wlan_op_mode_ap)
  3856. continue;
  3857. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3858. if (!peer->authorize)
  3859. continue;
  3860. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3861. }
  3862. }
  3863. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3864. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3865. }
  3866. /**
  3867. * dp_set_inact_params(): set inactivity params
  3868. * @pdev_handle - device handle
  3869. * @inact_check_interval - inactivity interval
  3870. * @inact_normal - Inactivity normal
  3871. * @inact_overload - Inactivity overload
  3872. *
  3873. * Return: bool
  3874. */
  3875. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3876. u_int16_t inact_check_interval,
  3877. u_int16_t inact_normal, u_int16_t inact_overload)
  3878. {
  3879. struct dp_soc *soc;
  3880. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3881. if (!pdev)
  3882. return false;
  3883. soc = pdev->soc;
  3884. if (!soc)
  3885. return false;
  3886. soc->pdev_bs_inact_interval = inact_check_interval;
  3887. soc->pdev_bs_inact_normal = inact_normal;
  3888. soc->pdev_bs_inact_overload = inact_overload;
  3889. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3890. soc->pdev_bs_inact_normal);
  3891. return true;
  3892. }
  3893. /**
  3894. * dp_start_inact_timer(): Inactivity timer start
  3895. * @pdev_handle - device handle
  3896. * @enable - Inactivity timer start/stop
  3897. *
  3898. * Return: bool
  3899. */
  3900. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3901. {
  3902. struct dp_soc *soc;
  3903. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3904. if (!pdev)
  3905. return false;
  3906. soc = pdev->soc;
  3907. if (!soc)
  3908. return false;
  3909. if (enable) {
  3910. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3911. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3912. soc->pdev_bs_inact_interval * 1000);
  3913. } else {
  3914. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3915. }
  3916. return true;
  3917. }
  3918. /**
  3919. * dp_set_overload(): Set inactivity overload
  3920. * @pdev_handle - device handle
  3921. * @overload - overload status
  3922. *
  3923. * Return: void
  3924. */
  3925. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3926. {
  3927. struct dp_soc *soc;
  3928. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3929. if (!pdev)
  3930. return;
  3931. soc = pdev->soc;
  3932. if (!soc)
  3933. return;
  3934. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3935. overload ? soc->pdev_bs_inact_overload :
  3936. soc->pdev_bs_inact_normal);
  3937. }
  3938. /**
  3939. * dp_peer_is_inact(): check whether peer is inactive
  3940. * @peer_handle - datapath peer handle
  3941. *
  3942. * Return: bool
  3943. */
  3944. bool dp_peer_is_inact(void *peer_handle)
  3945. {
  3946. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3947. if (!peer)
  3948. return false;
  3949. return peer->peer_bs_inact_flag == 1;
  3950. }
  3951. /**
  3952. * dp_init_inact_timer: initialize the inact timer
  3953. * @soc - SOC handle
  3954. *
  3955. * Return: void
  3956. */
  3957. void dp_init_inact_timer(struct dp_soc *soc)
  3958. {
  3959. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3960. dp_txrx_peer_find_inact_timeout_handler,
  3961. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3962. }
  3963. #else
  3964. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3965. u_int16_t inact_normal, u_int16_t inact_overload)
  3966. {
  3967. return false;
  3968. }
  3969. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3970. {
  3971. return false;
  3972. }
  3973. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3974. {
  3975. return;
  3976. }
  3977. void dp_init_inact_timer(struct dp_soc *soc)
  3978. {
  3979. return;
  3980. }
  3981. bool dp_peer_is_inact(void *peer)
  3982. {
  3983. return false;
  3984. }
  3985. #endif
  3986. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  3987. struct dp_pdev *pdev,
  3988. struct dp_peer *peer,
  3989. uint32_t vdev_id)
  3990. {
  3991. struct dp_vdev *vdev = NULL;
  3992. struct dp_peer *bss_peer = NULL;
  3993. uint8_t *m_addr = NULL;
  3994. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3995. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3996. if (vdev->vdev_id == vdev_id)
  3997. break;
  3998. }
  3999. if (!vdev) {
  4000. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4001. "vdev is NULL");
  4002. } else {
  4003. if (vdev->vap_bss_peer == peer)
  4004. vdev->vap_bss_peer = NULL;
  4005. m_addr = peer->mac_addr.raw;
  4006. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4007. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4008. vdev_id, m_addr);
  4009. if (vdev && vdev->vap_bss_peer) {
  4010. bss_peer = vdev->vap_bss_peer;
  4011. DP_UPDATE_STATS(vdev, peer);
  4012. }
  4013. }
  4014. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4015. qdf_mem_free(peer);
  4016. }
  4017. /**
  4018. * dp_delete_pending_vdev() - check and process vdev delete
  4019. * @pdev: DP specific pdev pointer
  4020. * @vdev: DP specific vdev pointer
  4021. * @vdev_id: vdev id corresponding to vdev
  4022. *
  4023. * This API does following:
  4024. * 1) It releases tx flow pools buffers as vdev is
  4025. * going down and no peers are associated.
  4026. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4027. */
  4028. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4029. uint8_t vdev_id)
  4030. {
  4031. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4032. void *vdev_delete_context = NULL;
  4033. vdev_delete_cb = vdev->delete.callback;
  4034. vdev_delete_context = vdev->delete.context;
  4035. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4036. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4037. vdev, vdev->mac_addr.raw);
  4038. /* all peers are gone, go ahead and delete it */
  4039. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4040. FLOW_TYPE_VDEV, vdev_id);
  4041. dp_tx_vdev_detach(vdev);
  4042. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4043. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4044. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4045. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4046. FL("deleting vdev object %pK (%pM)"),
  4047. vdev, vdev->mac_addr.raw);
  4048. qdf_mem_free(vdev);
  4049. vdev = NULL;
  4050. if (vdev_delete_cb)
  4051. vdev_delete_cb(vdev_delete_context);
  4052. }
  4053. /*
  4054. * dp_peer_unref_delete() - unref and delete peer
  4055. * @peer_handle: Datapath peer handle
  4056. *
  4057. */
  4058. void dp_peer_unref_delete(void *peer_handle)
  4059. {
  4060. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4061. struct dp_vdev *vdev = peer->vdev;
  4062. struct dp_pdev *pdev = vdev->pdev;
  4063. struct dp_soc *soc = pdev->soc;
  4064. struct dp_peer *tmppeer;
  4065. int found = 0;
  4066. uint16_t peer_id;
  4067. uint16_t vdev_id;
  4068. bool delete_vdev;
  4069. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4070. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4071. peer, qdf_atomic_read(&peer->ref_cnt));
  4072. /*
  4073. * Hold the lock all the way from checking if the peer ref count
  4074. * is zero until the peer references are removed from the hash
  4075. * table and vdev list (if the peer ref count is zero).
  4076. * This protects against a new HL tx operation starting to use the
  4077. * peer object just after this function concludes it's done being used.
  4078. * Furthermore, the lock needs to be held while checking whether the
  4079. * vdev's list of peers is empty, to make sure that list is not modified
  4080. * concurrently with the empty check.
  4081. */
  4082. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4083. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4084. peer_id = peer->peer_ids[0];
  4085. vdev_id = vdev->vdev_id;
  4086. /*
  4087. * Make sure that the reference to the peer in
  4088. * peer object map is removed
  4089. */
  4090. if (peer_id != HTT_INVALID_PEER)
  4091. soc->peer_id_to_obj_map[peer_id] = NULL;
  4092. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4093. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4094. /* remove the reference to the peer from the hash table */
  4095. dp_peer_find_hash_remove(soc, peer);
  4096. qdf_spin_lock_bh(&soc->ast_lock);
  4097. if (peer->self_ast_entry) {
  4098. dp_peer_del_ast(soc, peer->self_ast_entry);
  4099. peer->self_ast_entry = NULL;
  4100. }
  4101. qdf_spin_unlock_bh(&soc->ast_lock);
  4102. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4103. if (tmppeer == peer) {
  4104. found = 1;
  4105. break;
  4106. }
  4107. }
  4108. if (found) {
  4109. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4110. peer_list_elem);
  4111. } else {
  4112. /*Ignoring the remove operation as peer not found*/
  4113. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4114. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4115. peer, vdev, &peer->vdev->peer_list);
  4116. }
  4117. /* cleanup the peer data */
  4118. dp_peer_cleanup(vdev, peer);
  4119. /* check whether the parent vdev has no peers left */
  4120. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4121. /*
  4122. * capture vdev delete pending flag's status
  4123. * while holding peer_ref_mutex lock
  4124. */
  4125. delete_vdev = vdev->delete.pending;
  4126. /*
  4127. * Now that there are no references to the peer, we can
  4128. * release the peer reference lock.
  4129. */
  4130. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4131. /*
  4132. * Check if the parent vdev was waiting for its peers
  4133. * to be deleted, in order for it to be deleted too.
  4134. */
  4135. if (delete_vdev)
  4136. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4137. } else {
  4138. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4139. }
  4140. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4141. } else {
  4142. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4143. }
  4144. }
  4145. /*
  4146. * dp_peer_detach_wifi3() – Detach txrx peer
  4147. * @peer_handle: Datapath peer handle
  4148. * @bitmap: bitmap indicating special handling of request.
  4149. *
  4150. */
  4151. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4152. {
  4153. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4154. /* redirect the peer's rx delivery function to point to a
  4155. * discard func
  4156. */
  4157. peer->rx_opt_proc = dp_rx_discard;
  4158. peer->ctrl_peer = NULL;
  4159. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4160. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4161. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4162. qdf_spinlock_destroy(&peer->peer_info_lock);
  4163. /*
  4164. * Remove the reference added during peer_attach.
  4165. * The peer will still be left allocated until the
  4166. * PEER_UNMAP message arrives to remove the other
  4167. * reference, added by the PEER_MAP message.
  4168. */
  4169. dp_peer_unref_delete(peer_handle);
  4170. }
  4171. /*
  4172. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4173. * @peer_handle: Datapath peer handle
  4174. *
  4175. */
  4176. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4177. {
  4178. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4179. return vdev->mac_addr.raw;
  4180. }
  4181. /*
  4182. * dp_vdev_set_wds() - Enable per packet stats
  4183. * @vdev_handle: DP VDEV handle
  4184. * @val: value
  4185. *
  4186. * Return: none
  4187. */
  4188. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4189. {
  4190. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4191. vdev->wds_enabled = val;
  4192. return 0;
  4193. }
  4194. /*
  4195. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4196. * @peer_handle: Datapath peer handle
  4197. *
  4198. */
  4199. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4200. uint8_t vdev_id)
  4201. {
  4202. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4203. struct dp_vdev *vdev = NULL;
  4204. if (qdf_unlikely(!pdev))
  4205. return NULL;
  4206. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4207. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4208. if (vdev->vdev_id == vdev_id)
  4209. break;
  4210. }
  4211. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4212. return (struct cdp_vdev *)vdev;
  4213. }
  4214. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4215. {
  4216. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4217. return vdev->opmode;
  4218. }
  4219. static
  4220. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4221. ol_txrx_rx_fp *stack_fn_p,
  4222. ol_osif_vdev_handle *osif_vdev_p)
  4223. {
  4224. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4225. qdf_assert(vdev);
  4226. *stack_fn_p = vdev->osif_rx_stack;
  4227. *osif_vdev_p = vdev->osif_vdev;
  4228. }
  4229. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4230. {
  4231. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4232. struct dp_pdev *pdev = vdev->pdev;
  4233. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4234. }
  4235. /**
  4236. * dp_reset_monitor_mode() - Disable monitor mode
  4237. * @pdev_handle: Datapath PDEV handle
  4238. *
  4239. * Return: 0 on success, not 0 on failure
  4240. */
  4241. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4242. {
  4243. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4244. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4245. struct dp_soc *soc = pdev->soc;
  4246. uint8_t pdev_id;
  4247. int mac_id;
  4248. pdev_id = pdev->pdev_id;
  4249. soc = pdev->soc;
  4250. qdf_spin_lock_bh(&pdev->mon_lock);
  4251. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4252. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4253. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4254. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4255. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4256. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4257. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4258. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4259. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4260. }
  4261. pdev->monitor_vdev = NULL;
  4262. qdf_spin_unlock_bh(&pdev->mon_lock);
  4263. return 0;
  4264. }
  4265. /**
  4266. * dp_set_nac() - set peer_nac
  4267. * @peer_handle: Datapath PEER handle
  4268. *
  4269. * Return: void
  4270. */
  4271. static void dp_set_nac(struct cdp_peer *peer_handle)
  4272. {
  4273. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4274. peer->nac = 1;
  4275. }
  4276. /**
  4277. * dp_get_tx_pending() - read pending tx
  4278. * @pdev_handle: Datapath PDEV handle
  4279. *
  4280. * Return: outstanding tx
  4281. */
  4282. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4283. {
  4284. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4285. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4286. }
  4287. /**
  4288. * dp_get_peer_mac_from_peer_id() - get peer mac
  4289. * @pdev_handle: Datapath PDEV handle
  4290. * @peer_id: Peer ID
  4291. * @peer_mac: MAC addr of PEER
  4292. *
  4293. * Return: void
  4294. */
  4295. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4296. uint32_t peer_id, uint8_t *peer_mac)
  4297. {
  4298. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4299. struct dp_peer *peer;
  4300. if (pdev && peer_mac) {
  4301. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4302. if (peer) {
  4303. if (peer->mac_addr.raw)
  4304. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4305. DP_MAC_ADDR_LEN);
  4306. dp_peer_unref_del_find_by_id(peer);
  4307. }
  4308. }
  4309. }
  4310. /**
  4311. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4312. * @vdev_handle: Datapath VDEV handle
  4313. * @smart_monitor: Flag to denote if its smart monitor mode
  4314. *
  4315. * Return: 0 on success, not 0 on failure
  4316. */
  4317. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4318. uint8_t smart_monitor)
  4319. {
  4320. /* Many monitor VAPs can exists in a system but only one can be up at
  4321. * anytime
  4322. */
  4323. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4324. struct dp_pdev *pdev;
  4325. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4326. struct dp_soc *soc;
  4327. uint8_t pdev_id;
  4328. int mac_id;
  4329. qdf_assert(vdev);
  4330. pdev = vdev->pdev;
  4331. pdev_id = pdev->pdev_id;
  4332. soc = pdev->soc;
  4333. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4334. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4335. pdev, pdev_id, soc, vdev);
  4336. /*Check if current pdev's monitor_vdev exists */
  4337. if (pdev->monitor_vdev) {
  4338. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4339. "vdev=%pK", vdev);
  4340. qdf_assert(vdev);
  4341. }
  4342. pdev->monitor_vdev = vdev;
  4343. /* If smart monitor mode, do not configure monitor ring */
  4344. if (smart_monitor)
  4345. return QDF_STATUS_SUCCESS;
  4346. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4347. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4348. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4349. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4350. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4351. pdev->mo_data_filter);
  4352. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4353. htt_tlv_filter.mpdu_start = 1;
  4354. htt_tlv_filter.msdu_start = 1;
  4355. htt_tlv_filter.packet = 1;
  4356. htt_tlv_filter.msdu_end = 1;
  4357. htt_tlv_filter.mpdu_end = 1;
  4358. htt_tlv_filter.packet_header = 1;
  4359. htt_tlv_filter.attention = 1;
  4360. htt_tlv_filter.ppdu_start = 0;
  4361. htt_tlv_filter.ppdu_end = 0;
  4362. htt_tlv_filter.ppdu_end_user_stats = 0;
  4363. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4364. htt_tlv_filter.ppdu_end_status_done = 0;
  4365. htt_tlv_filter.header_per_msdu = 1;
  4366. htt_tlv_filter.enable_fp =
  4367. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4368. htt_tlv_filter.enable_md = 0;
  4369. htt_tlv_filter.enable_mo =
  4370. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4371. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4372. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4373. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4374. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4375. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4376. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4377. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4378. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4379. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4380. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4381. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4382. }
  4383. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4384. htt_tlv_filter.mpdu_start = 1;
  4385. htt_tlv_filter.msdu_start = 0;
  4386. htt_tlv_filter.packet = 0;
  4387. htt_tlv_filter.msdu_end = 0;
  4388. htt_tlv_filter.mpdu_end = 0;
  4389. htt_tlv_filter.attention = 0;
  4390. htt_tlv_filter.ppdu_start = 1;
  4391. htt_tlv_filter.ppdu_end = 1;
  4392. htt_tlv_filter.ppdu_end_user_stats = 1;
  4393. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4394. htt_tlv_filter.ppdu_end_status_done = 1;
  4395. htt_tlv_filter.enable_fp = 1;
  4396. htt_tlv_filter.enable_md = 0;
  4397. htt_tlv_filter.enable_mo = 1;
  4398. if (pdev->mcopy_mode) {
  4399. htt_tlv_filter.packet_header = 1;
  4400. }
  4401. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4402. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4403. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4404. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4405. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4406. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4407. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4408. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4409. pdev->pdev_id);
  4410. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4411. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4412. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4413. }
  4414. return QDF_STATUS_SUCCESS;
  4415. }
  4416. /**
  4417. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4418. * @pdev_handle: Datapath PDEV handle
  4419. * @filter_val: Flag to select Filter for monitor mode
  4420. * Return: 0 on success, not 0 on failure
  4421. */
  4422. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4423. struct cdp_monitor_filter *filter_val)
  4424. {
  4425. /* Many monitor VAPs can exists in a system but only one can be up at
  4426. * anytime
  4427. */
  4428. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4429. struct dp_vdev *vdev = pdev->monitor_vdev;
  4430. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4431. struct dp_soc *soc;
  4432. uint8_t pdev_id;
  4433. int mac_id;
  4434. pdev_id = pdev->pdev_id;
  4435. soc = pdev->soc;
  4436. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4437. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4438. pdev, pdev_id, soc, vdev);
  4439. /*Check if current pdev's monitor_vdev exists */
  4440. if (!pdev->monitor_vdev) {
  4441. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4442. "vdev=%pK", vdev);
  4443. qdf_assert(vdev);
  4444. }
  4445. /* update filter mode, type in pdev structure */
  4446. pdev->mon_filter_mode = filter_val->mode;
  4447. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4448. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4449. pdev->fp_data_filter = filter_val->fp_data;
  4450. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4451. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4452. pdev->mo_data_filter = filter_val->mo_data;
  4453. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4454. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4455. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4456. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4457. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4458. pdev->mo_data_filter);
  4459. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4460. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4461. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4462. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4463. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4464. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4465. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4466. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4467. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4468. }
  4469. htt_tlv_filter.mpdu_start = 1;
  4470. htt_tlv_filter.msdu_start = 1;
  4471. htt_tlv_filter.packet = 1;
  4472. htt_tlv_filter.msdu_end = 1;
  4473. htt_tlv_filter.mpdu_end = 1;
  4474. htt_tlv_filter.packet_header = 1;
  4475. htt_tlv_filter.attention = 1;
  4476. htt_tlv_filter.ppdu_start = 0;
  4477. htt_tlv_filter.ppdu_end = 0;
  4478. htt_tlv_filter.ppdu_end_user_stats = 0;
  4479. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4480. htt_tlv_filter.ppdu_end_status_done = 0;
  4481. htt_tlv_filter.header_per_msdu = 1;
  4482. htt_tlv_filter.enable_fp =
  4483. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4484. htt_tlv_filter.enable_md = 0;
  4485. htt_tlv_filter.enable_mo =
  4486. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4487. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4488. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4489. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4490. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4491. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4492. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4493. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4494. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4495. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4496. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4497. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4498. }
  4499. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4500. htt_tlv_filter.mpdu_start = 1;
  4501. htt_tlv_filter.msdu_start = 0;
  4502. htt_tlv_filter.packet = 0;
  4503. htt_tlv_filter.msdu_end = 0;
  4504. htt_tlv_filter.mpdu_end = 0;
  4505. htt_tlv_filter.attention = 0;
  4506. htt_tlv_filter.ppdu_start = 1;
  4507. htt_tlv_filter.ppdu_end = 1;
  4508. htt_tlv_filter.ppdu_end_user_stats = 1;
  4509. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4510. htt_tlv_filter.ppdu_end_status_done = 1;
  4511. htt_tlv_filter.enable_fp = 1;
  4512. htt_tlv_filter.enable_md = 0;
  4513. htt_tlv_filter.enable_mo = 1;
  4514. if (pdev->mcopy_mode) {
  4515. htt_tlv_filter.packet_header = 1;
  4516. }
  4517. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4518. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4519. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4520. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4521. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4522. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4523. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4524. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4525. pdev->pdev_id);
  4526. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4527. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4528. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4529. }
  4530. return QDF_STATUS_SUCCESS;
  4531. }
  4532. /**
  4533. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4534. * @pdev_handle: Datapath PDEV handle
  4535. *
  4536. * Return: pdev_id
  4537. */
  4538. static
  4539. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4540. {
  4541. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4542. return pdev->pdev_id;
  4543. }
  4544. /**
  4545. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4546. * @pdev_handle: Datapath PDEV handle
  4547. * @chan_noise_floor: Channel Noise Floor
  4548. *
  4549. * Return: void
  4550. */
  4551. static
  4552. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4553. int16_t chan_noise_floor)
  4554. {
  4555. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4556. pdev->chan_noise_floor = chan_noise_floor;
  4557. }
  4558. /**
  4559. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4560. * @vdev_handle: Datapath VDEV handle
  4561. * Return: true on ucast filter flag set
  4562. */
  4563. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4564. {
  4565. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4566. struct dp_pdev *pdev;
  4567. pdev = vdev->pdev;
  4568. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4569. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4570. return true;
  4571. return false;
  4572. }
  4573. /**
  4574. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4575. * @vdev_handle: Datapath VDEV handle
  4576. * Return: true on mcast filter flag set
  4577. */
  4578. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4579. {
  4580. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4581. struct dp_pdev *pdev;
  4582. pdev = vdev->pdev;
  4583. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4584. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4585. return true;
  4586. return false;
  4587. }
  4588. /**
  4589. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4590. * @vdev_handle: Datapath VDEV handle
  4591. * Return: true on non data filter flag set
  4592. */
  4593. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4594. {
  4595. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4596. struct dp_pdev *pdev;
  4597. pdev = vdev->pdev;
  4598. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4599. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4600. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4601. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4602. return true;
  4603. }
  4604. }
  4605. return false;
  4606. }
  4607. #ifdef MESH_MODE_SUPPORT
  4608. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4609. {
  4610. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4611. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4612. FL("val %d"), val);
  4613. vdev->mesh_vdev = val;
  4614. }
  4615. /*
  4616. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4617. * @vdev_hdl: virtual device object
  4618. * @val: value to be set
  4619. *
  4620. * Return: void
  4621. */
  4622. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4623. {
  4624. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4625. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4626. FL("val %d"), val);
  4627. vdev->mesh_rx_filter = val;
  4628. }
  4629. #endif
  4630. /*
  4631. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4632. * Current scope is bar received count
  4633. *
  4634. * @pdev_handle: DP_PDEV handle
  4635. *
  4636. * Return: void
  4637. */
  4638. #define STATS_PROC_TIMEOUT (HZ/1000)
  4639. static void
  4640. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4641. {
  4642. struct dp_vdev *vdev;
  4643. struct dp_peer *peer;
  4644. uint32_t waitcnt;
  4645. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4646. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4647. if (!peer) {
  4648. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4649. FL("DP Invalid Peer refernce"));
  4650. return;
  4651. }
  4652. if (peer->delete_in_progress) {
  4653. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4654. FL("DP Peer deletion in progress"));
  4655. continue;
  4656. }
  4657. qdf_atomic_inc(&peer->ref_cnt);
  4658. waitcnt = 0;
  4659. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4660. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4661. && waitcnt < 10) {
  4662. schedule_timeout_interruptible(
  4663. STATS_PROC_TIMEOUT);
  4664. waitcnt++;
  4665. }
  4666. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4667. dp_peer_unref_delete(peer);
  4668. }
  4669. }
  4670. }
  4671. /**
  4672. * dp_rx_bar_stats_cb(): BAR received stats callback
  4673. * @soc: SOC handle
  4674. * @cb_ctxt: Call back context
  4675. * @reo_status: Reo status
  4676. *
  4677. * return: void
  4678. */
  4679. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4680. union hal_reo_status *reo_status)
  4681. {
  4682. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4683. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4684. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4685. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4686. queue_status->header.status);
  4687. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4688. return;
  4689. }
  4690. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4691. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4692. }
  4693. /**
  4694. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4695. * @vdev: DP VDEV handle
  4696. *
  4697. * return: void
  4698. */
  4699. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4700. struct cdp_vdev_stats *vdev_stats)
  4701. {
  4702. struct dp_peer *peer = NULL;
  4703. struct dp_soc *soc = vdev->pdev->soc;
  4704. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4705. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4706. dp_update_vdev_stats(vdev_stats, peer);
  4707. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4708. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4709. &vdev->stats, (uint16_t) vdev->vdev_id,
  4710. UPDATE_VDEV_STATS);
  4711. }
  4712. /**
  4713. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4714. * @pdev: DP PDEV handle
  4715. *
  4716. * return: void
  4717. */
  4718. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4719. {
  4720. struct dp_vdev *vdev = NULL;
  4721. struct dp_soc *soc = pdev->soc;
  4722. struct cdp_vdev_stats *vdev_stats =
  4723. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4724. if (!vdev_stats) {
  4725. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4726. "DP alloc failure - unable to get alloc vdev stats");
  4727. return;
  4728. }
  4729. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4730. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4731. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4732. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4733. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4734. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4735. dp_update_pdev_stats(pdev, vdev_stats);
  4736. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4737. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4738. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4739. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4740. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4741. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4742. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4743. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4744. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4745. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4746. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4747. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4748. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4749. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4750. DP_STATS_AGGR(pdev, vdev,
  4751. tx_i.mcast_en.dropped_map_error);
  4752. DP_STATS_AGGR(pdev, vdev,
  4753. tx_i.mcast_en.dropped_self_mac);
  4754. DP_STATS_AGGR(pdev, vdev,
  4755. tx_i.mcast_en.dropped_send_fail);
  4756. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4757. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4758. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4759. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4760. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4761. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4762. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  4763. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4764. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4765. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4766. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4767. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4768. pdev->stats.tx_i.dropped.dma_error +
  4769. pdev->stats.tx_i.dropped.ring_full +
  4770. pdev->stats.tx_i.dropped.enqueue_fail +
  4771. pdev->stats.tx_i.dropped.desc_na.num +
  4772. pdev->stats.tx_i.dropped.res_full;
  4773. pdev->stats.tx.last_ack_rssi =
  4774. vdev->stats.tx.last_ack_rssi;
  4775. pdev->stats.tx_i.tso.num_seg =
  4776. vdev->stats.tx_i.tso.num_seg;
  4777. }
  4778. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4779. qdf_mem_free(vdev_stats);
  4780. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4781. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  4782. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4783. }
  4784. /**
  4785. * dp_vdev_getstats() - get vdev packet level stats
  4786. * @vdev_handle: Datapath VDEV handle
  4787. * @stats: cdp network device stats structure
  4788. *
  4789. * Return: void
  4790. */
  4791. static void dp_vdev_getstats(void *vdev_handle,
  4792. struct cdp_dev_stats *stats)
  4793. {
  4794. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4795. struct cdp_vdev_stats *vdev_stats =
  4796. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4797. if (!vdev_stats) {
  4798. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4799. "DP alloc failure - unable to get alloc vdev stats");
  4800. return;
  4801. }
  4802. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4803. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4804. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4805. stats->tx_errors = vdev_stats->tx.tx_failed +
  4806. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4807. stats->tx_dropped = stats->tx_errors;
  4808. stats->rx_packets = vdev_stats->rx.unicast.num +
  4809. vdev_stats->rx.multicast.num +
  4810. vdev_stats->rx.bcast.num;
  4811. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4812. vdev_stats->rx.multicast.bytes +
  4813. vdev_stats->rx.bcast.bytes;
  4814. }
  4815. /**
  4816. * dp_pdev_getstats() - get pdev packet level stats
  4817. * @pdev_handle: Datapath PDEV handle
  4818. * @stats: cdp network device stats structure
  4819. *
  4820. * Return: void
  4821. */
  4822. static void dp_pdev_getstats(void *pdev_handle,
  4823. struct cdp_dev_stats *stats)
  4824. {
  4825. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4826. dp_aggregate_pdev_stats(pdev);
  4827. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4828. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4829. stats->tx_errors = pdev->stats.tx.tx_failed +
  4830. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4831. stats->tx_dropped = stats->tx_errors;
  4832. stats->rx_packets = pdev->stats.rx.unicast.num +
  4833. pdev->stats.rx.multicast.num +
  4834. pdev->stats.rx.bcast.num;
  4835. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4836. pdev->stats.rx.multicast.bytes +
  4837. pdev->stats.rx.bcast.bytes;
  4838. }
  4839. /**
  4840. * dp_get_device_stats() - get interface level packet stats
  4841. * @handle: device handle
  4842. * @stats: cdp network device stats structure
  4843. * @type: device type pdev/vdev
  4844. *
  4845. * Return: void
  4846. */
  4847. static void dp_get_device_stats(void *handle,
  4848. struct cdp_dev_stats *stats, uint8_t type)
  4849. {
  4850. switch (type) {
  4851. case UPDATE_VDEV_STATS:
  4852. dp_vdev_getstats(handle, stats);
  4853. break;
  4854. case UPDATE_PDEV_STATS:
  4855. dp_pdev_getstats(handle, stats);
  4856. break;
  4857. default:
  4858. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4859. "apstats cannot be updated for this input "
  4860. "type %d", type);
  4861. break;
  4862. }
  4863. }
  4864. /**
  4865. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4866. * @pdev: DP_PDEV Handle
  4867. *
  4868. * Return:void
  4869. */
  4870. static inline void
  4871. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4872. {
  4873. uint8_t index = 0;
  4874. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4875. DP_PRINT_STATS("Received From Stack:");
  4876. DP_PRINT_STATS(" Packets = %d",
  4877. pdev->stats.tx_i.rcvd.num);
  4878. DP_PRINT_STATS(" Bytes = %llu",
  4879. pdev->stats.tx_i.rcvd.bytes);
  4880. DP_PRINT_STATS("Processed:");
  4881. DP_PRINT_STATS(" Packets = %d",
  4882. pdev->stats.tx_i.processed.num);
  4883. DP_PRINT_STATS(" Bytes = %llu",
  4884. pdev->stats.tx_i.processed.bytes);
  4885. DP_PRINT_STATS("Total Completions:");
  4886. DP_PRINT_STATS(" Packets = %u",
  4887. pdev->stats.tx.comp_pkt.num);
  4888. DP_PRINT_STATS(" Bytes = %llu",
  4889. pdev->stats.tx.comp_pkt.bytes);
  4890. DP_PRINT_STATS("Successful Completions:");
  4891. DP_PRINT_STATS(" Packets = %u",
  4892. pdev->stats.tx.tx_success.num);
  4893. DP_PRINT_STATS(" Bytes = %llu",
  4894. pdev->stats.tx.tx_success.bytes);
  4895. DP_PRINT_STATS("Dropped:");
  4896. DP_PRINT_STATS(" Total = %d",
  4897. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4898. DP_PRINT_STATS(" Dma_map_error = %d",
  4899. pdev->stats.tx_i.dropped.dma_error);
  4900. DP_PRINT_STATS(" Ring Full = %d",
  4901. pdev->stats.tx_i.dropped.ring_full);
  4902. DP_PRINT_STATS(" Descriptor Not available = %d",
  4903. pdev->stats.tx_i.dropped.desc_na.num);
  4904. DP_PRINT_STATS(" HW enqueue failed= %d",
  4905. pdev->stats.tx_i.dropped.enqueue_fail);
  4906. DP_PRINT_STATS(" Resources Full = %d",
  4907. pdev->stats.tx_i.dropped.res_full);
  4908. DP_PRINT_STATS(" FW removed = %d",
  4909. pdev->stats.tx.dropped.fw_rem);
  4910. DP_PRINT_STATS(" FW removed transmitted = %d",
  4911. pdev->stats.tx.dropped.fw_rem_tx);
  4912. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4913. pdev->stats.tx.dropped.fw_rem_notx);
  4914. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4915. pdev->stats.tx.dropped.fw_reason1);
  4916. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4917. pdev->stats.tx.dropped.fw_reason2);
  4918. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4919. pdev->stats.tx.dropped.fw_reason3);
  4920. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4921. pdev->stats.tx.dropped.age_out);
  4922. DP_PRINT_STATS(" headroom insufficient = %d",
  4923. pdev->stats.tx_i.dropped.headroom_insufficient);
  4924. DP_PRINT_STATS(" Multicast:");
  4925. DP_PRINT_STATS(" Packets: %u",
  4926. pdev->stats.tx.mcast.num);
  4927. DP_PRINT_STATS(" Bytes: %llu",
  4928. pdev->stats.tx.mcast.bytes);
  4929. DP_PRINT_STATS("Scatter Gather:");
  4930. DP_PRINT_STATS(" Packets = %d",
  4931. pdev->stats.tx_i.sg.sg_pkt.num);
  4932. DP_PRINT_STATS(" Bytes = %llu",
  4933. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4934. DP_PRINT_STATS(" Dropped By Host = %d",
  4935. pdev->stats.tx_i.sg.dropped_host.num);
  4936. DP_PRINT_STATS(" Dropped By Target = %d",
  4937. pdev->stats.tx_i.sg.dropped_target);
  4938. DP_PRINT_STATS("TSO:");
  4939. DP_PRINT_STATS(" Number of Segments = %d",
  4940. pdev->stats.tx_i.tso.num_seg);
  4941. DP_PRINT_STATS(" Packets = %d",
  4942. pdev->stats.tx_i.tso.tso_pkt.num);
  4943. DP_PRINT_STATS(" Bytes = %llu",
  4944. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4945. DP_PRINT_STATS(" Dropped By Host = %d",
  4946. pdev->stats.tx_i.tso.dropped_host.num);
  4947. DP_PRINT_STATS("Mcast Enhancement:");
  4948. DP_PRINT_STATS(" Packets = %d",
  4949. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4950. DP_PRINT_STATS(" Bytes = %llu",
  4951. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4952. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4953. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4954. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4955. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4956. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4957. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4958. DP_PRINT_STATS(" Unicast sent = %d",
  4959. pdev->stats.tx_i.mcast_en.ucast);
  4960. DP_PRINT_STATS("Raw:");
  4961. DP_PRINT_STATS(" Packets = %d",
  4962. pdev->stats.tx_i.raw.raw_pkt.num);
  4963. DP_PRINT_STATS(" Bytes = %llu",
  4964. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4965. DP_PRINT_STATS(" DMA map error = %d",
  4966. pdev->stats.tx_i.raw.dma_map_error);
  4967. DP_PRINT_STATS("Reinjected:");
  4968. DP_PRINT_STATS(" Packets = %d",
  4969. pdev->stats.tx_i.reinject_pkts.num);
  4970. DP_PRINT_STATS(" Bytes = %llu\n",
  4971. pdev->stats.tx_i.reinject_pkts.bytes);
  4972. DP_PRINT_STATS("Inspected:");
  4973. DP_PRINT_STATS(" Packets = %d",
  4974. pdev->stats.tx_i.inspect_pkts.num);
  4975. DP_PRINT_STATS(" Bytes = %llu",
  4976. pdev->stats.tx_i.inspect_pkts.bytes);
  4977. DP_PRINT_STATS("Nawds Multicast:");
  4978. DP_PRINT_STATS(" Packets = %d",
  4979. pdev->stats.tx_i.nawds_mcast.num);
  4980. DP_PRINT_STATS(" Bytes = %llu",
  4981. pdev->stats.tx_i.nawds_mcast.bytes);
  4982. DP_PRINT_STATS("CCE Classified:");
  4983. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4984. pdev->stats.tx_i.cce_classified);
  4985. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4986. pdev->stats.tx_i.cce_classified_raw);
  4987. DP_PRINT_STATS("Mesh stats:");
  4988. DP_PRINT_STATS(" frames to firmware: %u",
  4989. pdev->stats.tx_i.mesh.exception_fw);
  4990. DP_PRINT_STATS(" completions from fw: %u",
  4991. pdev->stats.tx_i.mesh.completion_fw);
  4992. DP_PRINT_STATS("PPDU stats counter");
  4993. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4994. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4995. pdev->stats.ppdu_stats_counter[index]);
  4996. }
  4997. }
  4998. /**
  4999. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5000. * @pdev: DP_PDEV Handle
  5001. *
  5002. * Return: void
  5003. */
  5004. static inline void
  5005. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5006. {
  5007. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5008. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5009. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5010. pdev->stats.rx.rcvd_reo[0].num,
  5011. pdev->stats.rx.rcvd_reo[1].num,
  5012. pdev->stats.rx.rcvd_reo[2].num,
  5013. pdev->stats.rx.rcvd_reo[3].num);
  5014. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5015. pdev->stats.rx.rcvd_reo[0].bytes,
  5016. pdev->stats.rx.rcvd_reo[1].bytes,
  5017. pdev->stats.rx.rcvd_reo[2].bytes,
  5018. pdev->stats.rx.rcvd_reo[3].bytes);
  5019. DP_PRINT_STATS("Replenished:");
  5020. DP_PRINT_STATS(" Packets = %d",
  5021. pdev->stats.replenish.pkts.num);
  5022. DP_PRINT_STATS(" Bytes = %llu",
  5023. pdev->stats.replenish.pkts.bytes);
  5024. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5025. pdev->stats.buf_freelist);
  5026. DP_PRINT_STATS(" Low threshold intr = %d",
  5027. pdev->stats.replenish.low_thresh_intrs);
  5028. DP_PRINT_STATS("Dropped:");
  5029. DP_PRINT_STATS(" msdu_not_done = %d",
  5030. pdev->stats.dropped.msdu_not_done);
  5031. DP_PRINT_STATS(" mon_rx_drop = %d",
  5032. pdev->stats.dropped.mon_rx_drop);
  5033. DP_PRINT_STATS("Sent To Stack:");
  5034. DP_PRINT_STATS(" Packets = %d",
  5035. pdev->stats.rx.to_stack.num);
  5036. DP_PRINT_STATS(" Bytes = %llu",
  5037. pdev->stats.rx.to_stack.bytes);
  5038. DP_PRINT_STATS("Multicast/Broadcast:");
  5039. DP_PRINT_STATS(" Packets = %d",
  5040. (pdev->stats.rx.multicast.num +
  5041. pdev->stats.rx.bcast.num));
  5042. DP_PRINT_STATS(" Bytes = %llu",
  5043. (pdev->stats.rx.multicast.bytes +
  5044. pdev->stats.rx.bcast.bytes));
  5045. DP_PRINT_STATS("Errors:");
  5046. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5047. pdev->stats.replenish.rxdma_err);
  5048. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5049. pdev->stats.err.desc_alloc_fail);
  5050. DP_PRINT_STATS(" IP checksum error = %d",
  5051. pdev->stats.err.ip_csum_err);
  5052. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5053. pdev->stats.err.tcp_udp_csum_err);
  5054. /* Get bar_recv_cnt */
  5055. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5056. DP_PRINT_STATS("BAR Received Count: = %d",
  5057. pdev->stats.rx.bar_recv_cnt);
  5058. }
  5059. /**
  5060. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5061. * @pdev: DP_PDEV Handle
  5062. *
  5063. * Return: void
  5064. */
  5065. static inline void
  5066. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5067. {
  5068. struct cdp_pdev_mon_stats *rx_mon_stats;
  5069. rx_mon_stats = &pdev->rx_mon_stats;
  5070. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5071. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5072. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5073. rx_mon_stats->status_ppdu_done);
  5074. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5075. rx_mon_stats->dest_ppdu_done);
  5076. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5077. rx_mon_stats->dest_mpdu_done);
  5078. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5079. rx_mon_stats->dest_mpdu_drop);
  5080. }
  5081. /**
  5082. * dp_print_soc_tx_stats(): Print SOC level stats
  5083. * @soc DP_SOC Handle
  5084. *
  5085. * Return: void
  5086. */
  5087. static inline void
  5088. dp_print_soc_tx_stats(struct dp_soc *soc)
  5089. {
  5090. uint8_t desc_pool_id;
  5091. soc->stats.tx.desc_in_use = 0;
  5092. DP_PRINT_STATS("SOC Tx Stats:\n");
  5093. for (desc_pool_id = 0;
  5094. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5095. desc_pool_id++)
  5096. soc->stats.tx.desc_in_use +=
  5097. soc->tx_desc[desc_pool_id].num_allocated;
  5098. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5099. soc->stats.tx.desc_in_use);
  5100. DP_PRINT_STATS("Invalid peer:");
  5101. DP_PRINT_STATS(" Packets = %d",
  5102. soc->stats.tx.tx_invalid_peer.num);
  5103. DP_PRINT_STATS(" Bytes = %llu",
  5104. soc->stats.tx.tx_invalid_peer.bytes);
  5105. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5106. soc->stats.tx.tcl_ring_full[0],
  5107. soc->stats.tx.tcl_ring_full[1],
  5108. soc->stats.tx.tcl_ring_full[2]);
  5109. }
  5110. /**
  5111. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5112. * @soc: DP_SOC Handle
  5113. *
  5114. * Return:void
  5115. */
  5116. static inline void
  5117. dp_print_soc_rx_stats(struct dp_soc *soc)
  5118. {
  5119. uint32_t i;
  5120. char reo_error[DP_REO_ERR_LENGTH];
  5121. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5122. uint8_t index = 0;
  5123. DP_PRINT_STATS("SOC Rx Stats:\n");
  5124. DP_PRINT_STATS("Fragmented packets: %u",
  5125. soc->stats.rx.rx_frags);
  5126. DP_PRINT_STATS("Reo reinjected packets: %u",
  5127. soc->stats.rx.reo_reinject);
  5128. DP_PRINT_STATS("Errors:\n");
  5129. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5130. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5131. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5132. DP_PRINT_STATS("Invalid RBM = %d",
  5133. soc->stats.rx.err.invalid_rbm);
  5134. DP_PRINT_STATS("Invalid Vdev = %d",
  5135. soc->stats.rx.err.invalid_vdev);
  5136. DP_PRINT_STATS("Invalid Pdev = %d",
  5137. soc->stats.rx.err.invalid_pdev);
  5138. DP_PRINT_STATS("Invalid Peer = %d",
  5139. soc->stats.rx.err.rx_invalid_peer.num);
  5140. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5141. soc->stats.rx.err.hal_ring_access_fail);
  5142. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5143. index += qdf_snprint(&rxdma_error[index],
  5144. DP_RXDMA_ERR_LENGTH - index,
  5145. " %d", soc->stats.rx.err.rxdma_error[i]);
  5146. }
  5147. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5148. rxdma_error);
  5149. index = 0;
  5150. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5151. index += qdf_snprint(&reo_error[index],
  5152. DP_REO_ERR_LENGTH - index,
  5153. " %d", soc->stats.rx.err.reo_error[i]);
  5154. }
  5155. DP_PRINT_STATS("REO Error(0-14):%s",
  5156. reo_error);
  5157. }
  5158. /**
  5159. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5160. * @soc: DP_SOC handle
  5161. * @srng: DP_SRNG handle
  5162. * @ring_name: SRNG name
  5163. *
  5164. * Return: void
  5165. */
  5166. static inline void
  5167. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5168. char *ring_name)
  5169. {
  5170. uint32_t tailp;
  5171. uint32_t headp;
  5172. if (srng->hal_srng != NULL) {
  5173. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5174. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  5175. ring_name, headp, tailp);
  5176. }
  5177. }
  5178. /**
  5179. * dp_print_ring_stats(): Print tail and head pointer
  5180. * @pdev: DP_PDEV handle
  5181. *
  5182. * Return:void
  5183. */
  5184. static inline void
  5185. dp_print_ring_stats(struct dp_pdev *pdev)
  5186. {
  5187. uint32_t i;
  5188. char ring_name[STR_MAXLEN + 1];
  5189. int mac_id;
  5190. dp_print_ring_stat_from_hal(pdev->soc,
  5191. &pdev->soc->reo_exception_ring,
  5192. "Reo Exception Ring");
  5193. dp_print_ring_stat_from_hal(pdev->soc,
  5194. &pdev->soc->reo_reinject_ring,
  5195. "Reo Inject Ring");
  5196. dp_print_ring_stat_from_hal(pdev->soc,
  5197. &pdev->soc->reo_cmd_ring,
  5198. "Reo Command Ring");
  5199. dp_print_ring_stat_from_hal(pdev->soc,
  5200. &pdev->soc->reo_status_ring,
  5201. "Reo Status Ring");
  5202. dp_print_ring_stat_from_hal(pdev->soc,
  5203. &pdev->soc->rx_rel_ring,
  5204. "Rx Release ring");
  5205. dp_print_ring_stat_from_hal(pdev->soc,
  5206. &pdev->soc->tcl_cmd_ring,
  5207. "Tcl command Ring");
  5208. dp_print_ring_stat_from_hal(pdev->soc,
  5209. &pdev->soc->tcl_status_ring,
  5210. "Tcl Status Ring");
  5211. dp_print_ring_stat_from_hal(pdev->soc,
  5212. &pdev->soc->wbm_desc_rel_ring,
  5213. "Wbm Desc Rel Ring");
  5214. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  5215. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  5216. dp_print_ring_stat_from_hal(pdev->soc,
  5217. &pdev->soc->reo_dest_ring[i],
  5218. ring_name);
  5219. }
  5220. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  5221. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  5222. dp_print_ring_stat_from_hal(pdev->soc,
  5223. &pdev->soc->tcl_data_ring[i],
  5224. ring_name);
  5225. }
  5226. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5227. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  5228. dp_print_ring_stat_from_hal(pdev->soc,
  5229. &pdev->soc->tx_comp_ring[i],
  5230. ring_name);
  5231. }
  5232. dp_print_ring_stat_from_hal(pdev->soc,
  5233. &pdev->rx_refill_buf_ring,
  5234. "Rx Refill Buf Ring");
  5235. dp_print_ring_stat_from_hal(pdev->soc,
  5236. &pdev->rx_refill_buf_ring2,
  5237. "Second Rx Refill Buf Ring");
  5238. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5239. dp_print_ring_stat_from_hal(pdev->soc,
  5240. &pdev->rxdma_mon_buf_ring[mac_id],
  5241. "Rxdma Mon Buf Ring");
  5242. dp_print_ring_stat_from_hal(pdev->soc,
  5243. &pdev->rxdma_mon_dst_ring[mac_id],
  5244. "Rxdma Mon Dst Ring");
  5245. dp_print_ring_stat_from_hal(pdev->soc,
  5246. &pdev->rxdma_mon_status_ring[mac_id],
  5247. "Rxdma Mon Status Ring");
  5248. dp_print_ring_stat_from_hal(pdev->soc,
  5249. &pdev->rxdma_mon_desc_ring[mac_id],
  5250. "Rxdma mon desc Ring");
  5251. }
  5252. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  5253. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  5254. dp_print_ring_stat_from_hal(pdev->soc,
  5255. &pdev->rxdma_err_dst_ring[i],
  5256. ring_name);
  5257. }
  5258. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  5259. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  5260. dp_print_ring_stat_from_hal(pdev->soc,
  5261. &pdev->rx_mac_buf_ring[i],
  5262. ring_name);
  5263. }
  5264. }
  5265. /**
  5266. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5267. * @vdev: DP_VDEV handle
  5268. *
  5269. * Return:void
  5270. */
  5271. static inline void
  5272. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5273. {
  5274. struct dp_peer *peer = NULL;
  5275. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  5276. DP_STATS_CLR(vdev->pdev);
  5277. DP_STATS_CLR(vdev->pdev->soc);
  5278. DP_STATS_CLR(vdev);
  5279. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5280. if (!peer)
  5281. return;
  5282. DP_STATS_CLR(peer);
  5283. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  5284. soc->cdp_soc.ol_ops->update_dp_stats(
  5285. vdev->pdev->ctrl_pdev,
  5286. &peer->stats,
  5287. peer->peer_ids[0],
  5288. UPDATE_PEER_STATS);
  5289. }
  5290. }
  5291. if (soc->cdp_soc.ol_ops->update_dp_stats)
  5292. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  5293. &vdev->stats, (uint16_t)vdev->vdev_id,
  5294. UPDATE_VDEV_STATS);
  5295. }
  5296. /**
  5297. * dp_print_common_rates_info(): Print common rate for tx or rx
  5298. * @pkt_type_array: rate type array contains rate info
  5299. *
  5300. * Return:void
  5301. */
  5302. static inline void
  5303. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5304. {
  5305. uint8_t mcs, pkt_type;
  5306. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5307. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5308. if (!dp_rate_string[pkt_type][mcs].valid)
  5309. continue;
  5310. DP_PRINT_STATS(" %s = %d",
  5311. dp_rate_string[pkt_type][mcs].mcs_type,
  5312. pkt_type_array[pkt_type].mcs_count[mcs]);
  5313. }
  5314. DP_PRINT_STATS("\n");
  5315. }
  5316. }
  5317. /**
  5318. * dp_print_rx_rates(): Print Rx rate stats
  5319. * @vdev: DP_VDEV handle
  5320. *
  5321. * Return:void
  5322. */
  5323. static inline void
  5324. dp_print_rx_rates(struct dp_vdev *vdev)
  5325. {
  5326. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5327. uint8_t i;
  5328. uint8_t index = 0;
  5329. char nss[DP_NSS_LENGTH];
  5330. DP_PRINT_STATS("Rx Rate Info:\n");
  5331. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5332. index = 0;
  5333. for (i = 0; i < SS_COUNT; i++) {
  5334. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5335. " %d", pdev->stats.rx.nss[i]);
  5336. }
  5337. DP_PRINT_STATS("NSS(1-8) = %s",
  5338. nss);
  5339. DP_PRINT_STATS("SGI ="
  5340. " 0.8us %d,"
  5341. " 0.4us %d,"
  5342. " 1.6us %d,"
  5343. " 3.2us %d,",
  5344. pdev->stats.rx.sgi_count[0],
  5345. pdev->stats.rx.sgi_count[1],
  5346. pdev->stats.rx.sgi_count[2],
  5347. pdev->stats.rx.sgi_count[3]);
  5348. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5349. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5350. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5351. DP_PRINT_STATS("Reception Type ="
  5352. " SU: %d,"
  5353. " MU_MIMO:%d,"
  5354. " MU_OFDMA:%d,"
  5355. " MU_OFDMA_MIMO:%d\n",
  5356. pdev->stats.rx.reception_type[0],
  5357. pdev->stats.rx.reception_type[1],
  5358. pdev->stats.rx.reception_type[2],
  5359. pdev->stats.rx.reception_type[3]);
  5360. DP_PRINT_STATS("Aggregation:\n");
  5361. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5362. pdev->stats.rx.ampdu_cnt);
  5363. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5364. pdev->stats.rx.non_ampdu_cnt);
  5365. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5366. pdev->stats.rx.amsdu_cnt);
  5367. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5368. pdev->stats.rx.non_amsdu_cnt);
  5369. }
  5370. /**
  5371. * dp_print_tx_rates(): Print tx rates
  5372. * @vdev: DP_VDEV handle
  5373. *
  5374. * Return:void
  5375. */
  5376. static inline void
  5377. dp_print_tx_rates(struct dp_vdev *vdev)
  5378. {
  5379. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5380. uint8_t index;
  5381. char nss[DP_NSS_LENGTH];
  5382. int nss_index;
  5383. DP_PRINT_STATS("Tx Rate Info:\n");
  5384. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5385. DP_PRINT_STATS("SGI ="
  5386. " 0.8us %d"
  5387. " 0.4us %d"
  5388. " 1.6us %d"
  5389. " 3.2us %d",
  5390. pdev->stats.tx.sgi_count[0],
  5391. pdev->stats.tx.sgi_count[1],
  5392. pdev->stats.tx.sgi_count[2],
  5393. pdev->stats.tx.sgi_count[3]);
  5394. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5395. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5396. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5397. index = 0;
  5398. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5399. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5400. " %d", pdev->stats.tx.nss[nss_index]);
  5401. }
  5402. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5403. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5404. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5405. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5406. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5407. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5408. DP_PRINT_STATS("Aggregation:\n");
  5409. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5410. pdev->stats.tx.amsdu_cnt);
  5411. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5412. pdev->stats.tx.non_amsdu_cnt);
  5413. }
  5414. /**
  5415. * dp_print_peer_stats():print peer stats
  5416. * @peer: DP_PEER handle
  5417. *
  5418. * return void
  5419. */
  5420. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5421. {
  5422. uint8_t i;
  5423. uint32_t index;
  5424. char nss[DP_NSS_LENGTH];
  5425. DP_PRINT_STATS("Node Tx Stats:\n");
  5426. DP_PRINT_STATS("Total Packet Completions = %d",
  5427. peer->stats.tx.comp_pkt.num);
  5428. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5429. peer->stats.tx.comp_pkt.bytes);
  5430. DP_PRINT_STATS("Success Packets = %d",
  5431. peer->stats.tx.tx_success.num);
  5432. DP_PRINT_STATS("Success Bytes = %llu",
  5433. peer->stats.tx.tx_success.bytes);
  5434. DP_PRINT_STATS("Unicast Success Packets = %d",
  5435. peer->stats.tx.ucast.num);
  5436. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5437. peer->stats.tx.ucast.bytes);
  5438. DP_PRINT_STATS("Multicast Success Packets = %d",
  5439. peer->stats.tx.mcast.num);
  5440. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5441. peer->stats.tx.mcast.bytes);
  5442. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5443. peer->stats.tx.bcast.num);
  5444. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5445. peer->stats.tx.bcast.bytes);
  5446. DP_PRINT_STATS("Packets Failed = %d",
  5447. peer->stats.tx.tx_failed);
  5448. DP_PRINT_STATS("Packets In OFDMA = %d",
  5449. peer->stats.tx.ofdma);
  5450. DP_PRINT_STATS("Packets In STBC = %d",
  5451. peer->stats.tx.stbc);
  5452. DP_PRINT_STATS("Packets In LDPC = %d",
  5453. peer->stats.tx.ldpc);
  5454. DP_PRINT_STATS("Packet Retries = %d",
  5455. peer->stats.tx.retries);
  5456. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5457. peer->stats.tx.amsdu_cnt);
  5458. DP_PRINT_STATS("Last Packet RSSI = %d",
  5459. peer->stats.tx.last_ack_rssi);
  5460. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  5461. peer->stats.tx.dropped.fw_rem);
  5462. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5463. peer->stats.tx.dropped.fw_rem_tx);
  5464. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5465. peer->stats.tx.dropped.fw_rem_notx);
  5466. DP_PRINT_STATS("Dropped : Age Out = %d",
  5467. peer->stats.tx.dropped.age_out);
  5468. DP_PRINT_STATS("NAWDS : ");
  5469. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5470. peer->stats.tx.nawds_mcast_drop);
  5471. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5472. peer->stats.tx.nawds_mcast.num);
  5473. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5474. peer->stats.tx.nawds_mcast.bytes);
  5475. DP_PRINT_STATS("Rate Info:");
  5476. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5477. DP_PRINT_STATS("SGI = "
  5478. " 0.8us %d"
  5479. " 0.4us %d"
  5480. " 1.6us %d"
  5481. " 3.2us %d",
  5482. peer->stats.tx.sgi_count[0],
  5483. peer->stats.tx.sgi_count[1],
  5484. peer->stats.tx.sgi_count[2],
  5485. peer->stats.tx.sgi_count[3]);
  5486. DP_PRINT_STATS("Excess Retries per AC ");
  5487. DP_PRINT_STATS(" Best effort = %d",
  5488. peer->stats.tx.excess_retries_per_ac[0]);
  5489. DP_PRINT_STATS(" Background= %d",
  5490. peer->stats.tx.excess_retries_per_ac[1]);
  5491. DP_PRINT_STATS(" Video = %d",
  5492. peer->stats.tx.excess_retries_per_ac[2]);
  5493. DP_PRINT_STATS(" Voice = %d",
  5494. peer->stats.tx.excess_retries_per_ac[3]);
  5495. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5496. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5497. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5498. index = 0;
  5499. for (i = 0; i < SS_COUNT; i++) {
  5500. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5501. " %d", peer->stats.tx.nss[i]);
  5502. }
  5503. DP_PRINT_STATS("NSS(1-8) = %s",
  5504. nss);
  5505. DP_PRINT_STATS("Aggregation:");
  5506. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5507. peer->stats.tx.amsdu_cnt);
  5508. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5509. peer->stats.tx.non_amsdu_cnt);
  5510. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5511. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5512. peer->stats.tx.tx_byte_rate);
  5513. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5514. peer->stats.tx.tx_data_rate);
  5515. DP_PRINT_STATS("Node Rx Stats:");
  5516. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5517. peer->stats.rx.to_stack.num);
  5518. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5519. peer->stats.rx.to_stack.bytes);
  5520. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5521. DP_PRINT_STATS("Ring Id = %d", i);
  5522. DP_PRINT_STATS(" Packets Received = %d",
  5523. peer->stats.rx.rcvd_reo[i].num);
  5524. DP_PRINT_STATS(" Bytes Received = %llu",
  5525. peer->stats.rx.rcvd_reo[i].bytes);
  5526. }
  5527. DP_PRINT_STATS("Multicast Packets Received = %d",
  5528. peer->stats.rx.multicast.num);
  5529. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5530. peer->stats.rx.multicast.bytes);
  5531. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5532. peer->stats.rx.bcast.num);
  5533. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5534. peer->stats.rx.bcast.bytes);
  5535. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5536. peer->stats.rx.intra_bss.pkts.num);
  5537. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5538. peer->stats.rx.intra_bss.pkts.bytes);
  5539. DP_PRINT_STATS("Raw Packets Received = %d",
  5540. peer->stats.rx.raw.num);
  5541. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5542. peer->stats.rx.raw.bytes);
  5543. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5544. peer->stats.rx.err.mic_err);
  5545. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5546. peer->stats.rx.err.decrypt_err);
  5547. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5548. peer->stats.rx.non_ampdu_cnt);
  5549. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5550. peer->stats.rx.ampdu_cnt);
  5551. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5552. peer->stats.rx.non_amsdu_cnt);
  5553. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5554. peer->stats.rx.amsdu_cnt);
  5555. DP_PRINT_STATS("NAWDS : ");
  5556. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5557. peer->stats.rx.nawds_mcast_drop);
  5558. DP_PRINT_STATS("SGI ="
  5559. " 0.8us %d"
  5560. " 0.4us %d"
  5561. " 1.6us %d"
  5562. " 3.2us %d",
  5563. peer->stats.rx.sgi_count[0],
  5564. peer->stats.rx.sgi_count[1],
  5565. peer->stats.rx.sgi_count[2],
  5566. peer->stats.rx.sgi_count[3]);
  5567. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5568. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5569. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5570. DP_PRINT_STATS("Reception Type ="
  5571. " SU %d,"
  5572. " MU_MIMO %d,"
  5573. " MU_OFDMA %d,"
  5574. " MU_OFDMA_MIMO %d",
  5575. peer->stats.rx.reception_type[0],
  5576. peer->stats.rx.reception_type[1],
  5577. peer->stats.rx.reception_type[2],
  5578. peer->stats.rx.reception_type[3]);
  5579. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5580. index = 0;
  5581. for (i = 0; i < SS_COUNT; i++) {
  5582. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5583. " %d", peer->stats.rx.nss[i]);
  5584. }
  5585. DP_PRINT_STATS("NSS(1-8) = %s",
  5586. nss);
  5587. DP_PRINT_STATS("Aggregation:");
  5588. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5589. peer->stats.rx.ampdu_cnt);
  5590. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5591. peer->stats.rx.non_ampdu_cnt);
  5592. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5593. peer->stats.rx.amsdu_cnt);
  5594. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5595. peer->stats.rx.non_amsdu_cnt);
  5596. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5597. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5598. peer->stats.rx.rx_byte_rate);
  5599. DP_PRINT_STATS(" Data received in last sec: %d",
  5600. peer->stats.rx.rx_data_rate);
  5601. }
  5602. /*
  5603. * dp_get_host_peer_stats()- function to print peer stats
  5604. * @pdev_handle: DP_PDEV handle
  5605. * @mac_addr: mac address of the peer
  5606. *
  5607. * Return: void
  5608. */
  5609. static void
  5610. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5611. {
  5612. struct dp_peer *peer;
  5613. uint8_t local_id;
  5614. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5615. &local_id);
  5616. if (!peer) {
  5617. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5618. "%s: Invalid peer\n", __func__);
  5619. return;
  5620. }
  5621. dp_print_peer_stats(peer);
  5622. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5623. }
  5624. /**
  5625. * dp_print_host_stats()- Function to print the stats aggregated at host
  5626. * @vdev_handle: DP_VDEV handle
  5627. * @type: host stats type
  5628. *
  5629. * Available Stat types
  5630. * TXRX_CLEAR_STATS : Clear the stats
  5631. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5632. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5633. * TXRX_TX_HOST_STATS: Print Tx Stats
  5634. * TXRX_RX_HOST_STATS: Print Rx Stats
  5635. * TXRX_AST_STATS: Print AST Stats
  5636. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5637. *
  5638. * Return: 0 on success, print error message in case of failure
  5639. */
  5640. static int
  5641. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5642. struct cdp_txrx_stats_req *req)
  5643. {
  5644. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5645. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5646. enum cdp_host_txrx_stats type =
  5647. dp_stats_mapping_table[req->stats][STATS_HOST];
  5648. dp_aggregate_pdev_stats(pdev);
  5649. switch (type) {
  5650. case TXRX_CLEAR_STATS:
  5651. dp_txrx_host_stats_clr(vdev);
  5652. break;
  5653. case TXRX_RX_RATE_STATS:
  5654. dp_print_rx_rates(vdev);
  5655. break;
  5656. case TXRX_TX_RATE_STATS:
  5657. dp_print_tx_rates(vdev);
  5658. break;
  5659. case TXRX_TX_HOST_STATS:
  5660. dp_print_pdev_tx_stats(pdev);
  5661. dp_print_soc_tx_stats(pdev->soc);
  5662. break;
  5663. case TXRX_RX_HOST_STATS:
  5664. dp_print_pdev_rx_stats(pdev);
  5665. dp_print_soc_rx_stats(pdev->soc);
  5666. break;
  5667. case TXRX_AST_STATS:
  5668. dp_print_ast_stats(pdev->soc);
  5669. dp_print_peer_table(vdev);
  5670. break;
  5671. case TXRX_SRNG_PTR_STATS:
  5672. dp_print_ring_stats(pdev);
  5673. break;
  5674. case TXRX_RX_MON_STATS:
  5675. dp_print_pdev_rx_mon_stats(pdev);
  5676. break;
  5677. case TXRX_REO_QUEUE_STATS:
  5678. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  5679. break;
  5680. default:
  5681. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5682. break;
  5683. }
  5684. return 0;
  5685. }
  5686. /*
  5687. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5688. * @pdev: DP_PDEV handle
  5689. *
  5690. * Return: void
  5691. */
  5692. static void
  5693. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5694. {
  5695. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5696. int mac_id;
  5697. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5698. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5699. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5700. pdev->pdev_id);
  5701. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5702. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5703. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5704. }
  5705. }
  5706. /*
  5707. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5708. * @pdev: DP_PDEV handle
  5709. *
  5710. * Return: void
  5711. */
  5712. static void
  5713. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5714. {
  5715. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5716. int mac_id;
  5717. htt_tlv_filter.mpdu_start = 1;
  5718. htt_tlv_filter.msdu_start = 0;
  5719. htt_tlv_filter.packet = 0;
  5720. htt_tlv_filter.msdu_end = 0;
  5721. htt_tlv_filter.mpdu_end = 0;
  5722. htt_tlv_filter.attention = 0;
  5723. htt_tlv_filter.ppdu_start = 1;
  5724. htt_tlv_filter.ppdu_end = 1;
  5725. htt_tlv_filter.ppdu_end_user_stats = 1;
  5726. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5727. htt_tlv_filter.ppdu_end_status_done = 1;
  5728. htt_tlv_filter.enable_fp = 1;
  5729. htt_tlv_filter.enable_md = 0;
  5730. if (pdev->neighbour_peers_added &&
  5731. pdev->soc->hw_nac_monitor_support) {
  5732. htt_tlv_filter.enable_md = 1;
  5733. htt_tlv_filter.packet_header = 1;
  5734. }
  5735. if (pdev->mcopy_mode) {
  5736. htt_tlv_filter.packet_header = 1;
  5737. htt_tlv_filter.enable_mo = 1;
  5738. }
  5739. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5740. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5741. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5742. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5743. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5744. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5745. if (pdev->neighbour_peers_added &&
  5746. pdev->soc->hw_nac_monitor_support)
  5747. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  5748. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5749. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5750. pdev->pdev_id);
  5751. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5752. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5753. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5754. }
  5755. }
  5756. /*
  5757. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  5758. * modes are enabled or not.
  5759. * @dp_pdev: dp pdev handle.
  5760. *
  5761. * Return: bool
  5762. */
  5763. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  5764. {
  5765. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  5766. !pdev->mcopy_mode)
  5767. return true;
  5768. else
  5769. return false;
  5770. }
  5771. /*
  5772. *dp_set_bpr_enable() - API to enable/disable bpr feature
  5773. *@pdev_handle: DP_PDEV handle.
  5774. *@val: Provided value.
  5775. *
  5776. *Return: void
  5777. */
  5778. static void
  5779. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  5780. {
  5781. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5782. switch (val) {
  5783. case CDP_BPR_DISABLE:
  5784. pdev->bpr_enable = CDP_BPR_DISABLE;
  5785. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5786. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  5787. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5788. } else if (pdev->enhanced_stats_en &&
  5789. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5790. !pdev->pktlog_ppdu_stats) {
  5791. dp_h2t_cfg_stats_msg_send(pdev,
  5792. DP_PPDU_STATS_CFG_ENH_STATS,
  5793. pdev->pdev_id);
  5794. }
  5795. break;
  5796. case CDP_BPR_ENABLE:
  5797. pdev->bpr_enable = CDP_BPR_ENABLE;
  5798. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  5799. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  5800. dp_h2t_cfg_stats_msg_send(pdev,
  5801. DP_PPDU_STATS_CFG_BPR,
  5802. pdev->pdev_id);
  5803. } else if (pdev->enhanced_stats_en &&
  5804. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5805. !pdev->pktlog_ppdu_stats) {
  5806. dp_h2t_cfg_stats_msg_send(pdev,
  5807. DP_PPDU_STATS_CFG_BPR_ENH,
  5808. pdev->pdev_id);
  5809. } else if (pdev->pktlog_ppdu_stats) {
  5810. dp_h2t_cfg_stats_msg_send(pdev,
  5811. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  5812. pdev->pdev_id);
  5813. }
  5814. break;
  5815. default:
  5816. break;
  5817. }
  5818. }
  5819. /*
  5820. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5821. * @pdev_handle: DP_PDEV handle
  5822. * @val: user provided value
  5823. *
  5824. * Return: void
  5825. */
  5826. static void
  5827. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5828. {
  5829. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5830. switch (val) {
  5831. case 0:
  5832. pdev->tx_sniffer_enable = 0;
  5833. pdev->mcopy_mode = 0;
  5834. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5835. !pdev->bpr_enable) {
  5836. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5837. dp_ppdu_ring_reset(pdev);
  5838. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  5839. dp_h2t_cfg_stats_msg_send(pdev,
  5840. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5841. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  5842. dp_h2t_cfg_stats_msg_send(pdev,
  5843. DP_PPDU_STATS_CFG_BPR_ENH,
  5844. pdev->pdev_id);
  5845. } else {
  5846. dp_h2t_cfg_stats_msg_send(pdev,
  5847. DP_PPDU_STATS_CFG_BPR,
  5848. pdev->pdev_id);
  5849. }
  5850. break;
  5851. case 1:
  5852. pdev->tx_sniffer_enable = 1;
  5853. pdev->mcopy_mode = 0;
  5854. if (!pdev->pktlog_ppdu_stats)
  5855. dp_h2t_cfg_stats_msg_send(pdev,
  5856. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5857. break;
  5858. case 2:
  5859. pdev->mcopy_mode = 1;
  5860. pdev->tx_sniffer_enable = 0;
  5861. dp_ppdu_ring_cfg(pdev);
  5862. if (!pdev->pktlog_ppdu_stats)
  5863. dp_h2t_cfg_stats_msg_send(pdev,
  5864. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5865. break;
  5866. default:
  5867. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5868. "Invalid value");
  5869. break;
  5870. }
  5871. }
  5872. /*
  5873. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5874. * @pdev_handle: DP_PDEV handle
  5875. *
  5876. * Return: void
  5877. */
  5878. static void
  5879. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5880. {
  5881. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5882. if (pdev->enhanced_stats_en == 0)
  5883. dp_cal_client_timer_start(pdev->cal_client_ctx);
  5884. pdev->enhanced_stats_en = 1;
  5885. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  5886. !pdev->monitor_vdev)
  5887. dp_ppdu_ring_cfg(pdev);
  5888. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5889. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5890. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5891. dp_h2t_cfg_stats_msg_send(pdev,
  5892. DP_PPDU_STATS_CFG_BPR_ENH,
  5893. pdev->pdev_id);
  5894. }
  5895. }
  5896. /*
  5897. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5898. * @pdev_handle: DP_PDEV handle
  5899. *
  5900. * Return: void
  5901. */
  5902. static void
  5903. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5904. {
  5905. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5906. if (pdev->enhanced_stats_en == 1)
  5907. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  5908. pdev->enhanced_stats_en = 0;
  5909. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5910. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5911. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5912. dp_h2t_cfg_stats_msg_send(pdev,
  5913. DP_PPDU_STATS_CFG_BPR,
  5914. pdev->pdev_id);
  5915. }
  5916. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  5917. !pdev->monitor_vdev)
  5918. dp_ppdu_ring_reset(pdev);
  5919. }
  5920. /*
  5921. * dp_get_fw_peer_stats()- function to print peer stats
  5922. * @pdev_handle: DP_PDEV handle
  5923. * @mac_addr: mac address of the peer
  5924. * @cap: Type of htt stats requested
  5925. *
  5926. * Currently Supporting only MAC ID based requests Only
  5927. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5928. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5929. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5930. *
  5931. * Return: void
  5932. */
  5933. static void
  5934. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5935. uint32_t cap)
  5936. {
  5937. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5938. int i;
  5939. uint32_t config_param0 = 0;
  5940. uint32_t config_param1 = 0;
  5941. uint32_t config_param2 = 0;
  5942. uint32_t config_param3 = 0;
  5943. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5944. config_param0 |= (1 << (cap + 1));
  5945. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5946. config_param1 |= (1 << i);
  5947. }
  5948. config_param2 |= (mac_addr[0] & 0x000000ff);
  5949. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5950. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5951. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5952. config_param3 |= (mac_addr[4] & 0x000000ff);
  5953. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5954. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5955. config_param0, config_param1, config_param2,
  5956. config_param3, 0, 0, 0);
  5957. }
  5958. /* This struct definition will be removed from here
  5959. * once it get added in FW headers*/
  5960. struct httstats_cmd_req {
  5961. uint32_t config_param0;
  5962. uint32_t config_param1;
  5963. uint32_t config_param2;
  5964. uint32_t config_param3;
  5965. int cookie;
  5966. u_int8_t stats_id;
  5967. };
  5968. /*
  5969. * dp_get_htt_stats: function to process the httstas request
  5970. * @pdev_handle: DP pdev handle
  5971. * @data: pointer to request data
  5972. * @data_len: length for request data
  5973. *
  5974. * return: void
  5975. */
  5976. static void
  5977. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5978. {
  5979. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5980. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5981. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5982. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5983. req->config_param0, req->config_param1,
  5984. req->config_param2, req->config_param3,
  5985. req->cookie, 0, 0);
  5986. }
  5987. /*
  5988. * dp_set_pdev_param: function to set parameters in pdev
  5989. * @pdev_handle: DP pdev handle
  5990. * @param: parameter type to be set
  5991. * @val: value of parameter to be set
  5992. *
  5993. * return: void
  5994. */
  5995. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5996. enum cdp_pdev_param_type param, uint8_t val)
  5997. {
  5998. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5999. switch (param) {
  6000. case CDP_CONFIG_DEBUG_SNIFFER:
  6001. dp_config_debug_sniffer(pdev_handle, val);
  6002. break;
  6003. case CDP_CONFIG_BPR_ENABLE:
  6004. dp_set_bpr_enable(pdev_handle, val);
  6005. break;
  6006. case CDP_CONFIG_PRIMARY_RADIO:
  6007. pdev->is_primary = val;
  6008. break;
  6009. default:
  6010. break;
  6011. }
  6012. }
  6013. /*
  6014. * dp_set_vdev_param: function to set parameters in vdev
  6015. * @param: parameter type to be set
  6016. * @val: value of parameter to be set
  6017. *
  6018. * return: void
  6019. */
  6020. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6021. enum cdp_vdev_param_type param, uint32_t val)
  6022. {
  6023. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6024. switch (param) {
  6025. case CDP_ENABLE_WDS:
  6026. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6027. "wds_enable %d for vdev(%p) id(%d)\n",
  6028. val, vdev, vdev->vdev_id);
  6029. vdev->wds_enabled = val;
  6030. break;
  6031. case CDP_ENABLE_NAWDS:
  6032. vdev->nawds_enabled = val;
  6033. break;
  6034. case CDP_ENABLE_MCAST_EN:
  6035. vdev->mcast_enhancement_en = val;
  6036. break;
  6037. case CDP_ENABLE_PROXYSTA:
  6038. vdev->proxysta_vdev = val;
  6039. break;
  6040. case CDP_UPDATE_TDLS_FLAGS:
  6041. vdev->tdls_link_connected = val;
  6042. break;
  6043. case CDP_CFG_WDS_AGING_TIMER:
  6044. if (val == 0)
  6045. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  6046. else if (val != vdev->wds_aging_timer_val)
  6047. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  6048. vdev->wds_aging_timer_val = val;
  6049. break;
  6050. case CDP_ENABLE_AP_BRIDGE:
  6051. if (wlan_op_mode_sta != vdev->opmode)
  6052. vdev->ap_bridge_enabled = val;
  6053. else
  6054. vdev->ap_bridge_enabled = false;
  6055. break;
  6056. case CDP_ENABLE_CIPHER:
  6057. vdev->sec_type = val;
  6058. break;
  6059. case CDP_ENABLE_QWRAP_ISOLATION:
  6060. vdev->isolation_vdev = val;
  6061. break;
  6062. default:
  6063. break;
  6064. }
  6065. dp_tx_vdev_update_search_flags(vdev);
  6066. }
  6067. /**
  6068. * dp_peer_set_nawds: set nawds bit in peer
  6069. * @peer_handle: pointer to peer
  6070. * @value: enable/disable nawds
  6071. *
  6072. * return: void
  6073. */
  6074. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6075. {
  6076. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6077. peer->nawds_enabled = value;
  6078. }
  6079. /*
  6080. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6081. * @vdev_handle: DP_VDEV handle
  6082. * @map_id:ID of map that needs to be updated
  6083. *
  6084. * Return: void
  6085. */
  6086. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6087. uint8_t map_id)
  6088. {
  6089. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6090. vdev->dscp_tid_map_id = map_id;
  6091. return;
  6092. }
  6093. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6094. * @peer_handle: DP_PEER handle
  6095. *
  6096. * return : cdp_peer_stats pointer
  6097. */
  6098. static struct cdp_peer_stats*
  6099. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6100. {
  6101. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6102. qdf_assert(peer);
  6103. return &peer->stats;
  6104. }
  6105. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6106. * @peer_handle: DP_PEER handle
  6107. *
  6108. * return : void
  6109. */
  6110. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6111. {
  6112. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6113. qdf_assert(peer);
  6114. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6115. }
  6116. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6117. * @vdev_handle: DP_VDEV handle
  6118. * @buf: buffer for vdev stats
  6119. *
  6120. * return : int
  6121. */
  6122. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6123. bool is_aggregate)
  6124. {
  6125. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6126. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6127. if (is_aggregate)
  6128. dp_aggregate_vdev_stats(vdev, buf);
  6129. else
  6130. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6131. return 0;
  6132. }
  6133. /*
  6134. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6135. * @pdev_handle: DP_PDEV handle
  6136. * @buf: to hold pdev_stats
  6137. *
  6138. * Return: int
  6139. */
  6140. static int
  6141. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6142. {
  6143. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6144. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6145. struct cdp_txrx_stats_req req = {0,};
  6146. dp_aggregate_pdev_stats(pdev);
  6147. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  6148. req.cookie_val = 1;
  6149. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6150. req.param1, req.param2, req.param3, 0,
  6151. req.cookie_val, 0);
  6152. msleep(DP_MAX_SLEEP_TIME);
  6153. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  6154. req.cookie_val = 1;
  6155. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6156. req.param1, req.param2, req.param3, 0,
  6157. req.cookie_val, 0);
  6158. msleep(DP_MAX_SLEEP_TIME);
  6159. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6160. return TXRX_STATS_LEVEL;
  6161. }
  6162. /**
  6163. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6164. * @pdev: DP_PDEV handle
  6165. * @map_id: ID of map that needs to be updated
  6166. * @tos: index value in map
  6167. * @tid: tid value passed by the user
  6168. *
  6169. * Return: void
  6170. */
  6171. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6172. uint8_t map_id, uint8_t tos, uint8_t tid)
  6173. {
  6174. uint8_t dscp;
  6175. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6176. struct dp_soc *soc = pdev->soc;
  6177. if (!soc)
  6178. return;
  6179. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6180. pdev->dscp_tid_map[map_id][dscp] = tid;
  6181. if (map_id < soc->num_hw_dscp_tid_map)
  6182. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6183. map_id, dscp);
  6184. return;
  6185. }
  6186. /**
  6187. * dp_fw_stats_process(): Process TxRX FW stats request
  6188. * @vdev_handle: DP VDEV handle
  6189. * @req: stats request
  6190. *
  6191. * return: int
  6192. */
  6193. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6194. struct cdp_txrx_stats_req *req)
  6195. {
  6196. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6197. struct dp_pdev *pdev = NULL;
  6198. uint32_t stats = req->stats;
  6199. uint8_t mac_id = req->mac_id;
  6200. if (!vdev) {
  6201. DP_TRACE(NONE, "VDEV not found");
  6202. return 1;
  6203. }
  6204. pdev = vdev->pdev;
  6205. /*
  6206. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6207. * from param0 to param3 according to below rule:
  6208. *
  6209. * PARAM:
  6210. * - config_param0 : start_offset (stats type)
  6211. * - config_param1 : stats bmask from start offset
  6212. * - config_param2 : stats bmask from start offset + 32
  6213. * - config_param3 : stats bmask from start offset + 64
  6214. */
  6215. if (req->stats == CDP_TXRX_STATS_0) {
  6216. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6217. req->param1 = 0xFFFFFFFF;
  6218. req->param2 = 0xFFFFFFFF;
  6219. req->param3 = 0xFFFFFFFF;
  6220. }
  6221. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6222. req->param1, req->param2, req->param3,
  6223. 0, 0, mac_id);
  6224. }
  6225. /**
  6226. * dp_txrx_stats_request - function to map to firmware and host stats
  6227. * @vdev: virtual handle
  6228. * @req: stats request
  6229. *
  6230. * Return: QDF_STATUS
  6231. */
  6232. static
  6233. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6234. struct cdp_txrx_stats_req *req)
  6235. {
  6236. int host_stats;
  6237. int fw_stats;
  6238. enum cdp_stats stats;
  6239. int num_stats;
  6240. if (!vdev || !req) {
  6241. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6242. "Invalid vdev/req instance");
  6243. return QDF_STATUS_E_INVAL;
  6244. }
  6245. stats = req->stats;
  6246. if (stats >= CDP_TXRX_MAX_STATS)
  6247. return QDF_STATUS_E_INVAL;
  6248. /*
  6249. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6250. * has to be updated if new FW HTT stats added
  6251. */
  6252. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6253. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6254. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6255. if (stats >= num_stats) {
  6256. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6257. "%s: Invalid stats option: %d", __func__, stats);
  6258. return QDF_STATUS_E_INVAL;
  6259. }
  6260. req->stats = stats;
  6261. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6262. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6263. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6264. "stats: %u fw_stats_type: %d host_stats: %d",
  6265. stats, fw_stats, host_stats);
  6266. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6267. /* update request with FW stats type */
  6268. req->stats = fw_stats;
  6269. return dp_fw_stats_process(vdev, req);
  6270. }
  6271. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6272. (host_stats <= TXRX_HOST_STATS_MAX))
  6273. return dp_print_host_stats(vdev, req);
  6274. else
  6275. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6276. "Wrong Input for TxRx Stats");
  6277. return QDF_STATUS_SUCCESS;
  6278. }
  6279. /*
  6280. * dp_print_napi_stats(): NAPI stats
  6281. * @soc - soc handle
  6282. */
  6283. static void dp_print_napi_stats(struct dp_soc *soc)
  6284. {
  6285. hif_print_napi_stats(soc->hif_handle);
  6286. }
  6287. /*
  6288. * dp_print_per_ring_stats(): Packet count per ring
  6289. * @soc - soc handle
  6290. */
  6291. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6292. {
  6293. uint8_t ring;
  6294. uint16_t core;
  6295. uint64_t total_packets;
  6296. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6297. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6298. total_packets = 0;
  6299. DP_TRACE_STATS(INFO_HIGH,
  6300. "Packets on ring %u:", ring);
  6301. for (core = 0; core < NR_CPUS; core++) {
  6302. DP_TRACE_STATS(INFO_HIGH,
  6303. "Packets arriving on core %u: %llu",
  6304. core,
  6305. soc->stats.rx.ring_packets[core][ring]);
  6306. total_packets += soc->stats.rx.ring_packets[core][ring];
  6307. }
  6308. DP_TRACE_STATS(INFO_HIGH,
  6309. "Total packets on ring %u: %llu",
  6310. ring, total_packets);
  6311. }
  6312. }
  6313. /*
  6314. * dp_txrx_path_stats() - Function to display dump stats
  6315. * @soc - soc handle
  6316. *
  6317. * return: none
  6318. */
  6319. static void dp_txrx_path_stats(struct dp_soc *soc)
  6320. {
  6321. uint8_t error_code;
  6322. uint8_t loop_pdev;
  6323. struct dp_pdev *pdev;
  6324. uint8_t i;
  6325. if (!soc) {
  6326. DP_TRACE(ERROR, "%s: Invalid access",
  6327. __func__);
  6328. return;
  6329. }
  6330. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6331. pdev = soc->pdev_list[loop_pdev];
  6332. dp_aggregate_pdev_stats(pdev);
  6333. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6334. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6335. pdev->stats.tx_i.rcvd.num,
  6336. pdev->stats.tx_i.rcvd.bytes);
  6337. DP_TRACE_STATS(INFO_HIGH,
  6338. "processed from host: %u msdus (%llu bytes)",
  6339. pdev->stats.tx_i.processed.num,
  6340. pdev->stats.tx_i.processed.bytes);
  6341. DP_TRACE_STATS(INFO_HIGH,
  6342. "successfully transmitted: %u msdus (%llu bytes)",
  6343. pdev->stats.tx.tx_success.num,
  6344. pdev->stats.tx.tx_success.bytes);
  6345. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6346. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6347. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6348. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6349. pdev->stats.tx_i.dropped.desc_na.num);
  6350. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6351. pdev->stats.tx_i.dropped.ring_full);
  6352. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6353. pdev->stats.tx_i.dropped.enqueue_fail);
  6354. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6355. pdev->stats.tx_i.dropped.dma_error);
  6356. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6357. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6358. pdev->stats.tx.tx_failed);
  6359. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6360. pdev->stats.tx.dropped.age_out);
  6361. DP_TRACE_STATS(INFO_HIGH, "firmware removed: %u",
  6362. pdev->stats.tx.dropped.fw_rem);
  6363. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6364. pdev->stats.tx.dropped.fw_rem_tx);
  6365. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6366. pdev->stats.tx.dropped.fw_rem_notx);
  6367. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6368. pdev->soc->stats.tx.tx_invalid_peer.num);
  6369. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6370. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6371. pdev->stats.tx_comp_histogram.pkts_1);
  6372. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6373. pdev->stats.tx_comp_histogram.pkts_2_20);
  6374. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6375. pdev->stats.tx_comp_histogram.pkts_21_40);
  6376. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6377. pdev->stats.tx_comp_histogram.pkts_41_60);
  6378. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6379. pdev->stats.tx_comp_histogram.pkts_61_80);
  6380. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6381. pdev->stats.tx_comp_histogram.pkts_81_100);
  6382. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6383. pdev->stats.tx_comp_histogram.pkts_101_200);
  6384. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6385. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6386. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6387. DP_TRACE_STATS(INFO_HIGH,
  6388. "delivered %u msdus ( %llu bytes),",
  6389. pdev->stats.rx.to_stack.num,
  6390. pdev->stats.rx.to_stack.bytes);
  6391. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6392. DP_TRACE_STATS(INFO_HIGH,
  6393. "received on reo[%d] %u msdus( %llu bytes),",
  6394. i, pdev->stats.rx.rcvd_reo[i].num,
  6395. pdev->stats.rx.rcvd_reo[i].bytes);
  6396. DP_TRACE_STATS(INFO_HIGH,
  6397. "intra-bss packets %u msdus ( %llu bytes),",
  6398. pdev->stats.rx.intra_bss.pkts.num,
  6399. pdev->stats.rx.intra_bss.pkts.bytes);
  6400. DP_TRACE_STATS(INFO_HIGH,
  6401. "intra-bss fails %u msdus ( %llu bytes),",
  6402. pdev->stats.rx.intra_bss.fail.num,
  6403. pdev->stats.rx.intra_bss.fail.bytes);
  6404. DP_TRACE_STATS(INFO_HIGH,
  6405. "raw packets %u msdus ( %llu bytes),",
  6406. pdev->stats.rx.raw.num,
  6407. pdev->stats.rx.raw.bytes);
  6408. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6409. pdev->stats.rx.err.mic_err);
  6410. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6411. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6412. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6413. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6414. pdev->soc->stats.rx.err.invalid_rbm);
  6415. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6416. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6417. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6418. error_code++) {
  6419. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6420. continue;
  6421. DP_TRACE_STATS(INFO_HIGH,
  6422. "Reo error number (%u): %u msdus",
  6423. error_code,
  6424. pdev->soc->stats.rx.err
  6425. .reo_error[error_code]);
  6426. }
  6427. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6428. error_code++) {
  6429. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6430. continue;
  6431. DP_TRACE_STATS(INFO_HIGH,
  6432. "Rxdma error number (%u): %u msdus",
  6433. error_code,
  6434. pdev->soc->stats.rx.err
  6435. .rxdma_error[error_code]);
  6436. }
  6437. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6438. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6439. pdev->stats.rx_ind_histogram.pkts_1);
  6440. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6441. pdev->stats.rx_ind_histogram.pkts_2_20);
  6442. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6443. pdev->stats.rx_ind_histogram.pkts_21_40);
  6444. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6445. pdev->stats.rx_ind_histogram.pkts_41_60);
  6446. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6447. pdev->stats.rx_ind_histogram.pkts_61_80);
  6448. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6449. pdev->stats.rx_ind_histogram.pkts_81_100);
  6450. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6451. pdev->stats.rx_ind_histogram.pkts_101_200);
  6452. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6453. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6454. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6455. __func__,
  6456. pdev->soc->wlan_cfg_ctx
  6457. ->tso_enabled,
  6458. pdev->soc->wlan_cfg_ctx
  6459. ->lro_enabled,
  6460. pdev->soc->wlan_cfg_ctx
  6461. ->rx_hash,
  6462. pdev->soc->wlan_cfg_ctx
  6463. ->napi_enabled);
  6464. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6465. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6466. __func__,
  6467. pdev->soc->wlan_cfg_ctx
  6468. ->tx_flow_stop_queue_threshold,
  6469. pdev->soc->wlan_cfg_ctx
  6470. ->tx_flow_start_queue_offset);
  6471. #endif
  6472. }
  6473. }
  6474. /*
  6475. * dp_txrx_dump_stats() - Dump statistics
  6476. * @value - Statistics option
  6477. */
  6478. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6479. enum qdf_stats_verbosity_level level)
  6480. {
  6481. struct dp_soc *soc =
  6482. (struct dp_soc *)psoc;
  6483. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6484. if (!soc) {
  6485. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6486. "%s: soc is NULL", __func__);
  6487. return QDF_STATUS_E_INVAL;
  6488. }
  6489. switch (value) {
  6490. case CDP_TXRX_PATH_STATS:
  6491. dp_txrx_path_stats(soc);
  6492. break;
  6493. case CDP_RX_RING_STATS:
  6494. dp_print_per_ring_stats(soc);
  6495. break;
  6496. case CDP_TXRX_TSO_STATS:
  6497. /* TODO: NOT IMPLEMENTED */
  6498. break;
  6499. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6500. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6501. break;
  6502. case CDP_DP_NAPI_STATS:
  6503. dp_print_napi_stats(soc);
  6504. break;
  6505. case CDP_TXRX_DESC_STATS:
  6506. /* TODO: NOT IMPLEMENTED */
  6507. break;
  6508. default:
  6509. status = QDF_STATUS_E_INVAL;
  6510. break;
  6511. }
  6512. return status;
  6513. }
  6514. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6515. /**
  6516. * dp_update_flow_control_parameters() - API to store datapath
  6517. * config parameters
  6518. * @soc: soc handle
  6519. * @cfg: ini parameter handle
  6520. *
  6521. * Return: void
  6522. */
  6523. static inline
  6524. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6525. struct cdp_config_params *params)
  6526. {
  6527. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6528. params->tx_flow_stop_queue_threshold;
  6529. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6530. params->tx_flow_start_queue_offset;
  6531. }
  6532. #else
  6533. static inline
  6534. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6535. struct cdp_config_params *params)
  6536. {
  6537. }
  6538. #endif
  6539. /**
  6540. * dp_update_config_parameters() - API to store datapath
  6541. * config parameters
  6542. * @soc: soc handle
  6543. * @cfg: ini parameter handle
  6544. *
  6545. * Return: status
  6546. */
  6547. static
  6548. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6549. struct cdp_config_params *params)
  6550. {
  6551. struct dp_soc *soc = (struct dp_soc *)psoc;
  6552. if (!(soc)) {
  6553. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6554. "%s: Invalid handle", __func__);
  6555. return QDF_STATUS_E_INVAL;
  6556. }
  6557. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6558. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6559. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6560. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6561. params->tcp_udp_checksumoffload;
  6562. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6563. dp_update_flow_control_parameters(soc, params);
  6564. return QDF_STATUS_SUCCESS;
  6565. }
  6566. /**
  6567. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6568. * config parameters
  6569. * @vdev_handle - datapath vdev handle
  6570. * @cfg: ini parameter handle
  6571. *
  6572. * Return: status
  6573. */
  6574. #ifdef WDS_VENDOR_EXTENSION
  6575. void
  6576. dp_txrx_set_wds_rx_policy(
  6577. struct cdp_vdev *vdev_handle,
  6578. u_int32_t val)
  6579. {
  6580. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6581. struct dp_peer *peer;
  6582. if (vdev->opmode == wlan_op_mode_ap) {
  6583. /* for ap, set it on bss_peer */
  6584. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6585. if (peer->bss_peer) {
  6586. peer->wds_ecm.wds_rx_filter = 1;
  6587. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6588. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6589. break;
  6590. }
  6591. }
  6592. } else if (vdev->opmode == wlan_op_mode_sta) {
  6593. peer = TAILQ_FIRST(&vdev->peer_list);
  6594. peer->wds_ecm.wds_rx_filter = 1;
  6595. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6596. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6597. }
  6598. }
  6599. /**
  6600. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  6601. *
  6602. * @peer_handle - datapath peer handle
  6603. * @wds_tx_ucast: policy for unicast transmission
  6604. * @wds_tx_mcast: policy for multicast transmission
  6605. *
  6606. * Return: void
  6607. */
  6608. void
  6609. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  6610. int wds_tx_ucast, int wds_tx_mcast)
  6611. {
  6612. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6613. if (wds_tx_ucast || wds_tx_mcast) {
  6614. peer->wds_enabled = 1;
  6615. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  6616. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  6617. } else {
  6618. peer->wds_enabled = 0;
  6619. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  6620. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  6621. }
  6622. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6623. FL("Policy Update set to :\
  6624. peer->wds_enabled %d\
  6625. peer->wds_ecm.wds_tx_ucast_4addr %d\
  6626. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  6627. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  6628. peer->wds_ecm.wds_tx_mcast_4addr);
  6629. return;
  6630. }
  6631. #endif
  6632. static struct cdp_wds_ops dp_ops_wds = {
  6633. .vdev_set_wds = dp_vdev_set_wds,
  6634. #ifdef WDS_VENDOR_EXTENSION
  6635. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  6636. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  6637. #endif
  6638. };
  6639. /*
  6640. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  6641. * @vdev_handle - datapath vdev handle
  6642. * @callback - callback function
  6643. * @ctxt: callback context
  6644. *
  6645. */
  6646. static void
  6647. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  6648. ol_txrx_data_tx_cb callback, void *ctxt)
  6649. {
  6650. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6651. vdev->tx_non_std_data_callback.func = callback;
  6652. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6653. }
  6654. /**
  6655. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6656. * @pdev_hdl: datapath pdev handle
  6657. *
  6658. * Return: opaque pointer to dp txrx handle
  6659. */
  6660. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6661. {
  6662. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6663. return pdev->dp_txrx_handle;
  6664. }
  6665. /**
  6666. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6667. * @pdev_hdl: datapath pdev handle
  6668. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6669. *
  6670. * Return: void
  6671. */
  6672. static void
  6673. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  6674. {
  6675. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6676. pdev->dp_txrx_handle = dp_txrx_hdl;
  6677. }
  6678. /**
  6679. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  6680. * @soc_handle: datapath soc handle
  6681. *
  6682. * Return: opaque pointer to external dp (non-core DP)
  6683. */
  6684. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  6685. {
  6686. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6687. return soc->external_txrx_handle;
  6688. }
  6689. /**
  6690. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  6691. * @soc_handle: datapath soc handle
  6692. * @txrx_handle: opaque pointer to external dp (non-core DP)
  6693. *
  6694. * Return: void
  6695. */
  6696. static void
  6697. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  6698. {
  6699. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6700. soc->external_txrx_handle = txrx_handle;
  6701. }
  6702. /**
  6703. * dp_get_cfg_capabilities() - get dp capabilities
  6704. * @soc_handle: datapath soc handle
  6705. * @dp_caps: enum for dp capabilities
  6706. *
  6707. * Return: bool to determine if dp caps is enabled
  6708. */
  6709. static bool
  6710. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  6711. enum cdp_capabilities dp_caps)
  6712. {
  6713. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6714. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  6715. }
  6716. #ifdef FEATURE_AST
  6717. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  6718. {
  6719. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  6720. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  6721. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6722. /*
  6723. * For BSS peer, new peer is not created on alloc_node if the
  6724. * peer with same address already exists , instead refcnt is
  6725. * increased for existing peer. Correspondingly in delete path,
  6726. * only refcnt is decreased; and peer is only deleted , when all
  6727. * references are deleted. So delete_in_progress should not be set
  6728. * for bss_peer, unless only 2 reference remains (peer map reference
  6729. * and peer hash table reference).
  6730. */
  6731. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  6732. return;
  6733. }
  6734. peer->delete_in_progress = true;
  6735. dp_peer_delete_ast_entries(soc, peer);
  6736. }
  6737. #endif
  6738. #ifdef ATH_SUPPORT_NAC_RSSI
  6739. /**
  6740. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  6741. * @vdev_hdl: DP vdev handle
  6742. * @rssi: rssi value
  6743. *
  6744. * Return: 0 for success. nonzero for failure.
  6745. */
  6746. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  6747. char *mac_addr,
  6748. uint8_t *rssi)
  6749. {
  6750. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  6751. struct dp_pdev *pdev = vdev->pdev;
  6752. struct dp_neighbour_peer *peer = NULL;
  6753. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  6754. *rssi = 0;
  6755. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  6756. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  6757. neighbour_peer_list_elem) {
  6758. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  6759. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  6760. *rssi = peer->rssi;
  6761. status = QDF_STATUS_SUCCESS;
  6762. break;
  6763. }
  6764. }
  6765. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  6766. return status;
  6767. }
  6768. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  6769. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  6770. uint8_t chan_num)
  6771. {
  6772. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6773. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6774. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6775. pdev->nac_rssi_filtering = 1;
  6776. /* Store address of NAC (neighbour peer) which will be checked
  6777. * against TA of received packets.
  6778. */
  6779. if (cmd == CDP_NAC_PARAM_ADD) {
  6780. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  6781. client_macaddr);
  6782. } else if (cmd == CDP_NAC_PARAM_DEL) {
  6783. dp_update_filter_neighbour_peers(vdev_handle,
  6784. DP_NAC_PARAM_DEL,
  6785. client_macaddr);
  6786. }
  6787. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6788. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6789. ((void *)vdev->pdev->ctrl_pdev,
  6790. vdev->vdev_id, cmd, bssid);
  6791. return QDF_STATUS_SUCCESS;
  6792. }
  6793. #endif
  6794. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6795. uint32_t max_peers,
  6796. bool peer_map_unmap_v2)
  6797. {
  6798. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6799. soc->max_peers = max_peers;
  6800. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6801. if (dp_peer_find_attach(soc))
  6802. return QDF_STATUS_E_FAILURE;
  6803. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  6804. return QDF_STATUS_SUCCESS;
  6805. }
  6806. /**
  6807. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  6808. * @dp_pdev: dp pdev handle
  6809. * @ctrl_pdev: UMAC ctrl pdev handle
  6810. *
  6811. * Return: void
  6812. */
  6813. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  6814. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  6815. {
  6816. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  6817. pdev->ctrl_pdev = ctrl_pdev;
  6818. }
  6819. static struct cdp_cmn_ops dp_ops_cmn = {
  6820. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6821. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6822. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6823. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6824. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6825. .txrx_peer_create = dp_peer_create_wifi3,
  6826. .txrx_peer_setup = dp_peer_setup_wifi3,
  6827. #ifdef FEATURE_AST
  6828. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6829. #else
  6830. .txrx_peer_teardown = NULL,
  6831. #endif
  6832. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6833. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6834. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6835. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6836. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6837. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6838. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6839. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  6840. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  6841. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  6842. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  6843. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  6844. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  6845. #endif
  6846. .txrx_peer_delete = dp_peer_delete_wifi3,
  6847. .txrx_vdev_register = dp_vdev_register_wifi3,
  6848. .txrx_soc_detach = dp_soc_detach_wifi3,
  6849. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6850. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6851. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6852. .txrx_ath_getstats = dp_get_device_stats,
  6853. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6854. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6855. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  6856. .delba_process = dp_delba_process_wifi3,
  6857. .set_addba_response = dp_set_addba_response,
  6858. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6859. .flush_cache_rx_queue = NULL,
  6860. /* TODO: get API's for dscp-tid need to be added*/
  6861. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6862. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6863. .txrx_stats_request = dp_txrx_stats_request,
  6864. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6865. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6866. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  6867. .txrx_set_nac = dp_set_nac,
  6868. .txrx_get_tx_pending = dp_get_tx_pending,
  6869. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6870. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6871. .display_stats = dp_txrx_dump_stats,
  6872. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6873. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6874. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6875. .txrx_intr_detach = dp_soc_interrupt_detach,
  6876. .set_pn_check = dp_set_pn_check_wifi3,
  6877. .update_config_parameters = dp_update_config_parameters,
  6878. /* TODO: Add other functions */
  6879. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6880. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6881. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6882. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6883. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6884. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  6885. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  6886. .tx_send = dp_tx_send,
  6887. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6888. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6889. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6890. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6891. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  6892. .txrx_get_os_rx_handles_from_vdev =
  6893. dp_get_os_rx_handles_from_vdev_wifi3,
  6894. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  6895. .get_dp_capabilities = dp_get_cfg_capabilities,
  6896. };
  6897. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6898. .txrx_peer_authorize = dp_peer_authorize,
  6899. #ifdef QCA_SUPPORT_SON
  6900. .txrx_set_inact_params = dp_set_inact_params,
  6901. .txrx_start_inact_timer = dp_start_inact_timer,
  6902. .txrx_set_overload = dp_set_overload,
  6903. .txrx_peer_is_inact = dp_peer_is_inact,
  6904. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6905. #endif
  6906. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6907. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6908. #ifdef MESH_MODE_SUPPORT
  6909. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6910. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6911. #endif
  6912. .txrx_set_vdev_param = dp_set_vdev_param,
  6913. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6914. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6915. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6916. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6917. .txrx_update_filter_neighbour_peers =
  6918. dp_update_filter_neighbour_peers,
  6919. .txrx_get_sec_type = dp_get_sec_type,
  6920. /* TODO: Add other functions */
  6921. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6922. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6923. #ifdef WDI_EVENT_ENABLE
  6924. .txrx_get_pldev = dp_get_pldev,
  6925. #endif
  6926. .txrx_set_pdev_param = dp_set_pdev_param,
  6927. #ifdef ATH_SUPPORT_NAC_RSSI
  6928. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6929. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  6930. #endif
  6931. .set_key = dp_set_michael_key,
  6932. };
  6933. static struct cdp_me_ops dp_ops_me = {
  6934. #ifdef ATH_SUPPORT_IQUE
  6935. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6936. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6937. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6938. #endif
  6939. };
  6940. static struct cdp_mon_ops dp_ops_mon = {
  6941. .txrx_monitor_set_filter_ucast_data = NULL,
  6942. .txrx_monitor_set_filter_mcast_data = NULL,
  6943. .txrx_monitor_set_filter_non_data = NULL,
  6944. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6945. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6946. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6947. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6948. /* Added support for HK advance filter */
  6949. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6950. };
  6951. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6952. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6953. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6954. .get_htt_stats = dp_get_htt_stats,
  6955. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6956. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6957. .txrx_stats_publish = dp_txrx_stats_publish,
  6958. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  6959. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  6960. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  6961. /* TODO */
  6962. };
  6963. static struct cdp_raw_ops dp_ops_raw = {
  6964. /* TODO */
  6965. };
  6966. #ifdef CONFIG_WIN
  6967. static struct cdp_pflow_ops dp_ops_pflow = {
  6968. /* TODO */
  6969. };
  6970. #endif /* CONFIG_WIN */
  6971. #ifdef FEATURE_RUNTIME_PM
  6972. /**
  6973. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6974. * @opaque_pdev: DP pdev context
  6975. *
  6976. * DP is ready to runtime suspend if there are no pending TX packets.
  6977. *
  6978. * Return: QDF_STATUS
  6979. */
  6980. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6981. {
  6982. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6983. struct dp_soc *soc = pdev->soc;
  6984. /* Abort if there are any pending TX packets */
  6985. if (dp_get_tx_pending(opaque_pdev) > 0) {
  6986. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6987. FL("Abort suspend due to pending TX packets"));
  6988. return QDF_STATUS_E_AGAIN;
  6989. }
  6990. if (soc->intr_mode == DP_INTR_POLL)
  6991. qdf_timer_stop(&soc->int_timer);
  6992. return QDF_STATUS_SUCCESS;
  6993. }
  6994. /**
  6995. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6996. * @opaque_pdev: DP pdev context
  6997. *
  6998. * Resume DP for runtime PM.
  6999. *
  7000. * Return: QDF_STATUS
  7001. */
  7002. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7003. {
  7004. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7005. struct dp_soc *soc = pdev->soc;
  7006. void *hal_srng;
  7007. int i;
  7008. if (soc->intr_mode == DP_INTR_POLL)
  7009. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7010. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7011. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7012. if (hal_srng) {
  7013. /* We actually only need to acquire the lock */
  7014. hal_srng_access_start(soc->hal_soc, hal_srng);
  7015. /* Update SRC ring head pointer for HW to send
  7016. all pending packets */
  7017. hal_srng_access_end(soc->hal_soc, hal_srng);
  7018. }
  7019. }
  7020. return QDF_STATUS_SUCCESS;
  7021. }
  7022. #endif /* FEATURE_RUNTIME_PM */
  7023. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7024. {
  7025. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7026. struct dp_soc *soc = pdev->soc;
  7027. if (soc->intr_mode == DP_INTR_POLL)
  7028. qdf_timer_stop(&soc->int_timer);
  7029. return QDF_STATUS_SUCCESS;
  7030. }
  7031. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  7032. {
  7033. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7034. struct dp_soc *soc = pdev->soc;
  7035. if (soc->intr_mode == DP_INTR_POLL)
  7036. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7037. return QDF_STATUS_SUCCESS;
  7038. }
  7039. #ifndef CONFIG_WIN
  7040. static struct cdp_misc_ops dp_ops_misc = {
  7041. .tx_non_std = dp_tx_non_std,
  7042. .get_opmode = dp_get_opmode,
  7043. #ifdef FEATURE_RUNTIME_PM
  7044. .runtime_suspend = dp_runtime_suspend,
  7045. .runtime_resume = dp_runtime_resume,
  7046. #endif /* FEATURE_RUNTIME_PM */
  7047. .pkt_log_init = dp_pkt_log_init,
  7048. .pkt_log_con_service = dp_pkt_log_con_service,
  7049. };
  7050. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7051. /* WIFI 3.0 DP implement as required. */
  7052. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7053. .flow_pool_map_handler = dp_tx_flow_pool_map,
  7054. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  7055. .register_pause_cb = dp_txrx_register_pause_cb,
  7056. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  7057. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  7058. };
  7059. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  7060. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7061. };
  7062. #ifdef IPA_OFFLOAD
  7063. static struct cdp_ipa_ops dp_ops_ipa = {
  7064. .ipa_get_resource = dp_ipa_get_resource,
  7065. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  7066. .ipa_op_response = dp_ipa_op_response,
  7067. .ipa_register_op_cb = dp_ipa_register_op_cb,
  7068. .ipa_get_stat = dp_ipa_get_stat,
  7069. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7070. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7071. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7072. .ipa_setup = dp_ipa_setup,
  7073. .ipa_cleanup = dp_ipa_cleanup,
  7074. .ipa_setup_iface = dp_ipa_setup_iface,
  7075. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7076. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7077. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7078. .ipa_set_perf_level = dp_ipa_set_perf_level
  7079. };
  7080. #endif
  7081. static struct cdp_bus_ops dp_ops_bus = {
  7082. .bus_suspend = dp_bus_suspend,
  7083. .bus_resume = dp_bus_resume
  7084. };
  7085. static struct cdp_ocb_ops dp_ops_ocb = {
  7086. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7087. };
  7088. static struct cdp_throttle_ops dp_ops_throttle = {
  7089. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7090. };
  7091. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  7092. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7093. };
  7094. static struct cdp_cfg_ops dp_ops_cfg = {
  7095. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7096. };
  7097. /*
  7098. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  7099. * @dev: physical device instance
  7100. * @peer_mac_addr: peer mac address
  7101. * @local_id: local id for the peer
  7102. * @debug_id: to track enum peer access
  7103. *
  7104. * Return: peer instance pointer
  7105. */
  7106. static inline void *
  7107. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  7108. u8 *local_id, enum peer_debug_id_type debug_id)
  7109. {
  7110. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  7111. struct dp_peer *peer;
  7112. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  7113. if (!peer)
  7114. return NULL;
  7115. *local_id = peer->local_id;
  7116. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  7117. return peer;
  7118. }
  7119. /*
  7120. * dp_peer_release_ref - release peer ref count
  7121. * @peer: peer handle
  7122. * @debug_id: to track enum peer access
  7123. *
  7124. * Return: None
  7125. */
  7126. static inline
  7127. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7128. {
  7129. dp_peer_unref_delete(peer);
  7130. }
  7131. static struct cdp_peer_ops dp_ops_peer = {
  7132. .register_peer = dp_register_peer,
  7133. .clear_peer = dp_clear_peer,
  7134. .find_peer_by_addr = dp_find_peer_by_addr,
  7135. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7136. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7137. .peer_release_ref = dp_peer_release_ref,
  7138. .local_peer_id = dp_local_peer_id,
  7139. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7140. .peer_state_update = dp_peer_state_update,
  7141. .get_vdevid = dp_get_vdevid,
  7142. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  7143. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  7144. .get_vdev_for_peer = dp_get_vdev_for_peer,
  7145. .get_peer_state = dp_get_peer_state,
  7146. };
  7147. #endif
  7148. static struct cdp_ops dp_txrx_ops = {
  7149. .cmn_drv_ops = &dp_ops_cmn,
  7150. .ctrl_ops = &dp_ops_ctrl,
  7151. .me_ops = &dp_ops_me,
  7152. .mon_ops = &dp_ops_mon,
  7153. .host_stats_ops = &dp_ops_host_stats,
  7154. .wds_ops = &dp_ops_wds,
  7155. .raw_ops = &dp_ops_raw,
  7156. #ifdef CONFIG_WIN
  7157. .pflow_ops = &dp_ops_pflow,
  7158. #endif /* CONFIG_WIN */
  7159. #ifndef CONFIG_WIN
  7160. .misc_ops = &dp_ops_misc,
  7161. .cfg_ops = &dp_ops_cfg,
  7162. .flowctl_ops = &dp_ops_flowctl,
  7163. .l_flowctl_ops = &dp_ops_l_flowctl,
  7164. #ifdef IPA_OFFLOAD
  7165. .ipa_ops = &dp_ops_ipa,
  7166. #endif
  7167. .bus_ops = &dp_ops_bus,
  7168. .ocb_ops = &dp_ops_ocb,
  7169. .peer_ops = &dp_ops_peer,
  7170. .throttle_ops = &dp_ops_throttle,
  7171. .mob_stats_ops = &dp_ops_mob_stats,
  7172. #endif
  7173. };
  7174. /*
  7175. * dp_soc_set_txrx_ring_map()
  7176. * @dp_soc: DP handler for soc
  7177. *
  7178. * Return: Void
  7179. */
  7180. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7181. {
  7182. uint32_t i;
  7183. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7184. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  7185. }
  7186. }
  7187. #ifdef QCA_WIFI_QCA8074
  7188. /**
  7189. * dp_soc_attach_wifi3() - Attach txrx SOC
  7190. * @ctrl_psoc: Opaque SOC handle from control plane
  7191. * @htc_handle: Opaque HTC handle
  7192. * @hif_handle: Opaque HIF handle
  7193. * @qdf_osdev: QDF device
  7194. * @ol_ops: Offload Operations
  7195. * @device_id: Device ID
  7196. *
  7197. * Return: DP SOC handle on success, NULL on failure
  7198. */
  7199. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7200. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7201. struct ol_if_ops *ol_ops, uint16_t device_id)
  7202. {
  7203. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7204. int target_type;
  7205. if (!soc) {
  7206. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7207. FL("DP SOC memory allocation failed"));
  7208. goto fail0;
  7209. }
  7210. soc->device_id = device_id;
  7211. soc->cdp_soc.ops = &dp_txrx_ops;
  7212. soc->cdp_soc.ol_ops = ol_ops;
  7213. soc->ctrl_psoc = ctrl_psoc;
  7214. soc->osdev = qdf_osdev;
  7215. soc->hif_handle = hif_handle;
  7216. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7217. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7218. soc->hal_soc, qdf_osdev);
  7219. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  7220. if (!soc->htt_handle) {
  7221. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7222. FL("HTT attach failed"));
  7223. goto fail1;
  7224. }
  7225. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7226. if (!soc->wlan_cfg_ctx) {
  7227. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7228. FL("wlan_cfg_soc_attach failed"));
  7229. goto fail2;
  7230. }
  7231. target_type = hal_get_target_type(soc->hal_soc);
  7232. switch (target_type) {
  7233. case TARGET_TYPE_QCA6290:
  7234. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7235. REO_DST_RING_SIZE_QCA6290);
  7236. soc->ast_override_support = 1;
  7237. break;
  7238. #ifdef QCA_WIFI_QCA6390
  7239. case TARGET_TYPE_QCA6390:
  7240. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7241. REO_DST_RING_SIZE_QCA6290);
  7242. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7243. soc->ast_override_support = 1;
  7244. break;
  7245. #endif
  7246. case TARGET_TYPE_QCA8074:
  7247. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7248. REO_DST_RING_SIZE_QCA8074);
  7249. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7250. soc->hw_nac_monitor_support = 1;
  7251. break;
  7252. case TARGET_TYPE_QCA8074V2:
  7253. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7254. REO_DST_RING_SIZE_QCA8074);
  7255. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7256. soc->hw_nac_monitor_support = 1;
  7257. soc->ast_override_support = 1;
  7258. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  7259. break;
  7260. default:
  7261. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7262. qdf_assert_always(0);
  7263. break;
  7264. }
  7265. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7266. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7267. soc->cce_disable = false;
  7268. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7269. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7270. CDP_CFG_MAX_PEER_ID);
  7271. if (ret != -EINVAL) {
  7272. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7273. }
  7274. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7275. CDP_CFG_CCE_DISABLE);
  7276. if (ret == 1)
  7277. soc->cce_disable = true;
  7278. }
  7279. qdf_spinlock_create(&soc->peer_ref_mutex);
  7280. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7281. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7282. /* fill the tx/rx cpu ring map*/
  7283. dp_soc_set_txrx_ring_map(soc);
  7284. qdf_spinlock_create(&soc->htt_stats.lock);
  7285. /* initialize work queue for stats processing */
  7286. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7287. /*Initialize inactivity timer for wifison */
  7288. dp_init_inact_timer(soc);
  7289. return (void *)soc;
  7290. fail2:
  7291. htt_soc_detach(soc->htt_handle);
  7292. fail1:
  7293. qdf_mem_free(soc);
  7294. fail0:
  7295. return NULL;
  7296. }
  7297. #endif
  7298. /*
  7299. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7300. *
  7301. * @soc: handle to DP soc
  7302. * @mac_id: MAC id
  7303. *
  7304. * Return: Return pdev corresponding to MAC
  7305. */
  7306. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7307. {
  7308. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7309. return soc->pdev_list[mac_id];
  7310. /* Typically for MCL as there only 1 PDEV*/
  7311. return soc->pdev_list[0];
  7312. }
  7313. /*
  7314. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7315. * @soc: DP SoC context
  7316. * @max_mac_rings: No of MAC rings
  7317. *
  7318. * Return: None
  7319. */
  7320. static
  7321. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7322. int *max_mac_rings)
  7323. {
  7324. bool dbs_enable = false;
  7325. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7326. dbs_enable = soc->cdp_soc.ol_ops->
  7327. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7328. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7329. }
  7330. /*
  7331. * dp_set_pktlog_wifi3() - attach txrx vdev
  7332. * @pdev: Datapath PDEV handle
  7333. * @event: which event's notifications are being subscribed to
  7334. * @enable: WDI event subscribe or not. (True or False)
  7335. *
  7336. * Return: Success, NULL on failure
  7337. */
  7338. #ifdef WDI_EVENT_ENABLE
  7339. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7340. bool enable)
  7341. {
  7342. struct dp_soc *soc = pdev->soc;
  7343. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7344. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7345. (pdev->wlan_cfg_ctx);
  7346. uint8_t mac_id = 0;
  7347. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7348. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7349. FL("Max_mac_rings %d "),
  7350. max_mac_rings);
  7351. if (enable) {
  7352. switch (event) {
  7353. case WDI_EVENT_RX_DESC:
  7354. if (pdev->monitor_vdev) {
  7355. /* Nothing needs to be done if monitor mode is
  7356. * enabled
  7357. */
  7358. return 0;
  7359. }
  7360. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7361. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7362. htt_tlv_filter.mpdu_start = 1;
  7363. htt_tlv_filter.msdu_start = 1;
  7364. htt_tlv_filter.msdu_end = 1;
  7365. htt_tlv_filter.mpdu_end = 1;
  7366. htt_tlv_filter.packet_header = 1;
  7367. htt_tlv_filter.attention = 1;
  7368. htt_tlv_filter.ppdu_start = 1;
  7369. htt_tlv_filter.ppdu_end = 1;
  7370. htt_tlv_filter.ppdu_end_user_stats = 1;
  7371. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7372. htt_tlv_filter.ppdu_end_status_done = 1;
  7373. htt_tlv_filter.enable_fp = 1;
  7374. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7375. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7376. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7377. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7378. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7379. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7380. for (mac_id = 0; mac_id < max_mac_rings;
  7381. mac_id++) {
  7382. int mac_for_pdev =
  7383. dp_get_mac_id_for_pdev(mac_id,
  7384. pdev->pdev_id);
  7385. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7386. mac_for_pdev,
  7387. pdev->rxdma_mon_status_ring[mac_id]
  7388. .hal_srng,
  7389. RXDMA_MONITOR_STATUS,
  7390. RX_BUFFER_SIZE,
  7391. &htt_tlv_filter);
  7392. }
  7393. if (soc->reap_timer_init)
  7394. qdf_timer_mod(&soc->mon_reap_timer,
  7395. DP_INTR_POLL_TIMER_MS);
  7396. }
  7397. break;
  7398. case WDI_EVENT_LITE_RX:
  7399. if (pdev->monitor_vdev) {
  7400. /* Nothing needs to be done if monitor mode is
  7401. * enabled
  7402. */
  7403. return 0;
  7404. }
  7405. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7406. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7407. htt_tlv_filter.ppdu_start = 1;
  7408. htt_tlv_filter.ppdu_end = 1;
  7409. htt_tlv_filter.ppdu_end_user_stats = 1;
  7410. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7411. htt_tlv_filter.ppdu_end_status_done = 1;
  7412. htt_tlv_filter.mpdu_start = 1;
  7413. htt_tlv_filter.enable_fp = 1;
  7414. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7415. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7416. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7417. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7418. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7419. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7420. for (mac_id = 0; mac_id < max_mac_rings;
  7421. mac_id++) {
  7422. int mac_for_pdev =
  7423. dp_get_mac_id_for_pdev(mac_id,
  7424. pdev->pdev_id);
  7425. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7426. mac_for_pdev,
  7427. pdev->rxdma_mon_status_ring[mac_id]
  7428. .hal_srng,
  7429. RXDMA_MONITOR_STATUS,
  7430. RX_BUFFER_SIZE_PKTLOG_LITE,
  7431. &htt_tlv_filter);
  7432. }
  7433. if (soc->reap_timer_init)
  7434. qdf_timer_mod(&soc->mon_reap_timer,
  7435. DP_INTR_POLL_TIMER_MS);
  7436. }
  7437. break;
  7438. case WDI_EVENT_LITE_T2H:
  7439. if (pdev->monitor_vdev) {
  7440. /* Nothing needs to be done if monitor mode is
  7441. * enabled
  7442. */
  7443. return 0;
  7444. }
  7445. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7446. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7447. mac_id, pdev->pdev_id);
  7448. pdev->pktlog_ppdu_stats = true;
  7449. dp_h2t_cfg_stats_msg_send(pdev,
  7450. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7451. mac_for_pdev);
  7452. }
  7453. break;
  7454. default:
  7455. /* Nothing needs to be done for other pktlog types */
  7456. break;
  7457. }
  7458. } else {
  7459. switch (event) {
  7460. case WDI_EVENT_RX_DESC:
  7461. case WDI_EVENT_LITE_RX:
  7462. if (pdev->monitor_vdev) {
  7463. /* Nothing needs to be done if monitor mode is
  7464. * enabled
  7465. */
  7466. return 0;
  7467. }
  7468. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7469. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7470. for (mac_id = 0; mac_id < max_mac_rings;
  7471. mac_id++) {
  7472. int mac_for_pdev =
  7473. dp_get_mac_id_for_pdev(mac_id,
  7474. pdev->pdev_id);
  7475. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7476. mac_for_pdev,
  7477. pdev->rxdma_mon_status_ring[mac_id]
  7478. .hal_srng,
  7479. RXDMA_MONITOR_STATUS,
  7480. RX_BUFFER_SIZE,
  7481. &htt_tlv_filter);
  7482. }
  7483. if (soc->reap_timer_init)
  7484. qdf_timer_stop(&soc->mon_reap_timer);
  7485. }
  7486. break;
  7487. case WDI_EVENT_LITE_T2H:
  7488. if (pdev->monitor_vdev) {
  7489. /* Nothing needs to be done if monitor mode is
  7490. * enabled
  7491. */
  7492. return 0;
  7493. }
  7494. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7495. * passing value 0. Once these macros will define in htt
  7496. * header file will use proper macros
  7497. */
  7498. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7499. int mac_for_pdev =
  7500. dp_get_mac_id_for_pdev(mac_id,
  7501. pdev->pdev_id);
  7502. pdev->pktlog_ppdu_stats = false;
  7503. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7504. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7505. mac_for_pdev);
  7506. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7507. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7508. mac_for_pdev);
  7509. } else if (pdev->enhanced_stats_en) {
  7510. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7511. mac_for_pdev);
  7512. }
  7513. }
  7514. break;
  7515. default:
  7516. /* Nothing needs to be done for other pktlog types */
  7517. break;
  7518. }
  7519. }
  7520. return 0;
  7521. }
  7522. #endif