dp_main.c 462 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727972897299730973197329733973497359736973797389739974097419742974397449745974697479748974997509751975297539754975597569757975897599760976197629763976497659766976797689769977097719772977397749775977697779778977997809781978297839784978597869787978897899790979197929793979497959796979797989799980098019802980398049805980698079808980998109811981298139814981598169817981898199820982198229823982498259826982798289829983098319832983398349835983698379838983998409841984298439844984598469847984898499850985198529853985498559856985798589859986098619862986398649865986698679868986998709871987298739874987598769877987898799880988198829883988498859886988798889889989098919892989398949895989698979898989999009901990299039904990599069907990899099910991199129913991499159916991799189919992099219922992399249925992699279928992999309931993299339934993599369937993899399940994199429943994499459946994799489949995099519952995399549955995699579958995999609961996299639964996599669967996899699970997199729973997499759976997799789979998099819982998399849985998699879988998999909991999299939994999599969997999899991000010001100021000310004100051000610007100081000910010100111001210013100141001510016100171001810019100201002110022100231002410025100261002710028100291003010031100321003310034100351003610037100381003910040100411004210043100441004510046100471004810049100501005110052100531005410055100561005710058100591006010061100621006310064100651006610067100681006910070100711007210073100741007510076100771007810079100801008110082100831008410085100861008710088100891009010091100921009310094100951009610097100981009910100101011010210103101041010510106101071010810109101101011110112101131011410115101161011710118101191012010121101221012310124101251012610127101281012910130101311013210133101341013510136101371013810139101401014110142101431014410145101461014710148101491015010151101521015310154101551015610157101581015910160101611016210163101641016510166101671016810169101701017110172101731017410175101761017710178101791018010181101821018310184101851018610187101881018910190101911019210193101941019510196101971019810199102001020110202102031020410205102061020710208102091021010211102121021310214102151021610217102181021910220102211022210223102241022510226102271022810229102301023110232102331023410235102361023710238102391024010241102421024310244102451024610247102481024910250102511025210253102541025510256102571025810259102601026110262102631026410265102661026710268102691027010271102721027310274102751027610277102781027910280102811028210283102841028510286102871028810289102901029110292102931029410295102961029710298102991030010301103021030310304103051030610307103081030910310103111031210313103141031510316103171031810319103201032110322103231032410325103261032710328103291033010331103321033310334103351033610337103381033910340103411034210343103441034510346103471034810349103501035110352103531035410355103561035710358103591036010361103621036310364103651036610367103681036910370103711037210373103741037510376103771037810379103801038110382103831038410385103861038710388103891039010391103921039310394103951039610397103981039910400104011040210403104041040510406104071040810409104101041110412104131041410415104161041710418104191042010421104221042310424104251042610427104281042910430104311043210433104341043510436104371043810439104401044110442104431044410445104461044710448104491045010451104521045310454104551045610457104581045910460104611046210463104641046510466104671046810469104701047110472104731047410475104761047710478104791048010481104821048310484104851048610487104881048910490104911049210493104941049510496104971049810499105001050110502105031050410505105061050710508105091051010511105121051310514105151051610517105181051910520105211052210523105241052510526105271052810529105301053110532105331053410535105361053710538105391054010541105421054310544105451054610547105481054910550105511055210553105541055510556105571055810559105601056110562105631056410565105661056710568105691057010571105721057310574105751057610577105781057910580105811058210583105841058510586105871058810589105901059110592105931059410595105961059710598105991060010601106021060310604106051060610607106081060910610106111061210613106141061510616106171061810619106201062110622106231062410625106261062710628106291063010631106321063310634106351063610637106381063910640106411064210643106441064510646106471064810649106501065110652106531065410655106561065710658106591066010661106621066310664106651066610667106681066910670106711067210673106741067510676106771067810679106801068110682106831068410685106861068710688106891069010691106921069310694106951069610697106981069910700107011070210703107041070510706107071070810709107101071110712107131071410715107161071710718107191072010721107221072310724107251072610727107281072910730107311073210733107341073510736107371073810739107401074110742107431074410745107461074710748107491075010751107521075310754107551075610757107581075910760107611076210763107641076510766107671076810769107701077110772107731077410775107761077710778107791078010781107821078310784107851078610787107881078910790107911079210793107941079510796107971079810799108001080110802108031080410805108061080710808108091081010811108121081310814108151081610817108181081910820108211082210823108241082510826108271082810829108301083110832108331083410835108361083710838108391084010841108421084310844108451084610847108481084910850108511085210853108541085510856108571085810859108601086110862108631086410865108661086710868108691087010871108721087310874108751087610877108781087910880108811088210883108841088510886108871088810889108901089110892108931089410895108961089710898108991090010901109021090310904109051090610907109081090910910109111091210913109141091510916109171091810919109201092110922109231092410925109261092710928109291093010931109321093310934109351093610937109381093910940109411094210943109441094510946109471094810949109501095110952109531095410955109561095710958109591096010961109621096310964109651096610967109681096910970109711097210973109741097510976109771097810979109801098110982109831098410985109861098710988109891099010991109921099310994109951099610997109981099911000110011100211003110041100511006110071100811009110101101111012110131101411015110161101711018110191102011021110221102311024110251102611027110281102911030110311103211033110341103511036110371103811039110401104111042110431104411045110461104711048110491105011051110521105311054110551105611057110581105911060110611106211063110641106511066110671106811069110701107111072110731107411075110761107711078110791108011081110821108311084110851108611087110881108911090110911109211093110941109511096110971109811099111001110111102111031110411105111061110711108111091111011111111121111311114111151111611117111181111911120111211112211123111241112511126111271112811129111301113111132111331113411135111361113711138111391114011141111421114311144111451114611147111481114911150111511115211153111541115511156111571115811159111601116111162111631116411165111661116711168111691117011171111721117311174111751117611177111781117911180111811118211183111841118511186111871118811189111901119111192111931119411195111961119711198111991120011201112021120311204112051120611207112081120911210112111121211213112141121511216112171121811219112201122111222112231122411225112261122711228112291123011231112321123311234112351123611237112381123911240112411124211243112441124511246112471124811249112501125111252112531125411255112561125711258112591126011261112621126311264112651126611267112681126911270112711127211273112741127511276112771127811279112801128111282112831128411285112861128711288112891129011291112921129311294112951129611297112981129911300113011130211303113041130511306113071130811309113101131111312113131131411315113161131711318113191132011321113221132311324113251132611327113281132911330113311133211333113341133511336113371133811339113401134111342113431134411345113461134711348113491135011351113521135311354113551135611357113581135911360113611136211363113641136511366113671136811369113701137111372113731137411375113761137711378113791138011381113821138311384113851138611387113881138911390113911139211393113941139511396113971139811399114001140111402114031140411405114061140711408114091141011411114121141311414114151141611417114181141911420114211142211423114241142511426114271142811429114301143111432114331143411435114361143711438114391144011441114421144311444114451144611447114481144911450114511145211453114541145511456114571145811459114601146111462114631146411465114661146711468114691147011471114721147311474114751147611477114781147911480114811148211483114841148511486114871148811489114901149111492114931149411495114961149711498114991150011501115021150311504115051150611507115081150911510115111151211513115141151511516115171151811519115201152111522115231152411525115261152711528115291153011531115321153311534115351153611537115381153911540115411154211543115441154511546115471154811549115501155111552115531155411555115561155711558115591156011561115621156311564115651156611567115681156911570115711157211573115741157511576115771157811579115801158111582115831158411585115861158711588115891159011591115921159311594115951159611597115981159911600116011160211603116041160511606116071160811609116101161111612116131161411615116161161711618116191162011621116221162311624116251162611627116281162911630116311163211633116341163511636116371163811639116401164111642116431164411645116461164711648116491165011651116521165311654116551165611657116581165911660116611166211663116641166511666116671166811669116701167111672116731167411675116761167711678116791168011681116821168311684116851168611687116881168911690116911169211693116941169511696116971169811699117001170111702117031170411705117061170711708117091171011711117121171311714117151171611717117181171911720117211172211723117241172511726117271172811729117301173111732117331173411735117361173711738117391174011741117421174311744117451174611747117481174911750117511175211753117541175511756117571175811759117601176111762117631176411765117661176711768117691177011771117721177311774117751177611777117781177911780117811178211783117841178511786117871178811789117901179111792117931179411795117961179711798117991180011801118021180311804118051180611807118081180911810118111181211813118141181511816118171181811819118201182111822118231182411825118261182711828118291183011831118321183311834118351183611837118381183911840118411184211843118441184511846118471184811849118501185111852118531185411855118561185711858118591186011861118621186311864118651186611867118681186911870118711187211873118741187511876118771187811879118801188111882118831188411885118861188711888118891189011891118921189311894118951189611897118981189911900119011190211903119041190511906119071190811909119101191111912119131191411915119161191711918119191192011921119221192311924119251192611927119281192911930119311193211933119341193511936119371193811939119401194111942119431194411945119461194711948119491195011951119521195311954119551195611957119581195911960119611196211963119641196511966119671196811969119701197111972119731197411975119761197711978119791198011981119821198311984119851198611987119881198911990119911199211993119941199511996119971199811999120001200112002120031200412005120061200712008120091201012011120121201312014120151201612017120181201912020120211202212023120241202512026120271202812029120301203112032120331203412035120361203712038120391204012041120421204312044120451204612047120481204912050120511205212053120541205512056120571205812059120601206112062120631206412065120661206712068120691207012071120721207312074120751207612077120781207912080120811208212083120841208512086120871208812089120901209112092120931209412095120961209712098120991210012101121021210312104121051210612107121081210912110121111211212113121141211512116121171211812119121201212112122121231212412125121261212712128121291213012131121321213312134121351213612137121381213912140121411214212143121441214512146121471214812149121501215112152121531215412155121561215712158121591216012161121621216312164121651216612167121681216912170121711217212173121741217512176121771217812179121801218112182121831218412185121861218712188121891219012191121921219312194121951219612197121981219912200122011220212203122041220512206122071220812209122101221112212122131221412215122161221712218122191222012221122221222312224122251222612227122281222912230122311223212233122341223512236122371223812239122401224112242122431224412245122461224712248122491225012251122521225312254122551225612257122581225912260122611226212263122641226512266122671226812269122701227112272122731227412275122761227712278122791228012281122821228312284122851228612287122881228912290122911229212293122941229512296122971229812299123001230112302123031230412305123061230712308123091231012311123121231312314123151231612317123181231912320123211232212323123241232512326123271232812329123301233112332123331233412335123361233712338123391234012341123421234312344123451234612347123481234912350123511235212353123541235512356123571235812359123601236112362123631236412365123661236712368123691237012371123721237312374123751237612377123781237912380123811238212383123841238512386123871238812389123901239112392123931239412395123961239712398123991240012401124021240312404124051240612407124081240912410124111241212413124141241512416124171241812419124201242112422124231242412425124261242712428124291243012431124321243312434124351243612437124381243912440124411244212443124441244512446124471244812449124501245112452124531245412455124561245712458124591246012461124621246312464124651246612467124681246912470124711247212473124741247512476124771247812479124801248112482124831248412485124861248712488124891249012491124921249312494124951249612497124981249912500125011250212503125041250512506125071250812509125101251112512125131251412515125161251712518125191252012521125221252312524125251252612527125281252912530125311253212533125341253512536125371253812539125401254112542125431254412545125461254712548125491255012551125521255312554125551255612557125581255912560125611256212563125641256512566125671256812569125701257112572125731257412575125761257712578125791258012581125821258312584125851258612587125881258912590125911259212593125941259512596125971259812599126001260112602126031260412605126061260712608126091261012611126121261312614126151261612617126181261912620126211262212623126241262512626126271262812629126301263112632126331263412635126361263712638126391264012641126421264312644126451264612647126481264912650126511265212653126541265512656126571265812659126601266112662126631266412665126661266712668126691267012671126721267312674126751267612677126781267912680126811268212683126841268512686126871268812689126901269112692126931269412695126961269712698126991270012701127021270312704127051270612707127081270912710127111271212713127141271512716127171271812719127201272112722127231272412725127261272712728127291273012731127321273312734127351273612737127381273912740127411274212743127441274512746127471274812749127501275112752127531275412755127561275712758127591276012761127621276312764127651276612767127681276912770127711277212773127741277512776127771277812779127801278112782127831278412785127861278712788127891279012791127921279312794127951279612797127981279912800128011280212803128041280512806128071280812809128101281112812128131281412815128161281712818128191282012821128221282312824128251282612827128281282912830128311283212833128341283512836128371283812839128401284112842128431284412845128461284712848128491285012851128521285312854128551285612857128581285912860128611286212863128641286512866128671286812869128701287112872128731287412875128761287712878128791288012881128821288312884128851288612887128881288912890128911289212893128941289512896128971289812899129001290112902129031290412905129061290712908129091291012911129121291312914129151291612917129181291912920129211292212923129241292512926129271292812929129301293112932129331293412935129361293712938129391294012941129421294312944129451294612947129481294912950129511295212953129541295512956129571295812959129601296112962129631296412965129661296712968129691297012971129721297312974129751297612977129781297912980129811298212983129841298512986129871298812989129901299112992129931299412995129961299712998129991300013001130021300313004130051300613007130081300913010130111301213013130141301513016130171301813019130201302113022130231302413025130261302713028130291303013031130321303313034130351303613037130381303913040130411304213043130441304513046130471304813049130501305113052130531305413055130561305713058130591306013061130621306313064130651306613067130681306913070130711307213073130741307513076130771307813079130801308113082130831308413085130861308713088130891309013091130921309313094130951309613097130981309913100131011310213103131041310513106131071310813109131101311113112131131311413115131161311713118131191312013121131221312313124131251312613127131281312913130131311313213133131341313513136131371313813139131401314113142131431314413145131461314713148131491315013151131521315313154131551315613157131581315913160131611316213163131641316513166131671316813169131701317113172131731317413175131761317713178131791318013181131821318313184131851318613187131881318913190131911319213193131941319513196131971319813199132001320113202132031320413205132061320713208132091321013211132121321313214132151321613217132181321913220132211322213223132241322513226132271322813229132301323113232132331323413235132361323713238132391324013241132421324313244132451324613247132481324913250132511325213253132541325513256132571325813259132601326113262132631326413265132661326713268132691327013271132721327313274132751327613277132781327913280132811328213283132841328513286132871328813289132901329113292132931329413295132961329713298132991330013301133021330313304133051330613307133081330913310133111331213313133141331513316133171331813319133201332113322133231332413325133261332713328133291333013331133321333313334133351333613337133381333913340133411334213343133441334513346133471334813349133501335113352133531335413355133561335713358133591336013361133621336313364133651336613367133681336913370133711337213373133741337513376133771337813379133801338113382133831338413385133861338713388133891339013391133921339313394133951339613397133981339913400134011340213403134041340513406134071340813409134101341113412134131341413415134161341713418134191342013421134221342313424134251342613427134281342913430134311343213433134341343513436134371343813439134401344113442134431344413445134461344713448134491345013451134521345313454134551345613457134581345913460134611346213463134641346513466134671346813469134701347113472134731347413475134761347713478134791348013481134821348313484134851348613487134881348913490134911349213493134941349513496134971349813499135001350113502135031350413505135061350713508135091351013511135121351313514135151351613517135181351913520135211352213523135241352513526135271352813529135301353113532135331353413535135361353713538135391354013541135421354313544135451354613547135481354913550135511355213553135541355513556135571355813559135601356113562135631356413565135661356713568135691357013571135721357313574135751357613577135781357913580135811358213583135841358513586135871358813589135901359113592135931359413595135961359713598135991360013601136021360313604136051360613607136081360913610136111361213613136141361513616136171361813619136201362113622136231362413625136261362713628136291363013631136321363313634136351363613637136381363913640136411364213643136441364513646136471364813649136501365113652136531365413655136561365713658136591366013661136621366313664136651366613667136681366913670136711367213673136741367513676136771367813679136801368113682136831368413685136861368713688136891369013691136921369313694136951369613697136981369913700137011370213703137041370513706137071370813709137101371113712137131371413715137161371713718137191372013721137221372313724137251372613727137281372913730137311373213733137341373513736137371373813739137401374113742137431374413745137461374713748137491375013751137521375313754137551375613757137581375913760137611376213763137641376513766137671376813769137701377113772137731377413775137761377713778137791378013781137821378313784137851378613787137881378913790137911379213793137941379513796137971379813799138001380113802138031380413805138061380713808138091381013811138121381313814138151381613817138181381913820138211382213823138241382513826138271382813829138301383113832138331383413835138361383713838138391384013841138421384313844138451384613847138481384913850138511385213853138541385513856138571385813859138601386113862138631386413865138661386713868138691387013871138721387313874138751387613877138781387913880138811388213883138841388513886138871388813889138901389113892138931389413895138961389713898138991390013901139021390313904139051390613907139081390913910139111391213913139141391513916139171391813919139201392113922139231392413925139261392713928139291393013931139321393313934139351393613937139381393913940139411394213943139441394513946139471394813949139501395113952139531395413955139561395713958139591396013961139621396313964139651396613967139681396913970139711397213973139741397513976139771397813979139801398113982139831398413985139861398713988139891399013991139921399313994139951399613997139981399914000140011400214003140041400514006140071400814009140101401114012140131401414015140161401714018140191402014021140221402314024140251402614027140281402914030140311403214033140341403514036140371403814039140401404114042140431404414045140461404714048140491405014051140521405314054140551405614057140581405914060140611406214063140641406514066140671406814069140701407114072140731407414075140761407714078140791408014081140821408314084140851408614087140881408914090140911409214093140941409514096140971409814099141001410114102141031410414105141061410714108141091411014111141121411314114141151411614117141181411914120141211412214123141241412514126141271412814129141301413114132141331413414135141361413714138141391414014141141421414314144141451414614147141481414914150141511415214153141541415514156141571415814159141601416114162141631416414165141661416714168141691417014171141721417314174141751417614177141781417914180141811418214183141841418514186141871418814189141901419114192141931419414195141961419714198141991420014201142021420314204142051420614207142081420914210142111421214213142141421514216142171421814219142201422114222142231422414225142261422714228142291423014231142321423314234142351423614237142381423914240142411424214243142441424514246142471424814249142501425114252142531425414255142561425714258142591426014261142621426314264142651426614267142681426914270142711427214273142741427514276142771427814279142801428114282142831428414285142861428714288142891429014291142921429314294142951429614297142981429914300143011430214303143041430514306143071430814309143101431114312143131431414315143161431714318143191432014321143221432314324143251432614327143281432914330143311433214333143341433514336143371433814339143401434114342143431434414345143461434714348143491435014351143521435314354143551435614357143581435914360143611436214363143641436514366143671436814369143701437114372143731437414375143761437714378143791438014381143821438314384143851438614387143881438914390143911439214393143941439514396143971439814399144001440114402144031440414405144061440714408144091441014411144121441314414144151441614417144181441914420144211442214423144241442514426144271442814429144301443114432144331443414435144361443714438144391444014441144421444314444144451444614447144481444914450144511445214453144541445514456144571445814459144601446114462144631446414465144661446714468144691447014471144721447314474144751447614477144781447914480144811448214483144841448514486144871448814489144901449114492144931449414495144961449714498144991450014501145021450314504145051450614507145081450914510145111451214513145141451514516145171451814519145201452114522145231452414525145261452714528145291453014531145321453314534145351453614537145381453914540145411454214543145441454514546145471454814549145501455114552145531455414555145561455714558145591456014561145621456314564145651456614567145681456914570145711457214573145741457514576145771457814579145801458114582145831458414585145861458714588145891459014591145921459314594145951459614597145981459914600146011460214603146041460514606146071460814609146101461114612146131461414615146161461714618146191462014621146221462314624146251462614627146281462914630146311463214633146341463514636146371463814639146401464114642146431464414645146461464714648146491465014651146521465314654146551465614657146581465914660146611466214663146641466514666146671466814669146701467114672146731467414675146761467714678146791468014681146821468314684146851468614687146881468914690146911469214693146941469514696146971469814699147001470114702147031470414705147061470714708147091471014711147121471314714147151471614717147181471914720147211472214723147241472514726147271472814729147301473114732147331473414735147361473714738147391474014741147421474314744147451474614747147481474914750147511475214753147541475514756147571475814759147601476114762147631476414765147661476714768147691477014771147721477314774147751477614777147781477914780147811478214783147841478514786147871478814789147901479114792147931479414795147961479714798147991480014801148021480314804148051480614807148081480914810148111481214813148141481514816148171481814819148201482114822148231482414825148261482714828148291483014831148321483314834148351483614837148381483914840148411484214843148441484514846148471484814849148501485114852148531485414855148561485714858148591486014861148621486314864148651486614867148681486914870148711487214873148741487514876148771487814879148801488114882148831488414885148861488714888148891489014891148921489314894148951489614897148981489914900149011490214903149041490514906149071490814909149101491114912149131491414915149161491714918149191492014921149221492314924149251492614927149281492914930149311493214933149341493514936149371493814939149401494114942149431494414945149461494714948149491495014951149521495314954149551495614957149581495914960149611496214963149641496514966149671496814969149701497114972149731497414975149761497714978149791498014981149821498314984149851498614987149881498914990149911499214993149941499514996149971499814999150001500115002150031500415005150061500715008150091501015011150121501315014150151501615017150181501915020150211502215023150241502515026150271502815029150301503115032150331503415035150361503715038150391504015041150421504315044150451504615047150481504915050150511505215053150541505515056150571505815059150601506115062150631506415065150661506715068150691507015071150721507315074150751507615077150781507915080150811508215083150841508515086150871508815089150901509115092150931509415095150961509715098150991510015101151021510315104151051510615107151081510915110151111511215113151141511515116151171511815119151201512115122151231512415125151261512715128151291513015131151321513315134151351513615137151381513915140151411514215143151441514515146151471514815149151501515115152151531515415155151561515715158151591516015161151621516315164151651516615167151681516915170151711517215173151741517515176151771517815179151801518115182151831518415185151861518715188151891519015191151921519315194151951519615197151981519915200152011520215203152041520515206152071520815209152101521115212152131521415215152161521715218152191522015221152221522315224152251522615227152281522915230152311523215233152341523515236152371523815239152401524115242152431524415245152461524715248152491525015251152521525315254152551525615257152581525915260152611526215263152641526515266152671526815269152701527115272152731527415275152761527715278152791528015281152821528315284152851528615287152881528915290152911529215293152941529515296152971529815299153001530115302153031530415305153061530715308153091531015311153121531315314153151531615317153181531915320153211532215323153241532515326153271532815329153301533115332153331533415335153361533715338153391534015341153421534315344153451534615347153481534915350153511535215353153541535515356153571535815359153601536115362153631536415365153661536715368153691537015371153721537315374153751537615377153781537915380153811538215383153841538515386153871538815389153901539115392153931539415395153961539715398153991540015401154021540315404154051540615407154081540915410154111541215413154141541515416154171541815419154201542115422154231542415425154261542715428154291543015431154321543315434154351543615437154381543915440154411544215443154441544515446154471544815449154501545115452154531545415455154561545715458154591546015461154621546315464154651546615467154681546915470154711547215473154741547515476154771547815479154801548115482154831548415485154861548715488154891549015491154921549315494154951549615497154981549915500155011550215503155041550515506155071550815509155101551115512155131551415515155161551715518155191552015521155221552315524155251552615527155281552915530155311553215533155341553515536155371553815539155401554115542155431554415545155461554715548155491555015551155521555315554155551555615557155581555915560155611556215563155641556515566155671556815569155701557115572155731557415575155761557715578155791558015581155821558315584155851558615587155881558915590155911559215593155941559515596155971559815599156001560115602156031560415605156061560715608156091561015611156121561315614156151561615617156181561915620156211562215623156241562515626156271562815629156301563115632156331563415635156361563715638156391564015641156421564315644156451564615647156481564915650156511565215653156541565515656156571565815659156601566115662156631566415665156661566715668156691567015671156721567315674156751567615677156781567915680156811568215683156841568515686156871568815689156901569115692156931569415695156961569715698156991570015701157021570315704157051570615707157081570915710157111571215713157141571515716157171571815719157201572115722157231572415725157261572715728157291573015731157321573315734157351573615737157381573915740157411574215743157441574515746157471574815749157501575115752157531575415755157561575715758157591576015761157621576315764157651576615767157681576915770157711577215773157741577515776157771577815779157801578115782157831578415785157861578715788157891579015791157921579315794157951579615797157981579915800158011580215803158041580515806158071580815809158101581115812158131581415815158161581715818158191582015821158221582315824158251582615827158281582915830158311583215833158341583515836158371583815839158401584115842158431584415845158461584715848158491585015851158521585315854158551585615857158581585915860158611586215863158641586515866158671586815869158701587115872158731587415875158761587715878158791588015881158821588315884158851588615887158881588915890158911589215893158941589515896158971589815899159001590115902159031590415905159061590715908159091591015911159121591315914159151591615917159181591915920159211592215923159241592515926159271592815929159301593115932159331593415935159361593715938159391594015941159421594315944159451594615947159481594915950159511595215953159541595515956159571595815959159601596115962159631596415965159661596715968159691597015971159721597315974159751597615977159781597915980159811598215983159841598515986159871598815989159901599115992159931599415995159961599715998159991600016001160021600316004160051600616007160081600916010160111601216013160141601516016160171601816019160201602116022160231602416025160261602716028160291603016031160321603316034160351603616037160381603916040160411604216043160441604516046160471604816049160501605116052160531605416055160561605716058160591606016061160621606316064160651606616067160681606916070160711607216073160741607516076160771607816079160801608116082160831608416085160861608716088160891609016091160921609316094160951609616097160981609916100161011610216103161041610516106161071610816109161101611116112161131611416115161161611716118161191612016121161221612316124161251612616127161281612916130161311613216133161341613516136161371613816139161401614116142161431614416145161461614716148161491615016151161521615316154161551615616157161581615916160161611616216163161641616516166161671616816169161701617116172161731617416175161761617716178161791618016181161821618316184161851618616187161881618916190161911619216193161941619516196161971619816199162001620116202162031620416205162061620716208162091621016211162121621316214162151621616217162181621916220162211622216223162241622516226162271622816229162301623116232162331623416235162361623716238162391624016241162421624316244162451624616247162481624916250162511625216253162541625516256162571625816259162601626116262162631626416265162661626716268162691627016271162721627316274162751627616277162781627916280162811628216283162841628516286162871628816289162901629116292162931629416295162961629716298162991630016301163021630316304163051630616307163081630916310163111631216313163141631516316163171631816319163201632116322163231632416325163261632716328163291633016331163321633316334163351633616337163381633916340163411634216343163441634516346163471634816349163501635116352163531635416355163561635716358163591636016361163621636316364163651636616367163681636916370163711637216373163741637516376163771637816379163801638116382163831638416385163861638716388163891639016391163921639316394163951639616397163981639916400164011640216403164041640516406164071640816409164101641116412164131641416415164161641716418164191642016421164221642316424164251642616427164281642916430164311643216433164341643516436164371643816439164401644116442164431644416445164461644716448164491645016451164521645316454164551645616457164581645916460164611646216463164641646516466164671646816469164701647116472164731647416475164761647716478164791648016481164821648316484164851648616487164881648916490164911649216493164941649516496164971649816499165001650116502165031650416505165061650716508165091651016511165121651316514165151651616517165181651916520165211652216523165241652516526165271652816529165301653116532165331653416535165361653716538165391654016541165421654316544165451654616547165481654916550165511655216553165541655516556165571655816559165601656116562165631656416565165661656716568165691657016571165721657316574165751657616577165781657916580165811658216583165841658516586165871658816589165901659116592165931659416595165961659716598165991660016601166021660316604166051660616607166081660916610166111661216613166141661516616166171661816619166201662116622166231662416625166261662716628166291663016631166321663316634166351663616637166381663916640166411664216643166441664516646166471664816649166501665116652166531665416655166561665716658166591666016661166621666316664166651666616667166681666916670166711667216673166741667516676166771667816679166801668116682166831668416685166861668716688166891669016691166921669316694166951669616697166981669916700167011670216703167041670516706167071670816709167101671116712167131671416715167161671716718167191672016721167221672316724167251672616727167281672916730167311673216733167341673516736167371673816739167401674116742167431674416745167461674716748167491675016751167521675316754167551675616757167581675916760167611676216763167641676516766167671676816769167701677116772167731677416775167761677716778167791678016781167821678316784167851678616787167881678916790167911679216793167941679516796167971679816799168001680116802168031680416805168061680716808168091681016811168121681316814168151681616817168181681916820168211682216823168241682516826168271682816829168301683116832168331683416835168361683716838168391684016841168421684316844168451684616847168481684916850168511685216853168541685516856168571685816859168601686116862168631686416865168661686716868168691687016871168721687316874168751687616877168781687916880168811688216883168841688516886168871688816889168901689116892168931689416895168961689716898168991690016901169021690316904169051690616907169081690916910169111691216913169141691516916169171691816919169201692116922169231692416925169261692716928169291693016931169321693316934169351693616937169381693916940169411694216943169441694516946169471694816949169501695116952169531695416955169561695716958169591696016961169621696316964169651696616967169681696916970169711697216973169741697516976169771697816979169801698116982169831698416985169861698716988169891699016991169921699316994169951699616997169981699917000170011700217003170041700517006170071700817009170101701117012170131701417015170161701717018170191702017021170221702317024170251702617027170281702917030170311703217033170341703517036170371703817039170401704117042170431704417045170461704717048170491705017051170521705317054170551705617057170581705917060170611706217063170641706517066170671706817069170701707117072170731707417075170761707717078170791708017081170821708317084170851708617087170881708917090170911709217093170941709517096170971709817099171001710117102171031710417105171061710717108171091711017111171121711317114171151711617117171181711917120171211712217123171241712517126171271712817129171301713117132171331713417135171361713717138171391714017141171421714317144171451714617147171481714917150171511715217153171541715517156171571715817159171601716117162171631716417165171661716717168171691717017171171721717317174171751717617177171781717917180171811718217183171841718517186171871718817189171901719117192171931719417195171961719717198171991720017201172021720317204172051720617207172081720917210172111721217213172141721517216172171721817219172201722117222172231722417225172261722717228172291723017231172321723317234172351723617237172381723917240172411724217243172441724517246172471724817249172501725117252172531725417255172561725717258172591726017261172621726317264172651726617267172681726917270172711727217273172741727517276172771727817279172801728117282172831728417285172861728717288172891729017291172921729317294172951729617297172981729917300173011730217303173041730517306173071730817309173101731117312173131731417315173161731717318173191732017321173221732317324173251732617327173281732917330173311733217333173341733517336173371733817339173401734117342173431734417345173461734717348173491735017351173521735317354173551735617357173581735917360173611736217363173641736517366173671736817369173701737117372173731737417375173761737717378173791738017381173821738317384173851738617387173881738917390173911739217393173941739517396173971739817399174001740117402174031740417405174061740717408174091741017411
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include <wlan_ipa_obj_mgmt_api.h>
  20. #include <qdf_types.h>
  21. #include <qdf_lock.h>
  22. #include <qdf_net_types.h>
  23. #include <qdf_lro.h>
  24. #include <qdf_module.h>
  25. #include <hal_hw_headers.h>
  26. #include <hal_api.h>
  27. #include <hif.h>
  28. #include <htt.h>
  29. #include <wdi_event.h>
  30. #include <queue.h>
  31. #include "dp_types.h"
  32. #include "dp_internal.h"
  33. #include "dp_tx.h"
  34. #include "dp_tx_desc.h"
  35. #include "dp_rx.h"
  36. #ifdef DP_RATETABLE_SUPPORT
  37. #include "dp_ratetable.h"
  38. #endif
  39. #include <cdp_txrx_handle.h>
  40. #include <wlan_cfg.h>
  41. #include <wlan_utility.h>
  42. #include "cdp_txrx_cmn_struct.h"
  43. #include "cdp_txrx_stats_struct.h"
  44. #include "cdp_txrx_cmn_reg.h"
  45. #include <qdf_util.h>
  46. #include "dp_peer.h"
  47. #include "htt_stats.h"
  48. #include "dp_htt.h"
  49. #ifdef WLAN_SUPPORT_RX_FISA
  50. #include <wlan_dp_fisa_rx.h>
  51. #endif
  52. #include "htt_ppdu_stats.h"
  53. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  54. #include "cfg_ucfg_api.h"
  55. #include <wlan_module_ids.h>
  56. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  57. #include "cdp_txrx_flow_ctrl_v2.h"
  58. #else
  59. static inline void
  60. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  61. {
  62. return;
  63. }
  64. #endif
  65. #ifdef WIFI_MONITOR_SUPPORT
  66. #include <dp_mon.h>
  67. #endif
  68. #include "dp_ipa.h"
  69. #ifdef FEATURE_WDS
  70. #include "dp_txrx_wds.h"
  71. #endif
  72. #ifdef WLAN_SUPPORT_MSCS
  73. #include "dp_mscs.h"
  74. #endif
  75. #ifdef WLAN_SUPPORT_MESH_LATENCY
  76. #include "dp_mesh_latency.h"
  77. #endif
  78. #ifdef WLAN_SUPPORT_SCS
  79. #include "dp_scs.h"
  80. #endif
  81. #ifdef ATH_SUPPORT_IQUE
  82. #include "dp_txrx_me.h"
  83. #endif
  84. #if defined(DP_CON_MON)
  85. #ifndef REMOVE_PKT_LOG
  86. #include <pktlog_ac_api.h>
  87. #include <pktlog_ac.h>
  88. #endif
  89. #endif
  90. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  91. #include <wlan_dp_swlm.h>
  92. #endif
  93. #ifdef CONFIG_SAWF_DEF_QUEUES
  94. #include "dp_sawf.h"
  95. #endif
  96. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  97. #include <target_if_dp.h>
  98. #endif
  99. #ifdef WLAN_FEATURE_STATS_EXT
  100. #define INIT_RX_HW_STATS_LOCK(_soc) \
  101. qdf_spinlock_create(&(_soc)->rx_hw_stats_lock)
  102. #define DEINIT_RX_HW_STATS_LOCK(_soc) \
  103. qdf_spinlock_destroy(&(_soc)->rx_hw_stats_lock)
  104. #else
  105. #define INIT_RX_HW_STATS_LOCK(_soc) /* no op */
  106. #define DEINIT_RX_HW_STATS_LOCK(_soc) /* no op */
  107. #endif
  108. #if defined(DP_PEER_EXTENDED_API) || defined(WLAN_DP_PENDING_MEM_FLUSH)
  109. #define SET_PEER_REF_CNT_ONE(_peer) \
  110. qdf_atomic_set(&(_peer)->ref_cnt, 1)
  111. #else
  112. #define SET_PEER_REF_CNT_ONE(_peer)
  113. #endif
  114. #ifdef WLAN_SYSFS_DP_STATS
  115. /* sysfs event wait time for firmware stat request unit milliseconds */
  116. #define WLAN_SYSFS_STAT_REQ_WAIT_MS 3000
  117. #endif
  118. #ifdef QCA_DP_ENABLE_TX_COMP_RING4
  119. #define TXCOMP_RING4_NUM 3
  120. #else
  121. #define TXCOMP_RING4_NUM WBM2SW_TXCOMP_RING4_NUM
  122. #endif
  123. #ifdef QCA_DP_TX_FW_METADATA_V2
  124. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  125. HTT_TX_TCL_METADATA_V2_PDEV_ID_SET(_var, _val)
  126. #else
  127. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  128. HTT_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)
  129. #endif
  130. QDF_COMPILE_TIME_ASSERT(max_rx_rings_check,
  131. MAX_REO_DEST_RINGS == CDP_MAX_RX_RINGS);
  132. QDF_COMPILE_TIME_ASSERT(max_tx_rings_check,
  133. MAX_TCL_DATA_RINGS == CDP_MAX_TX_COMP_RINGS);
  134. #define dp_init_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_INIT, params)
  135. #define dp_init_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_INIT, params)
  136. #define dp_init_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_INIT, params)
  137. #define dp_init_info(params...) \
  138. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_INIT, ## params)
  139. #define dp_init_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_INIT, params)
  140. #define dp_vdev_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_VDEV, params)
  141. #define dp_vdev_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_VDEV, params)
  142. #define dp_vdev_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_VDEV, params)
  143. #define dp_vdev_info(params...) \
  144. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_VDEV, ## params)
  145. #define dp_vdev_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_VDEV, params)
  146. void dp_configure_arch_ops(struct dp_soc *soc);
  147. qdf_size_t dp_get_soc_context_size(uint16_t device_id);
  148. /*
  149. * The max size of cdp_peer_stats_param_t is limited to 16 bytes.
  150. * If the buffer size is exceeding this size limit,
  151. * dp_txrx_get_peer_stats is to be used instead.
  152. */
  153. QDF_COMPILE_TIME_ASSERT(cdp_peer_stats_param_t_max_size,
  154. (sizeof(cdp_peer_stats_param_t) <= 16));
  155. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  156. /*
  157. * If WLAN_CFG_INT_NUM_CONTEXTS is changed, HIF_NUM_INT_CONTEXTS
  158. * also should be updated accordingly
  159. */
  160. QDF_COMPILE_TIME_ASSERT(num_intr_grps,
  161. HIF_NUM_INT_CONTEXTS == WLAN_CFG_INT_NUM_CONTEXTS);
  162. /*
  163. * HIF_EVENT_HIST_MAX should always be power of 2
  164. */
  165. QDF_COMPILE_TIME_ASSERT(hif_event_history_size,
  166. (HIF_EVENT_HIST_MAX & (HIF_EVENT_HIST_MAX - 1)) == 0);
  167. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  168. /*
  169. * If WLAN_CFG_INT_NUM_CONTEXTS is changed,
  170. * WLAN_CFG_INT_NUM_CONTEXTS_MAX should also be updated
  171. */
  172. QDF_COMPILE_TIME_ASSERT(wlan_cfg_num_int_ctxs,
  173. WLAN_CFG_INT_NUM_CONTEXTS_MAX >=
  174. WLAN_CFG_INT_NUM_CONTEXTS);
  175. static QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl);
  176. static QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl);
  177. static void dp_pdev_srng_deinit(struct dp_pdev *pdev);
  178. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev);
  179. static void dp_pdev_srng_free(struct dp_pdev *pdev);
  180. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev);
  181. static void dp_soc_srng_deinit(struct dp_soc *soc);
  182. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc);
  183. static void dp_soc_srng_free(struct dp_soc *soc);
  184. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc);
  185. static void dp_soc_cfg_init(struct dp_soc *soc);
  186. static void dp_soc_cfg_attach(struct dp_soc *soc);
  187. static inline
  188. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  189. struct cdp_pdev_attach_params *params);
  190. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id);
  191. static QDF_STATUS
  192. dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  193. HTC_HANDLE htc_handle,
  194. qdf_device_t qdf_osdev,
  195. uint8_t pdev_id);
  196. static QDF_STATUS
  197. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id, int force);
  198. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc);
  199. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc);
  200. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  201. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc,
  202. uint8_t pdev_id,
  203. int force);
  204. static struct dp_soc *
  205. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  206. struct cdp_soc_attach_params *params);
  207. static inline QDF_STATUS dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl,
  208. uint8_t vdev_id,
  209. uint8_t *peer_mac_addr,
  210. enum cdp_peer_type peer_type);
  211. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  212. uint8_t vdev_id,
  213. uint8_t *peer_mac, uint32_t bitmap,
  214. enum cdp_peer_type peer_type);
  215. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  216. bool unmap_only,
  217. bool mlo_peers_only);
  218. #ifdef ENABLE_VERBOSE_DEBUG
  219. bool is_dp_verbose_debug_enabled;
  220. #endif
  221. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  222. static bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  223. static void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  224. bool enable);
  225. static inline void
  226. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  227. struct cdp_cfr_rcc_stats *cfr_rcc_stats);
  228. static inline void
  229. dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  230. #endif
  231. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  232. uint8_t index);
  233. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index);
  234. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index);
  235. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  236. uint8_t index);
  237. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  238. enum hal_ring_type ring_type,
  239. int ring_num);
  240. #ifdef DP_UMAC_HW_RESET_SUPPORT
  241. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc);
  242. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc);
  243. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc);
  244. #endif
  245. #define DP_INTR_POLL_TIMER_MS 5
  246. #define MON_VDEV_TIMER_INIT 0x1
  247. #define MON_VDEV_TIMER_RUNNING 0x2
  248. #define DP_MCS_LENGTH (6*MAX_MCS)
  249. #define DP_CURR_FW_STATS_AVAIL 19
  250. #define DP_HTT_DBG_EXT_STATS_MAX 256
  251. #define DP_MAX_SLEEP_TIME 100
  252. #ifndef QCA_WIFI_3_0_EMU
  253. #define SUSPEND_DRAIN_WAIT 500
  254. #else
  255. #define SUSPEND_DRAIN_WAIT 3000
  256. #endif
  257. #ifdef IPA_OFFLOAD
  258. /* Exclude IPA rings from the interrupt context */
  259. #define TX_RING_MASK_VAL 0xb
  260. #define RX_RING_MASK_VAL 0x7
  261. #else
  262. #define TX_RING_MASK_VAL 0xF
  263. #define RX_RING_MASK_VAL 0xF
  264. #endif
  265. #define STR_MAXLEN 64
  266. #define RNG_ERR "SRNG setup failed for"
  267. /*
  268. * default_dscp_tid_map - Default DSCP-TID mapping
  269. *
  270. * DSCP TID
  271. * 000000 0
  272. * 001000 1
  273. * 010000 2
  274. * 011000 3
  275. * 100000 4
  276. * 101000 5
  277. * 110000 6
  278. * 111000 7
  279. */
  280. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  281. 0, 0, 0, 0, 0, 0, 0, 0,
  282. 1, 1, 1, 1, 1, 1, 1, 1,
  283. 2, 2, 2, 2, 2, 2, 2, 2,
  284. 3, 3, 3, 3, 3, 3, 3, 3,
  285. 4, 4, 4, 4, 4, 4, 4, 4,
  286. 5, 5, 5, 5, 5, 5, 5, 5,
  287. 6, 6, 6, 6, 6, 6, 6, 6,
  288. 7, 7, 7, 7, 7, 7, 7, 7,
  289. };
  290. /*
  291. * default_pcp_tid_map - Default PCP-TID mapping
  292. *
  293. * PCP TID
  294. * 000 0
  295. * 001 1
  296. * 010 2
  297. * 011 3
  298. * 100 4
  299. * 101 5
  300. * 110 6
  301. * 111 7
  302. */
  303. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  304. 0, 1, 2, 3, 4, 5, 6, 7,
  305. };
  306. /*
  307. * Cpu to tx ring map
  308. */
  309. uint8_t
  310. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS_MAX] = {
  311. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  312. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  313. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  314. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  315. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3},
  316. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  317. {0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1}
  318. #endif
  319. };
  320. qdf_export_symbol(dp_cpu_ring_map);
  321. /**
  322. * enum dp_stats_type - Select the type of statistics
  323. * @STATS_FW: Firmware-based statistic
  324. * @STATS_HOST: Host-based statistic
  325. * @STATS_TYPE_MAX: maximum enumeration
  326. */
  327. enum dp_stats_type {
  328. STATS_FW = 0,
  329. STATS_HOST = 1,
  330. STATS_TYPE_MAX = 2,
  331. };
  332. /**
  333. * enum dp_fw_stats - General Firmware statistics options
  334. * @TXRX_FW_STATS_INVALID: statistic is not available
  335. */
  336. enum dp_fw_stats {
  337. TXRX_FW_STATS_INVALID = -1,
  338. };
  339. /*
  340. * dp_stats_mapping_table - Firmware and Host statistics
  341. * currently supported
  342. */
  343. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  344. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  345. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  346. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  347. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  348. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  349. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  350. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  351. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  352. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  353. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  354. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  355. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  356. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  357. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  358. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  359. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  360. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  361. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  362. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  363. /* Last ENUM for HTT FW STATS */
  364. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  365. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  366. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  367. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  368. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  369. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  370. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  371. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  372. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  373. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  374. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  375. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  376. {TXRX_FW_STATS_INVALID, TXRX_NAPI_STATS},
  377. {TXRX_FW_STATS_INVALID, TXRX_SOC_INTERRUPT_STATS},
  378. {TXRX_FW_STATS_INVALID, TXRX_SOC_FSE_STATS},
  379. {TXRX_FW_STATS_INVALID, TXRX_HAL_REG_WRITE_STATS},
  380. {TXRX_FW_STATS_INVALID, TXRX_SOC_REO_HW_DESC_DUMP},
  381. {TXRX_FW_STATS_INVALID, TXRX_SOC_WBM_IDLE_HPTP_DUMP},
  382. {TXRX_FW_STATS_INVALID, TXRX_SRNG_USAGE_WM_STATS},
  383. {HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT, TXRX_HOST_STATS_INVALID},
  384. {HTT_DBG_EXT_STATS_TX_SOUNDING_INFO, TXRX_HOST_STATS_INVALID}
  385. };
  386. /* MCL specific functions */
  387. #if defined(DP_CON_MON)
  388. #ifdef DP_CON_MON_MSI_ENABLED
  389. /**
  390. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  391. * @soc: pointer to dp_soc handle
  392. * @intr_ctx_num: interrupt context number for which mon mask is needed
  393. *
  394. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  395. * This function is returning 0, since in interrupt mode(softirq based RX),
  396. * we donot want to process monitor mode rings in a softirq.
  397. *
  398. * So, in case packet log is enabled for SAP/STA/P2P modes,
  399. * regular interrupt processing will not process monitor mode rings. It would be
  400. * done in a separate timer context.
  401. *
  402. * Return: 0
  403. */
  404. static inline uint32_t
  405. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  406. {
  407. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  408. }
  409. #else
  410. /**
  411. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  412. * @soc: pointer to dp_soc handle
  413. * @intr_ctx_num: interrupt context number for which mon mask is needed
  414. *
  415. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  416. * This function is returning 0, since in interrupt mode(softirq based RX),
  417. * we donot want to process monitor mode rings in a softirq.
  418. *
  419. * So, in case packet log is enabled for SAP/STA/P2P modes,
  420. * regular interrupt processing will not process monitor mode rings. It would be
  421. * done in a separate timer context.
  422. *
  423. * Return: 0
  424. */
  425. static inline uint32_t
  426. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  427. {
  428. return 0;
  429. }
  430. #endif
  431. #ifdef IPA_OFFLOAD
  432. /**
  433. * dp_get_num_rx_contexts() - get number of RX contexts
  434. * @soc_hdl: cdp opaque soc handle
  435. *
  436. * Return: number of RX contexts
  437. */
  438. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  439. {
  440. int num_rx_contexts;
  441. uint32_t reo_ring_map;
  442. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  443. reo_ring_map = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  444. switch (soc->arch_id) {
  445. case CDP_ARCH_TYPE_BE:
  446. /* 2 REO rings are used for IPA */
  447. reo_ring_map &= ~(BIT(3) | BIT(7));
  448. break;
  449. case CDP_ARCH_TYPE_LI:
  450. /* 1 REO ring is used for IPA */
  451. reo_ring_map &= ~BIT(3);
  452. break;
  453. default:
  454. dp_err("unknown arch_id 0x%x", soc->arch_id);
  455. QDF_BUG(0);
  456. }
  457. /*
  458. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  459. * in future
  460. */
  461. num_rx_contexts = qdf_get_hweight32(reo_ring_map);
  462. return num_rx_contexts;
  463. }
  464. #else
  465. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  466. {
  467. int num_rx_contexts;
  468. uint32_t reo_config;
  469. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  470. reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  471. /*
  472. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  473. * in future
  474. */
  475. num_rx_contexts = qdf_get_hweight32(reo_config);
  476. return num_rx_contexts;
  477. }
  478. #endif
  479. #else
  480. /**
  481. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  482. * @soc: pointer to dp_soc handle
  483. * @intr_ctx_num: interrupt context number for which mon mask is needed
  484. *
  485. * Return: mon mask value
  486. */
  487. static inline
  488. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  489. {
  490. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  491. }
  492. void dp_soc_reset_mon_intr_mask(struct dp_soc *soc)
  493. {
  494. int i;
  495. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  496. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  497. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  498. }
  499. }
  500. qdf_export_symbol(dp_soc_reset_mon_intr_mask);
  501. /**
  502. * dp_service_lmac_rings()- timer to reap lmac rings
  503. * @arg: SoC Handle
  504. *
  505. * Return:
  506. *
  507. */
  508. static void dp_service_lmac_rings(void *arg)
  509. {
  510. struct dp_soc *soc = (struct dp_soc *)arg;
  511. int ring = 0, i;
  512. struct dp_pdev *pdev = NULL;
  513. union dp_rx_desc_list_elem_t *desc_list = NULL;
  514. union dp_rx_desc_list_elem_t *tail = NULL;
  515. /* Process LMAC interrupts */
  516. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  517. int mac_for_pdev = ring;
  518. struct dp_srng *rx_refill_buf_ring;
  519. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  520. if (!pdev)
  521. continue;
  522. rx_refill_buf_ring = &soc->rx_refill_buf_ring[mac_for_pdev];
  523. dp_monitor_process(soc, NULL, mac_for_pdev,
  524. QCA_NAPI_BUDGET);
  525. for (i = 0;
  526. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  527. dp_rxdma_err_process(&soc->intr_ctx[i], soc,
  528. mac_for_pdev,
  529. QCA_NAPI_BUDGET);
  530. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF,
  531. mac_for_pdev))
  532. dp_rx_buffers_replenish(soc, mac_for_pdev,
  533. rx_refill_buf_ring,
  534. &soc->rx_desc_buf[mac_for_pdev],
  535. 0, &desc_list, &tail, false);
  536. }
  537. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  538. }
  539. #endif
  540. #ifdef FEATURE_MEC
  541. void dp_peer_mec_flush_entries(struct dp_soc *soc)
  542. {
  543. unsigned int index;
  544. struct dp_mec_entry *mecentry, *mecentry_next;
  545. TAILQ_HEAD(, dp_mec_entry) free_list;
  546. TAILQ_INIT(&free_list);
  547. if (!soc->mec_hash.mask)
  548. return;
  549. if (!soc->mec_hash.bins)
  550. return;
  551. if (!qdf_atomic_read(&soc->mec_cnt))
  552. return;
  553. qdf_spin_lock_bh(&soc->mec_lock);
  554. for (index = 0; index <= soc->mec_hash.mask; index++) {
  555. if (!TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  556. TAILQ_FOREACH_SAFE(mecentry, &soc->mec_hash.bins[index],
  557. hash_list_elem, mecentry_next) {
  558. dp_peer_mec_detach_entry(soc, mecentry, &free_list);
  559. }
  560. }
  561. }
  562. qdf_spin_unlock_bh(&soc->mec_lock);
  563. dp_peer_mec_free_list(soc, &free_list);
  564. }
  565. /**
  566. * dp_print_mec_stats() - Dump MEC entries in table
  567. * @soc: Datapath soc handle
  568. *
  569. * Return: none
  570. */
  571. static void dp_print_mec_stats(struct dp_soc *soc)
  572. {
  573. int i;
  574. uint32_t index;
  575. struct dp_mec_entry *mecentry = NULL, *mec_list;
  576. uint32_t num_entries = 0;
  577. DP_PRINT_STATS("MEC Stats:");
  578. DP_PRINT_STATS(" Entries Added = %d", soc->stats.mec.added);
  579. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.mec.deleted);
  580. if (!qdf_atomic_read(&soc->mec_cnt))
  581. return;
  582. mec_list = qdf_mem_malloc(sizeof(*mecentry) * DP_PEER_MAX_MEC_ENTRY);
  583. if (!mec_list) {
  584. dp_peer_warn("%pK: failed to allocate mec_list", soc);
  585. return;
  586. }
  587. DP_PRINT_STATS("MEC Table:");
  588. for (index = 0; index <= soc->mec_hash.mask; index++) {
  589. qdf_spin_lock_bh(&soc->mec_lock);
  590. if (TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  591. qdf_spin_unlock_bh(&soc->mec_lock);
  592. continue;
  593. }
  594. TAILQ_FOREACH(mecentry, &soc->mec_hash.bins[index],
  595. hash_list_elem) {
  596. qdf_mem_copy(&mec_list[num_entries], mecentry,
  597. sizeof(*mecentry));
  598. num_entries++;
  599. }
  600. qdf_spin_unlock_bh(&soc->mec_lock);
  601. }
  602. if (!num_entries) {
  603. qdf_mem_free(mec_list);
  604. return;
  605. }
  606. for (i = 0; i < num_entries; i++) {
  607. DP_PRINT_STATS("%6d mac_addr = " QDF_MAC_ADDR_FMT
  608. " is_active = %d pdev_id = %d vdev_id = %d",
  609. i,
  610. QDF_MAC_ADDR_REF(mec_list[i].mac_addr.raw),
  611. mec_list[i].is_active,
  612. mec_list[i].pdev_id,
  613. mec_list[i].vdev_id);
  614. }
  615. qdf_mem_free(mec_list);
  616. }
  617. #else
  618. static void dp_print_mec_stats(struct dp_soc *soc)
  619. {
  620. }
  621. #endif
  622. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  623. uint8_t vdev_id,
  624. uint8_t *peer_mac,
  625. uint8_t *mac_addr,
  626. enum cdp_txrx_ast_entry_type type,
  627. uint32_t flags)
  628. {
  629. int ret = -1;
  630. QDF_STATUS status = QDF_STATUS_SUCCESS;
  631. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  632. peer_mac, 0, vdev_id,
  633. DP_MOD_ID_CDP);
  634. if (!peer) {
  635. dp_peer_debug("Peer is NULL!");
  636. return ret;
  637. }
  638. status = dp_peer_add_ast((struct dp_soc *)soc_hdl,
  639. peer,
  640. mac_addr,
  641. type,
  642. flags);
  643. if ((status == QDF_STATUS_SUCCESS) ||
  644. (status == QDF_STATUS_E_ALREADY) ||
  645. (status == QDF_STATUS_E_AGAIN))
  646. ret = 0;
  647. dp_hmwds_ast_add_notify(peer, mac_addr,
  648. type, status, false);
  649. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  650. return ret;
  651. }
  652. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  653. uint8_t vdev_id,
  654. uint8_t *peer_mac,
  655. uint8_t *wds_macaddr,
  656. uint32_t flags)
  657. {
  658. int status = -1;
  659. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  660. struct dp_ast_entry *ast_entry = NULL;
  661. struct dp_peer *peer;
  662. if (soc->ast_offload_support)
  663. return status;
  664. peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  665. peer_mac, 0, vdev_id,
  666. DP_MOD_ID_CDP);
  667. if (!peer) {
  668. dp_peer_debug("Peer is NULL!");
  669. return status;
  670. }
  671. qdf_spin_lock_bh(&soc->ast_lock);
  672. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  673. peer->vdev->pdev->pdev_id);
  674. if (ast_entry) {
  675. status = dp_peer_update_ast(soc,
  676. peer,
  677. ast_entry, flags);
  678. }
  679. qdf_spin_unlock_bh(&soc->ast_lock);
  680. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  681. return status;
  682. }
  683. /**
  684. * dp_peer_reset_ast_entries() - Deletes all HMWDS entries for a peer
  685. * @soc: Datapath SOC handle
  686. * @peer: DP peer
  687. * @arg: callback argument
  688. *
  689. * Return: None
  690. */
  691. static void
  692. dp_peer_reset_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  693. {
  694. struct dp_ast_entry *ast_entry = NULL;
  695. struct dp_ast_entry *tmp_ast_entry;
  696. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  697. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  698. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  699. dp_peer_del_ast(soc, ast_entry);
  700. }
  701. }
  702. /**
  703. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  704. * @soc_hdl: Datapath SOC handle
  705. * @wds_macaddr: WDS entry MAC Address
  706. * @peer_mac_addr: WDS entry MAC Address
  707. * @vdev_id: id of vdev handle
  708. *
  709. * Return: QDF_STATUS
  710. */
  711. static QDF_STATUS dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  712. uint8_t *wds_macaddr,
  713. uint8_t *peer_mac_addr,
  714. uint8_t vdev_id)
  715. {
  716. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  717. struct dp_ast_entry *ast_entry = NULL;
  718. struct dp_peer *peer;
  719. struct dp_pdev *pdev;
  720. struct dp_vdev *vdev;
  721. if (soc->ast_offload_support)
  722. return QDF_STATUS_E_FAILURE;
  723. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  724. if (!vdev)
  725. return QDF_STATUS_E_FAILURE;
  726. pdev = vdev->pdev;
  727. if (peer_mac_addr) {
  728. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  729. 0, vdev->vdev_id,
  730. DP_MOD_ID_CDP);
  731. if (!peer) {
  732. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  733. return QDF_STATUS_E_FAILURE;
  734. }
  735. qdf_spin_lock_bh(&soc->ast_lock);
  736. dp_peer_reset_ast_entries(soc, peer, NULL);
  737. qdf_spin_unlock_bh(&soc->ast_lock);
  738. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  739. } else if (wds_macaddr) {
  740. qdf_spin_lock_bh(&soc->ast_lock);
  741. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  742. pdev->pdev_id);
  743. if (ast_entry) {
  744. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  745. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  746. dp_peer_del_ast(soc, ast_entry);
  747. }
  748. qdf_spin_unlock_bh(&soc->ast_lock);
  749. }
  750. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  751. return QDF_STATUS_SUCCESS;
  752. }
  753. /**
  754. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  755. * @soc_hdl: Datapath SOC handle
  756. * @vdev_id: id of vdev object
  757. *
  758. * Return: QDF_STATUS
  759. */
  760. static QDF_STATUS
  761. dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  762. uint8_t vdev_id)
  763. {
  764. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  765. if (soc->ast_offload_support)
  766. return QDF_STATUS_SUCCESS;
  767. qdf_spin_lock_bh(&soc->ast_lock);
  768. dp_soc_iterate_peer(soc, dp_peer_reset_ast_entries, NULL,
  769. DP_MOD_ID_CDP);
  770. qdf_spin_unlock_bh(&soc->ast_lock);
  771. return QDF_STATUS_SUCCESS;
  772. }
  773. /**
  774. * dp_peer_flush_ast_entries() - Delete all wds and hmwds ast entries of a peer
  775. * @soc: Datapath SOC
  776. * @peer: Datapath peer
  777. * @arg: arg to callback
  778. *
  779. * Return: None
  780. */
  781. static void
  782. dp_peer_flush_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  783. {
  784. struct dp_ast_entry *ase = NULL;
  785. struct dp_ast_entry *temp_ase;
  786. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  787. if ((ase->type ==
  788. CDP_TXRX_AST_TYPE_STATIC) ||
  789. (ase->type ==
  790. CDP_TXRX_AST_TYPE_SELF) ||
  791. (ase->type ==
  792. CDP_TXRX_AST_TYPE_STA_BSS))
  793. continue;
  794. dp_peer_del_ast(soc, ase);
  795. }
  796. }
  797. /**
  798. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  799. * @soc_hdl: Datapath SOC handle
  800. *
  801. * Return: None
  802. */
  803. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  804. {
  805. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  806. qdf_spin_lock_bh(&soc->ast_lock);
  807. dp_soc_iterate_peer(soc, dp_peer_flush_ast_entries, NULL,
  808. DP_MOD_ID_CDP);
  809. qdf_spin_unlock_bh(&soc->ast_lock);
  810. dp_peer_mec_flush_entries(soc);
  811. }
  812. #if defined(IPA_WDS_EASYMESH_FEATURE) && defined(FEATURE_AST)
  813. /**
  814. * dp_peer_send_wds_disconnect() - Send Disconnect event to IPA for each peer
  815. * @soc: Datapath SOC
  816. * @peer: Datapath peer
  817. *
  818. * Return: None
  819. */
  820. static void
  821. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  822. {
  823. struct dp_ast_entry *ase = NULL;
  824. struct dp_ast_entry *temp_ase;
  825. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  826. if (ase->type == CDP_TXRX_AST_TYPE_WDS) {
  827. soc->cdp_soc.ol_ops->peer_send_wds_disconnect(soc->ctrl_psoc,
  828. ase->mac_addr.raw,
  829. ase->vdev_id);
  830. }
  831. }
  832. }
  833. #elif defined(FEATURE_AST)
  834. static void
  835. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  836. {
  837. }
  838. #endif
  839. /**
  840. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  841. * and return ast entry information
  842. * of first ast entry found in the
  843. * table with given mac address
  844. * @soc_hdl: data path soc handle
  845. * @ast_mac_addr: AST entry mac address
  846. * @ast_entry_info: ast entry information
  847. *
  848. * Return: true if ast entry found with ast_mac_addr
  849. * false if ast entry not found
  850. */
  851. static bool dp_peer_get_ast_info_by_soc_wifi3
  852. (struct cdp_soc_t *soc_hdl,
  853. uint8_t *ast_mac_addr,
  854. struct cdp_ast_entry_info *ast_entry_info)
  855. {
  856. struct dp_ast_entry *ast_entry = NULL;
  857. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  858. struct dp_peer *peer = NULL;
  859. if (soc->ast_offload_support)
  860. return false;
  861. qdf_spin_lock_bh(&soc->ast_lock);
  862. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  863. if ((!ast_entry) ||
  864. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  865. qdf_spin_unlock_bh(&soc->ast_lock);
  866. return false;
  867. }
  868. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  869. DP_MOD_ID_AST);
  870. if (!peer) {
  871. qdf_spin_unlock_bh(&soc->ast_lock);
  872. return false;
  873. }
  874. ast_entry_info->type = ast_entry->type;
  875. ast_entry_info->pdev_id = ast_entry->pdev_id;
  876. ast_entry_info->vdev_id = ast_entry->vdev_id;
  877. ast_entry_info->peer_id = ast_entry->peer_id;
  878. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  879. &peer->mac_addr.raw[0],
  880. QDF_MAC_ADDR_SIZE);
  881. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  882. qdf_spin_unlock_bh(&soc->ast_lock);
  883. return true;
  884. }
  885. /**
  886. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  887. * and return ast entry information
  888. * if mac address and pdev_id matches
  889. * @soc_hdl: data path soc handle
  890. * @ast_mac_addr: AST entry mac address
  891. * @pdev_id: pdev_id
  892. * @ast_entry_info: ast entry information
  893. *
  894. * Return: true if ast entry found with ast_mac_addr
  895. * false if ast entry not found
  896. */
  897. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  898. (struct cdp_soc_t *soc_hdl,
  899. uint8_t *ast_mac_addr,
  900. uint8_t pdev_id,
  901. struct cdp_ast_entry_info *ast_entry_info)
  902. {
  903. struct dp_ast_entry *ast_entry;
  904. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  905. struct dp_peer *peer = NULL;
  906. if (soc->ast_offload_support)
  907. return false;
  908. qdf_spin_lock_bh(&soc->ast_lock);
  909. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr,
  910. pdev_id);
  911. if ((!ast_entry) ||
  912. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  913. qdf_spin_unlock_bh(&soc->ast_lock);
  914. return false;
  915. }
  916. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  917. DP_MOD_ID_AST);
  918. if (!peer) {
  919. qdf_spin_unlock_bh(&soc->ast_lock);
  920. return false;
  921. }
  922. ast_entry_info->type = ast_entry->type;
  923. ast_entry_info->pdev_id = ast_entry->pdev_id;
  924. ast_entry_info->vdev_id = ast_entry->vdev_id;
  925. ast_entry_info->peer_id = ast_entry->peer_id;
  926. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  927. &peer->mac_addr.raw[0],
  928. QDF_MAC_ADDR_SIZE);
  929. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  930. qdf_spin_unlock_bh(&soc->ast_lock);
  931. return true;
  932. }
  933. /**
  934. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  935. * with given mac address
  936. * @soc_handle: data path soc handle
  937. * @mac_addr: AST entry mac address
  938. * @callback: callback function to called on ast delete response from FW
  939. * @cookie: argument to be passed to callback
  940. *
  941. * Return: QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  942. * is sent
  943. * QDF_STATUS_E_INVAL false if ast entry not found
  944. */
  945. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  946. uint8_t *mac_addr,
  947. txrx_ast_free_cb callback,
  948. void *cookie)
  949. {
  950. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  951. struct dp_ast_entry *ast_entry = NULL;
  952. txrx_ast_free_cb cb = NULL;
  953. void *arg = NULL;
  954. if (soc->ast_offload_support)
  955. return -QDF_STATUS_E_INVAL;
  956. qdf_spin_lock_bh(&soc->ast_lock);
  957. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  958. if (!ast_entry) {
  959. qdf_spin_unlock_bh(&soc->ast_lock);
  960. return -QDF_STATUS_E_INVAL;
  961. }
  962. if (ast_entry->callback) {
  963. cb = ast_entry->callback;
  964. arg = ast_entry->cookie;
  965. }
  966. ast_entry->callback = callback;
  967. ast_entry->cookie = cookie;
  968. /*
  969. * if delete_in_progress is set AST delete is sent to target
  970. * and host is waiting for response should not send delete
  971. * again
  972. */
  973. if (!ast_entry->delete_in_progress)
  974. dp_peer_del_ast(soc, ast_entry);
  975. qdf_spin_unlock_bh(&soc->ast_lock);
  976. if (cb) {
  977. cb(soc->ctrl_psoc,
  978. dp_soc_to_cdp_soc(soc),
  979. arg,
  980. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  981. }
  982. return QDF_STATUS_SUCCESS;
  983. }
  984. /**
  985. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  986. * table if mac address and pdev_id matches
  987. * @soc_handle: data path soc handle
  988. * @mac_addr: AST entry mac address
  989. * @pdev_id: pdev id
  990. * @callback: callback function to called on ast delete response from FW
  991. * @cookie: argument to be passed to callback
  992. *
  993. * Return: QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  994. * is sent
  995. * QDF_STATUS_E_INVAL false if ast entry not found
  996. */
  997. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  998. uint8_t *mac_addr,
  999. uint8_t pdev_id,
  1000. txrx_ast_free_cb callback,
  1001. void *cookie)
  1002. {
  1003. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  1004. struct dp_ast_entry *ast_entry;
  1005. txrx_ast_free_cb cb = NULL;
  1006. void *arg = NULL;
  1007. if (soc->ast_offload_support)
  1008. return -QDF_STATUS_E_INVAL;
  1009. qdf_spin_lock_bh(&soc->ast_lock);
  1010. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  1011. if (!ast_entry) {
  1012. qdf_spin_unlock_bh(&soc->ast_lock);
  1013. return -QDF_STATUS_E_INVAL;
  1014. }
  1015. if (ast_entry->callback) {
  1016. cb = ast_entry->callback;
  1017. arg = ast_entry->cookie;
  1018. }
  1019. ast_entry->callback = callback;
  1020. ast_entry->cookie = cookie;
  1021. /*
  1022. * if delete_in_progress is set AST delete is sent to target
  1023. * and host is waiting for response should not sent delete
  1024. * again
  1025. */
  1026. if (!ast_entry->delete_in_progress)
  1027. dp_peer_del_ast(soc, ast_entry);
  1028. qdf_spin_unlock_bh(&soc->ast_lock);
  1029. if (cb) {
  1030. cb(soc->ctrl_psoc,
  1031. dp_soc_to_cdp_soc(soc),
  1032. arg,
  1033. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  1034. }
  1035. return QDF_STATUS_SUCCESS;
  1036. }
  1037. /**
  1038. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  1039. * @ring_num: ring num of the ring being queried
  1040. * @grp_mask: the grp_mask array for the ring type in question.
  1041. *
  1042. * The grp_mask array is indexed by group number and the bit fields correspond
  1043. * to ring numbers. We are finding which interrupt group a ring belongs to.
  1044. *
  1045. * Return: the index in the grp_mask array with the ring number.
  1046. * -QDF_STATUS_E_NOENT if no entry is found
  1047. */
  1048. static int dp_srng_find_ring_in_mask(int ring_num, uint8_t *grp_mask)
  1049. {
  1050. int ext_group_num;
  1051. uint8_t mask = 1 << ring_num;
  1052. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  1053. ext_group_num++) {
  1054. if (mask & grp_mask[ext_group_num])
  1055. return ext_group_num;
  1056. }
  1057. return -QDF_STATUS_E_NOENT;
  1058. }
  1059. /**
  1060. * dp_is_msi_group_number_invalid() - check msi_group_number valid or not
  1061. * @soc: dp_soc
  1062. * @msi_group_number: MSI group number.
  1063. * @msi_data_count: MSI data count.
  1064. *
  1065. * Return: true if msi_group_number is invalid.
  1066. */
  1067. static bool dp_is_msi_group_number_invalid(struct dp_soc *soc,
  1068. int msi_group_number,
  1069. int msi_data_count)
  1070. {
  1071. if (soc && soc->osdev && soc->osdev->dev &&
  1072. pld_is_one_msi(soc->osdev->dev))
  1073. return false;
  1074. return msi_group_number > msi_data_count;
  1075. }
  1076. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1077. /**
  1078. * dp_is_reo_ring_num_in_nf_grp1() - Check if the current reo ring is part of
  1079. * rx_near_full_grp1 mask
  1080. * @soc: Datapath SoC Handle
  1081. * @ring_num: REO ring number
  1082. *
  1083. * Return: 1 if the ring_num belongs to reo_nf_grp1,
  1084. * 0, otherwise.
  1085. */
  1086. static inline int
  1087. dp_is_reo_ring_num_in_nf_grp1(struct dp_soc *soc, int ring_num)
  1088. {
  1089. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_1 & (1 << ring_num));
  1090. }
  1091. /**
  1092. * dp_is_reo_ring_num_in_nf_grp2() - Check if the current reo ring is part of
  1093. * rx_near_full_grp2 mask
  1094. * @soc: Datapath SoC Handle
  1095. * @ring_num: REO ring number
  1096. *
  1097. * Return: 1 if the ring_num belongs to reo_nf_grp2,
  1098. * 0, otherwise.
  1099. */
  1100. static inline int
  1101. dp_is_reo_ring_num_in_nf_grp2(struct dp_soc *soc, int ring_num)
  1102. {
  1103. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_2 & (1 << ring_num));
  1104. }
  1105. /**
  1106. * dp_srng_get_near_full_irq_mask() - Get near-full irq mask for a particular
  1107. * ring type and number
  1108. * @soc: Datapath SoC handle
  1109. * @ring_type: SRNG type
  1110. * @ring_num: ring num
  1111. *
  1112. * Return: near-full irq mask pointer
  1113. */
  1114. static inline
  1115. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1116. enum hal_ring_type ring_type,
  1117. int ring_num)
  1118. {
  1119. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1120. uint8_t wbm2_sw_rx_rel_ring_id;
  1121. uint8_t *nf_irq_mask = NULL;
  1122. switch (ring_type) {
  1123. case WBM2SW_RELEASE:
  1124. wbm2_sw_rx_rel_ring_id =
  1125. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1126. if (ring_num != wbm2_sw_rx_rel_ring_id) {
  1127. nf_irq_mask = &soc->wlan_cfg_ctx->
  1128. int_tx_ring_near_full_irq_mask[0];
  1129. }
  1130. break;
  1131. case REO_DST:
  1132. if (dp_is_reo_ring_num_in_nf_grp1(soc, ring_num))
  1133. nf_irq_mask =
  1134. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_1_mask[0];
  1135. else if (dp_is_reo_ring_num_in_nf_grp2(soc, ring_num))
  1136. nf_irq_mask =
  1137. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_2_mask[0];
  1138. else
  1139. qdf_assert(0);
  1140. break;
  1141. default:
  1142. break;
  1143. }
  1144. return nf_irq_mask;
  1145. }
  1146. /**
  1147. * dp_srng_set_msi2_ring_params() - Set the msi2 addr/data in the ring params
  1148. * @soc: Datapath SoC handle
  1149. * @ring_params: srng params handle
  1150. * @msi2_addr: MSI2 addr to be set for the SRNG
  1151. * @msi2_data: MSI2 data to be set for the SRNG
  1152. *
  1153. * Return: None
  1154. */
  1155. static inline
  1156. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1157. struct hal_srng_params *ring_params,
  1158. qdf_dma_addr_t msi2_addr,
  1159. uint32_t msi2_data)
  1160. {
  1161. ring_params->msi2_addr = msi2_addr;
  1162. ring_params->msi2_data = msi2_data;
  1163. }
  1164. /**
  1165. * dp_srng_msi2_setup() - Setup MSI2 details for near full IRQ of an SRNG
  1166. * @soc: Datapath SoC handle
  1167. * @ring_params: ring_params for SRNG
  1168. * @ring_type: SENG type
  1169. * @ring_num: ring number for the SRNG
  1170. * @nf_msi_grp_num: near full msi group number
  1171. *
  1172. * Return: None
  1173. */
  1174. static inline void
  1175. dp_srng_msi2_setup(struct dp_soc *soc,
  1176. struct hal_srng_params *ring_params,
  1177. int ring_type, int ring_num, int nf_msi_grp_num)
  1178. {
  1179. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1180. int msi_data_count, ret;
  1181. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1182. &msi_data_count, &msi_data_start,
  1183. &msi_irq_start);
  1184. if (ret)
  1185. return;
  1186. if (nf_msi_grp_num < 0) {
  1187. dp_init_info("%pK: ring near full IRQ not part of an ext_group; ring_type: %d,ring_num %d",
  1188. soc, ring_type, ring_num);
  1189. ring_params->msi2_addr = 0;
  1190. ring_params->msi2_data = 0;
  1191. return;
  1192. }
  1193. if (dp_is_msi_group_number_invalid(soc, nf_msi_grp_num,
  1194. msi_data_count)) {
  1195. dp_init_warn("%pK: 2 msi_groups will share an msi for near full IRQ; msi_group_num %d",
  1196. soc, nf_msi_grp_num);
  1197. QDF_ASSERT(0);
  1198. }
  1199. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1200. ring_params->nf_irq_support = 1;
  1201. ring_params->msi2_addr = addr_low;
  1202. ring_params->msi2_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1203. ring_params->msi2_data = (nf_msi_grp_num % msi_data_count)
  1204. + msi_data_start;
  1205. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1206. }
  1207. /* Percentage of ring entries considered as nearly full */
  1208. #define DP_NF_HIGH_THRESH_PERCENTAGE 75
  1209. /* Percentage of ring entries considered as critically full */
  1210. #define DP_NF_CRIT_THRESH_PERCENTAGE 90
  1211. /* Percentage of ring entries considered as safe threshold */
  1212. #define DP_NF_SAFE_THRESH_PERCENTAGE 50
  1213. /**
  1214. * dp_srng_configure_nf_interrupt_thresholds() - Configure the thresholds for
  1215. * near full irq
  1216. * @soc: Datapath SoC handle
  1217. * @ring_params: ring params for SRNG
  1218. * @ring_type: ring type
  1219. */
  1220. static inline void
  1221. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1222. struct hal_srng_params *ring_params,
  1223. int ring_type)
  1224. {
  1225. if (ring_params->nf_irq_support) {
  1226. ring_params->high_thresh = (ring_params->num_entries *
  1227. DP_NF_HIGH_THRESH_PERCENTAGE) / 100;
  1228. ring_params->crit_thresh = (ring_params->num_entries *
  1229. DP_NF_CRIT_THRESH_PERCENTAGE) / 100;
  1230. ring_params->safe_thresh = (ring_params->num_entries *
  1231. DP_NF_SAFE_THRESH_PERCENTAGE) /100;
  1232. }
  1233. }
  1234. /**
  1235. * dp_srng_set_nf_thresholds() - Set the near full thresholds to srng data
  1236. * structure from the ring params
  1237. * @soc: Datapath SoC handle
  1238. * @srng: SRNG handle
  1239. * @ring_params: ring params for a SRNG
  1240. *
  1241. * Return: None
  1242. */
  1243. static inline void
  1244. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1245. struct hal_srng_params *ring_params)
  1246. {
  1247. srng->crit_thresh = ring_params->crit_thresh;
  1248. srng->safe_thresh = ring_params->safe_thresh;
  1249. }
  1250. #else
  1251. static inline
  1252. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1253. enum hal_ring_type ring_type,
  1254. int ring_num)
  1255. {
  1256. return NULL;
  1257. }
  1258. static inline
  1259. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1260. struct hal_srng_params *ring_params,
  1261. qdf_dma_addr_t msi2_addr,
  1262. uint32_t msi2_data)
  1263. {
  1264. }
  1265. static inline void
  1266. dp_srng_msi2_setup(struct dp_soc *soc,
  1267. struct hal_srng_params *ring_params,
  1268. int ring_type, int ring_num, int nf_msi_grp_num)
  1269. {
  1270. }
  1271. static inline void
  1272. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1273. struct hal_srng_params *ring_params,
  1274. int ring_type)
  1275. {
  1276. }
  1277. static inline void
  1278. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1279. struct hal_srng_params *ring_params)
  1280. {
  1281. }
  1282. #endif
  1283. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  1284. enum hal_ring_type ring_type,
  1285. int ring_num,
  1286. int *reg_msi_grp_num,
  1287. bool nf_irq_support,
  1288. int *nf_msi_grp_num)
  1289. {
  1290. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1291. uint8_t *grp_mask, *nf_irq_mask = NULL;
  1292. bool nf_irq_enabled = false;
  1293. uint8_t wbm2_sw_rx_rel_ring_id;
  1294. switch (ring_type) {
  1295. case WBM2SW_RELEASE:
  1296. wbm2_sw_rx_rel_ring_id =
  1297. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1298. if (ring_num == wbm2_sw_rx_rel_ring_id) {
  1299. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  1300. grp_mask = &cfg_ctx->int_rx_wbm_rel_ring_mask[0];
  1301. ring_num = 0;
  1302. } else if (ring_num == WBM2_SW_PPE_REL_RING_ID) {
  1303. grp_mask = &cfg_ctx->int_ppeds_wbm_release_ring_mask[0];
  1304. ring_num = 0;
  1305. } else { /* dp_tx_comp_handler - soc->tx_comp_ring */
  1306. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1307. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc,
  1308. ring_type,
  1309. ring_num);
  1310. if (nf_irq_mask)
  1311. nf_irq_enabled = true;
  1312. /*
  1313. * Using ring 4 as 4th tx completion ring since ring 3
  1314. * is Rx error ring
  1315. */
  1316. if (ring_num == WBM2SW_TXCOMP_RING4_NUM)
  1317. ring_num = TXCOMP_RING4_NUM;
  1318. }
  1319. break;
  1320. case REO_EXCEPTION:
  1321. /* dp_rx_err_process - &soc->reo_exception_ring */
  1322. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  1323. break;
  1324. case REO_DST:
  1325. /* dp_rx_process - soc->reo_dest_ring */
  1326. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1327. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc, ring_type,
  1328. ring_num);
  1329. if (nf_irq_mask)
  1330. nf_irq_enabled = true;
  1331. break;
  1332. case REO_STATUS:
  1333. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  1334. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  1335. break;
  1336. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  1337. case RXDMA_MONITOR_STATUS:
  1338. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  1339. case RXDMA_MONITOR_DST:
  1340. /* dp_mon_process */
  1341. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  1342. break;
  1343. case TX_MONITOR_DST:
  1344. /* dp_tx_mon_process */
  1345. grp_mask = &soc->wlan_cfg_ctx->int_tx_mon_ring_mask[0];
  1346. break;
  1347. case RXDMA_DST:
  1348. /* dp_rxdma_err_process */
  1349. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  1350. break;
  1351. case RXDMA_BUF:
  1352. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1353. break;
  1354. case RXDMA_MONITOR_BUF:
  1355. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  1356. break;
  1357. case TX_MONITOR_BUF:
  1358. grp_mask = &soc->wlan_cfg_ctx->int_host2txmon_ring_mask[0];
  1359. break;
  1360. case REO2PPE:
  1361. grp_mask = &soc->wlan_cfg_ctx->int_reo2ppe_ring_mask[0];
  1362. break;
  1363. case PPE2TCL:
  1364. grp_mask = &soc->wlan_cfg_ctx->int_ppe2tcl_ring_mask[0];
  1365. break;
  1366. case TCL_DATA:
  1367. /* CMD_CREDIT_RING is used as command in 8074 and credit in 9000 */
  1368. case TCL_CMD_CREDIT:
  1369. case REO_CMD:
  1370. case SW2WBM_RELEASE:
  1371. case WBM_IDLE_LINK:
  1372. /* normally empty SW_TO_HW rings */
  1373. return -QDF_STATUS_E_NOENT;
  1374. break;
  1375. case TCL_STATUS:
  1376. case REO_REINJECT:
  1377. /* misc unused rings */
  1378. return -QDF_STATUS_E_NOENT;
  1379. break;
  1380. case CE_SRC:
  1381. case CE_DST:
  1382. case CE_DST_STATUS:
  1383. /* CE_rings - currently handled by hif */
  1384. default:
  1385. return -QDF_STATUS_E_NOENT;
  1386. break;
  1387. }
  1388. *reg_msi_grp_num = dp_srng_find_ring_in_mask(ring_num, grp_mask);
  1389. if (nf_irq_support && nf_irq_enabled) {
  1390. *nf_msi_grp_num = dp_srng_find_ring_in_mask(ring_num,
  1391. nf_irq_mask);
  1392. }
  1393. return QDF_STATUS_SUCCESS;
  1394. }
  1395. /**
  1396. * dp_get_num_msi_available()- API to get number of MSIs available
  1397. * @soc: DP soc Handle
  1398. * @interrupt_mode: Mode of interrupts
  1399. *
  1400. * Return: Number of MSIs available or 0 in case of integrated
  1401. */
  1402. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  1403. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1404. {
  1405. return 0;
  1406. }
  1407. #else
  1408. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1409. {
  1410. int msi_data_count;
  1411. int msi_data_start;
  1412. int msi_irq_start;
  1413. int ret;
  1414. if (interrupt_mode == DP_INTR_INTEGRATED) {
  1415. return 0;
  1416. } else if (interrupt_mode == DP_INTR_MSI || interrupt_mode ==
  1417. DP_INTR_POLL) {
  1418. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1419. &msi_data_count,
  1420. &msi_data_start,
  1421. &msi_irq_start);
  1422. if (ret) {
  1423. qdf_err("Unable to get DP MSI assignment %d",
  1424. interrupt_mode);
  1425. return -EINVAL;
  1426. }
  1427. return msi_data_count;
  1428. }
  1429. qdf_err("Interrupt mode invalid %d", interrupt_mode);
  1430. return -EINVAL;
  1431. }
  1432. #endif
  1433. #if defined(IPA_OFFLOAD) && defined(IPA_WDI3_VLAN_SUPPORT)
  1434. static void
  1435. dp_ipa_vlan_srng_msi_setup(struct hal_srng_params *ring_params, int ring_type,
  1436. int ring_num)
  1437. {
  1438. if (wlan_ipa_is_vlan_enabled()) {
  1439. if ((ring_type == REO_DST) &&
  1440. (ring_num == IPA_ALT_REO_DEST_RING_IDX)) {
  1441. ring_params->msi_addr = 0;
  1442. ring_params->msi_data = 0;
  1443. ring_params->flags &= ~HAL_SRNG_MSI_INTR;
  1444. }
  1445. }
  1446. }
  1447. #else
  1448. static inline void
  1449. dp_ipa_vlan_srng_msi_setup(struct hal_srng_params *ring_params, int ring_type,
  1450. int ring_num)
  1451. {
  1452. }
  1453. #endif
  1454. static void dp_srng_msi_setup(struct dp_soc *soc, struct dp_srng *srng,
  1455. struct hal_srng_params *ring_params,
  1456. int ring_type, int ring_num)
  1457. {
  1458. int reg_msi_grp_num;
  1459. /*
  1460. * nf_msi_grp_num needs to be initialized with negative value,
  1461. * to avoid configuring near-full msi for WBM2SW3 ring
  1462. */
  1463. int nf_msi_grp_num = -1;
  1464. int msi_data_count;
  1465. int ret;
  1466. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1467. bool nf_irq_support;
  1468. int vector;
  1469. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1470. &msi_data_count, &msi_data_start,
  1471. &msi_irq_start);
  1472. if (ret)
  1473. return;
  1474. nf_irq_support = hal_srng_is_near_full_irq_supported(soc->hal_soc,
  1475. ring_type,
  1476. ring_num);
  1477. ret = dp_srng_calculate_msi_group(soc, ring_type, ring_num,
  1478. &reg_msi_grp_num,
  1479. nf_irq_support,
  1480. &nf_msi_grp_num);
  1481. if (ret < 0) {
  1482. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1483. soc, ring_type, ring_num);
  1484. ring_params->msi_addr = 0;
  1485. ring_params->msi_data = 0;
  1486. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1487. return;
  1488. }
  1489. if (reg_msi_grp_num < 0) {
  1490. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1491. soc, ring_type, ring_num);
  1492. ring_params->msi_addr = 0;
  1493. ring_params->msi_data = 0;
  1494. goto configure_msi2;
  1495. }
  1496. if (dp_is_msi_group_number_invalid(soc, reg_msi_grp_num,
  1497. msi_data_count)) {
  1498. dp_init_warn("%pK: 2 msi_groups will share an msi; msi_group_num %d",
  1499. soc, reg_msi_grp_num);
  1500. QDF_ASSERT(0);
  1501. }
  1502. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1503. ring_params->msi_addr = addr_low;
  1504. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1505. ring_params->msi_data = (reg_msi_grp_num % msi_data_count)
  1506. + msi_data_start;
  1507. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1508. dp_ipa_vlan_srng_msi_setup(ring_params, ring_type, ring_num);
  1509. dp_debug("ring type %u ring_num %u msi->data %u msi_addr %llx",
  1510. ring_type, ring_num, ring_params->msi_data,
  1511. (uint64_t)ring_params->msi_addr);
  1512. vector = msi_irq_start + (reg_msi_grp_num % msi_data_count);
  1513. if (soc->arch_ops.dp_register_ppeds_interrupts)
  1514. if (soc->arch_ops.dp_register_ppeds_interrupts(soc, srng,
  1515. vector,
  1516. ring_type,
  1517. ring_num))
  1518. return;
  1519. configure_msi2:
  1520. if (!nf_irq_support) {
  1521. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1522. return;
  1523. }
  1524. dp_srng_msi2_setup(soc, ring_params, ring_type, ring_num,
  1525. nf_msi_grp_num);
  1526. }
  1527. #ifdef FEATURE_AST
  1528. /**
  1529. * dp_print_mlo_ast_stats() - Print AST stats for MLO peers
  1530. *
  1531. * @soc: core DP soc context
  1532. *
  1533. * Return: void
  1534. */
  1535. static void dp_print_mlo_ast_stats(struct dp_soc *soc)
  1536. {
  1537. if (soc->arch_ops.print_mlo_ast_stats)
  1538. soc->arch_ops.print_mlo_ast_stats(soc);
  1539. }
  1540. void
  1541. dp_print_peer_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1542. {
  1543. struct dp_ast_entry *ase, *tmp_ase;
  1544. uint32_t num_entries = 0;
  1545. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  1546. "NONE", "STATIC", "SELF", "WDS", "HMWDS", "BSS",
  1547. "DA", "HMWDS_SEC", "MLD"};
  1548. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  1549. DP_PRINT_STATS("%6d mac_addr = "QDF_MAC_ADDR_FMT
  1550. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1551. " peer_id = %u"
  1552. " type = %s"
  1553. " next_hop = %d"
  1554. " is_active = %d"
  1555. " ast_idx = %d"
  1556. " ast_hash = %d"
  1557. " delete_in_progress = %d"
  1558. " pdev_id = %d"
  1559. " vdev_id = %d",
  1560. ++num_entries,
  1561. QDF_MAC_ADDR_REF(ase->mac_addr.raw),
  1562. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1563. ase->peer_id,
  1564. type[ase->type],
  1565. ase->next_hop,
  1566. ase->is_active,
  1567. ase->ast_idx,
  1568. ase->ast_hash_value,
  1569. ase->delete_in_progress,
  1570. ase->pdev_id,
  1571. ase->vdev_id);
  1572. }
  1573. }
  1574. void dp_print_ast_stats(struct dp_soc *soc)
  1575. {
  1576. DP_PRINT_STATS("AST Stats:");
  1577. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  1578. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  1579. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  1580. DP_PRINT_STATS(" Entries MAP ERR = %d", soc->stats.ast.map_err);
  1581. DP_PRINT_STATS(" Entries Mismatch ERR = %d",
  1582. soc->stats.ast.ast_mismatch);
  1583. DP_PRINT_STATS("AST Table:");
  1584. qdf_spin_lock_bh(&soc->ast_lock);
  1585. dp_soc_iterate_peer(soc, dp_print_peer_ast_entries, NULL,
  1586. DP_MOD_ID_GENERIC_STATS);
  1587. qdf_spin_unlock_bh(&soc->ast_lock);
  1588. dp_print_mlo_ast_stats(soc);
  1589. }
  1590. #else
  1591. void dp_print_ast_stats(struct dp_soc *soc)
  1592. {
  1593. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  1594. return;
  1595. }
  1596. #endif
  1597. /**
  1598. * dp_print_peer_info() - Dump peer info
  1599. * @soc: Datapath soc handle
  1600. * @peer: Datapath peer handle
  1601. * @arg: argument to iter function
  1602. *
  1603. * Return: void
  1604. */
  1605. static void
  1606. dp_print_peer_info(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1607. {
  1608. struct dp_txrx_peer *txrx_peer = NULL;
  1609. txrx_peer = dp_get_txrx_peer(peer);
  1610. if (!txrx_peer)
  1611. return;
  1612. DP_PRINT_STATS(" peer id = %d"
  1613. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1614. " nawds_enabled = %d"
  1615. " bss_peer = %d"
  1616. " wds_enabled = %d"
  1617. " tx_cap_enabled = %d"
  1618. " rx_cap_enabled = %d",
  1619. peer->peer_id,
  1620. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1621. txrx_peer->nawds_enabled,
  1622. txrx_peer->bss_peer,
  1623. txrx_peer->wds_enabled,
  1624. dp_monitor_is_tx_cap_enabled(peer),
  1625. dp_monitor_is_rx_cap_enabled(peer));
  1626. }
  1627. /**
  1628. * dp_print_peer_table() - Dump all Peer stats
  1629. * @vdev: Datapath Vdev handle
  1630. *
  1631. * Return: void
  1632. */
  1633. static void dp_print_peer_table(struct dp_vdev *vdev)
  1634. {
  1635. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1636. dp_vdev_iterate_peer(vdev, dp_print_peer_info, NULL,
  1637. DP_MOD_ID_GENERIC_STATS);
  1638. }
  1639. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  1640. /**
  1641. * dp_srng_configure_interrupt_thresholds() - Retrieve interrupt
  1642. * threshold values from the wlan_srng_cfg table for each ring type
  1643. * @soc: device handle
  1644. * @ring_params: per ring specific parameters
  1645. * @ring_type: Ring type
  1646. * @ring_num: Ring number for a given ring type
  1647. * @num_entries: number of entries to fill
  1648. *
  1649. * Fill the ring params with the interrupt threshold
  1650. * configuration parameters available in the per ring type wlan_srng_cfg
  1651. * table.
  1652. *
  1653. * Return: None
  1654. */
  1655. static void
  1656. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1657. struct hal_srng_params *ring_params,
  1658. int ring_type, int ring_num,
  1659. int num_entries)
  1660. {
  1661. uint8_t wbm2_sw_rx_rel_ring_id;
  1662. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1663. if (ring_type == REO_DST) {
  1664. ring_params->intr_timer_thres_us =
  1665. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1666. ring_params->intr_batch_cntr_thres_entries =
  1667. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1668. } else if (ring_type == WBM2SW_RELEASE &&
  1669. (ring_num == wbm2_sw_rx_rel_ring_id)) {
  1670. ring_params->intr_timer_thres_us =
  1671. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1672. ring_params->intr_batch_cntr_thres_entries =
  1673. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1674. } else {
  1675. ring_params->intr_timer_thres_us =
  1676. soc->wlan_srng_cfg[ring_type].timer_threshold;
  1677. ring_params->intr_batch_cntr_thres_entries =
  1678. soc->wlan_srng_cfg[ring_type].batch_count_threshold;
  1679. }
  1680. ring_params->low_threshold =
  1681. soc->wlan_srng_cfg[ring_type].low_threshold;
  1682. if (ring_params->low_threshold)
  1683. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1684. dp_srng_configure_nf_interrupt_thresholds(soc, ring_params, ring_type);
  1685. }
  1686. #else
  1687. static void
  1688. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1689. struct hal_srng_params *ring_params,
  1690. int ring_type, int ring_num,
  1691. int num_entries)
  1692. {
  1693. uint8_t wbm2_sw_rx_rel_ring_id;
  1694. bool rx_refill_lt_disable;
  1695. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1696. if (ring_type == REO_DST || ring_type == REO2PPE) {
  1697. ring_params->intr_timer_thres_us =
  1698. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1699. ring_params->intr_batch_cntr_thres_entries =
  1700. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1701. } else if (ring_type == WBM2SW_RELEASE &&
  1702. (ring_num < wbm2_sw_rx_rel_ring_id ||
  1703. ring_num == WBM2SW_TXCOMP_RING4_NUM ||
  1704. ring_num == WBM2_SW_PPE_REL_RING_ID)) {
  1705. ring_params->intr_timer_thres_us =
  1706. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1707. ring_params->intr_batch_cntr_thres_entries =
  1708. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1709. } else if (ring_type == RXDMA_BUF) {
  1710. rx_refill_lt_disable =
  1711. wlan_cfg_get_dp_soc_rxdma_refill_lt_disable
  1712. (soc->wlan_cfg_ctx);
  1713. ring_params->intr_timer_thres_us =
  1714. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1715. if (!rx_refill_lt_disable) {
  1716. ring_params->low_threshold = num_entries >> 3;
  1717. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1718. ring_params->intr_batch_cntr_thres_entries = 0;
  1719. }
  1720. } else {
  1721. ring_params->intr_timer_thres_us =
  1722. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1723. ring_params->intr_batch_cntr_thres_entries =
  1724. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1725. }
  1726. /* These rings donot require interrupt to host. Make them zero */
  1727. switch (ring_type) {
  1728. case REO_REINJECT:
  1729. case REO_CMD:
  1730. case TCL_DATA:
  1731. case TCL_CMD_CREDIT:
  1732. case TCL_STATUS:
  1733. case WBM_IDLE_LINK:
  1734. case SW2WBM_RELEASE:
  1735. case SW2RXDMA_NEW:
  1736. ring_params->intr_timer_thres_us = 0;
  1737. ring_params->intr_batch_cntr_thres_entries = 0;
  1738. break;
  1739. case PPE2TCL:
  1740. ring_params->intr_timer_thres_us =
  1741. wlan_cfg_get_int_timer_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1742. ring_params->intr_batch_cntr_thres_entries =
  1743. wlan_cfg_get_int_batch_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1744. break;
  1745. }
  1746. /* Enable low threshold interrupts for rx buffer rings (regular and
  1747. * monitor buffer rings.
  1748. * TODO: See if this is required for any other ring
  1749. */
  1750. if ((ring_type == RXDMA_MONITOR_BUF) ||
  1751. (ring_type == RXDMA_MONITOR_STATUS ||
  1752. (ring_type == TX_MONITOR_BUF))) {
  1753. /* TODO: Setting low threshold to 1/8th of ring size
  1754. * see if this needs to be configurable
  1755. */
  1756. ring_params->low_threshold = num_entries >> 3;
  1757. ring_params->intr_timer_thres_us =
  1758. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1759. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1760. ring_params->intr_batch_cntr_thres_entries = 0;
  1761. }
  1762. /* During initialisation monitor rings are only filled with
  1763. * MON_BUF_MIN_ENTRIES entries. So low threshold needs to be set to
  1764. * a value less than that. Low threshold value is reconfigured again
  1765. * to 1/8th of the ring size when monitor vap is created.
  1766. */
  1767. if (ring_type == RXDMA_MONITOR_BUF)
  1768. ring_params->low_threshold = MON_BUF_MIN_ENTRIES >> 1;
  1769. /* In case of PCI chipsets, we dont have PPDU end interrupts,
  1770. * so MONITOR STATUS ring is reaped by receiving MSI from srng.
  1771. * Keep batch threshold as 8 so that interrupt is received for
  1772. * every 4 packets in MONITOR_STATUS ring
  1773. */
  1774. if ((ring_type == RXDMA_MONITOR_STATUS) &&
  1775. (soc->intr_mode == DP_INTR_MSI))
  1776. ring_params->intr_batch_cntr_thres_entries = 4;
  1777. }
  1778. #endif
  1779. #ifdef DP_MEM_PRE_ALLOC
  1780. void *dp_context_alloc_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1781. size_t ctxt_size)
  1782. {
  1783. void *ctxt_mem;
  1784. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_context) {
  1785. dp_warn("dp_prealloc_get_context null!");
  1786. goto dynamic_alloc;
  1787. }
  1788. ctxt_mem = soc->cdp_soc.ol_ops->dp_prealloc_get_context(ctxt_type,
  1789. ctxt_size);
  1790. if (ctxt_mem)
  1791. goto end;
  1792. dynamic_alloc:
  1793. dp_info("switch to dynamic-alloc for type %d, size %zu",
  1794. ctxt_type, ctxt_size);
  1795. ctxt_mem = qdf_mem_malloc(ctxt_size);
  1796. end:
  1797. return ctxt_mem;
  1798. }
  1799. void dp_context_free_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1800. void *vaddr)
  1801. {
  1802. QDF_STATUS status;
  1803. if (soc->cdp_soc.ol_ops->dp_prealloc_put_context) {
  1804. status = soc->cdp_soc.ol_ops->dp_prealloc_put_context(
  1805. ctxt_type,
  1806. vaddr);
  1807. } else {
  1808. dp_warn("dp_prealloc_put_context null!");
  1809. status = QDF_STATUS_E_NOSUPPORT;
  1810. }
  1811. if (QDF_IS_STATUS_ERROR(status)) {
  1812. dp_info("Context type %d not pre-allocated", ctxt_type);
  1813. qdf_mem_free(vaddr);
  1814. }
  1815. }
  1816. static inline
  1817. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1818. struct dp_srng *srng,
  1819. uint32_t ring_type)
  1820. {
  1821. void *mem;
  1822. qdf_assert(!srng->is_mem_prealloc);
  1823. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_consistent) {
  1824. dp_warn("dp_prealloc_get_consistent is null!");
  1825. goto qdf;
  1826. }
  1827. mem =
  1828. soc->cdp_soc.ol_ops->dp_prealloc_get_consistent
  1829. (&srng->alloc_size,
  1830. &srng->base_vaddr_unaligned,
  1831. &srng->base_paddr_unaligned,
  1832. &srng->base_paddr_aligned,
  1833. DP_RING_BASE_ALIGN, ring_type);
  1834. if (mem) {
  1835. srng->is_mem_prealloc = true;
  1836. goto end;
  1837. }
  1838. qdf:
  1839. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1840. &srng->base_vaddr_unaligned,
  1841. &srng->base_paddr_unaligned,
  1842. &srng->base_paddr_aligned,
  1843. DP_RING_BASE_ALIGN);
  1844. end:
  1845. dp_info("%s memory %pK dp_srng %pK ring_type %d alloc_size %d num_entries %d",
  1846. srng->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc", mem,
  1847. srng, ring_type, srng->alloc_size, srng->num_entries);
  1848. return mem;
  1849. }
  1850. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1851. struct dp_srng *srng)
  1852. {
  1853. if (srng->is_mem_prealloc) {
  1854. if (!soc->cdp_soc.ol_ops->dp_prealloc_put_consistent) {
  1855. dp_warn("dp_prealloc_put_consistent is null!");
  1856. QDF_BUG(0);
  1857. return;
  1858. }
  1859. soc->cdp_soc.ol_ops->dp_prealloc_put_consistent
  1860. (srng->alloc_size,
  1861. srng->base_vaddr_unaligned,
  1862. srng->base_paddr_unaligned);
  1863. } else {
  1864. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1865. srng->alloc_size,
  1866. srng->base_vaddr_unaligned,
  1867. srng->base_paddr_unaligned, 0);
  1868. }
  1869. }
  1870. void dp_desc_multi_pages_mem_alloc(struct dp_soc *soc,
  1871. enum dp_desc_type desc_type,
  1872. struct qdf_mem_multi_page_t *pages,
  1873. size_t element_size,
  1874. uint32_t element_num,
  1875. qdf_dma_context_t memctxt,
  1876. bool cacheable)
  1877. {
  1878. if (!soc->cdp_soc.ol_ops->dp_get_multi_pages) {
  1879. dp_warn("dp_get_multi_pages is null!");
  1880. goto qdf;
  1881. }
  1882. pages->num_pages = 0;
  1883. pages->is_mem_prealloc = 0;
  1884. soc->cdp_soc.ol_ops->dp_get_multi_pages(desc_type,
  1885. element_size,
  1886. element_num,
  1887. pages,
  1888. cacheable);
  1889. if (pages->num_pages)
  1890. goto end;
  1891. qdf:
  1892. qdf_mem_multi_pages_alloc(soc->osdev, pages, element_size,
  1893. element_num, memctxt, cacheable);
  1894. end:
  1895. dp_info("%s desc_type %d element_size %d element_num %d cacheable %d",
  1896. pages->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc",
  1897. desc_type, (int)element_size, element_num, cacheable);
  1898. }
  1899. void dp_desc_multi_pages_mem_free(struct dp_soc *soc,
  1900. enum dp_desc_type desc_type,
  1901. struct qdf_mem_multi_page_t *pages,
  1902. qdf_dma_context_t memctxt,
  1903. bool cacheable)
  1904. {
  1905. if (pages->is_mem_prealloc) {
  1906. if (!soc->cdp_soc.ol_ops->dp_put_multi_pages) {
  1907. dp_warn("dp_put_multi_pages is null!");
  1908. QDF_BUG(0);
  1909. return;
  1910. }
  1911. soc->cdp_soc.ol_ops->dp_put_multi_pages(desc_type, pages);
  1912. qdf_mem_zero(pages, sizeof(*pages));
  1913. } else {
  1914. qdf_mem_multi_pages_free(soc->osdev, pages,
  1915. memctxt, cacheable);
  1916. }
  1917. }
  1918. #else
  1919. static inline
  1920. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1921. struct dp_srng *srng,
  1922. uint32_t ring_type)
  1923. {
  1924. void *mem;
  1925. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1926. &srng->base_vaddr_unaligned,
  1927. &srng->base_paddr_unaligned,
  1928. &srng->base_paddr_aligned,
  1929. DP_RING_BASE_ALIGN);
  1930. if (mem)
  1931. qdf_mem_set(srng->base_vaddr_unaligned, 0, srng->alloc_size);
  1932. return mem;
  1933. }
  1934. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1935. struct dp_srng *srng)
  1936. {
  1937. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1938. srng->alloc_size,
  1939. srng->base_vaddr_unaligned,
  1940. srng->base_paddr_unaligned, 0);
  1941. }
  1942. #endif /* DP_MEM_PRE_ALLOC */
  1943. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1944. bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1945. {
  1946. return vdev->wds_ext_enabled;
  1947. }
  1948. #else
  1949. bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1950. {
  1951. return false;
  1952. }
  1953. #endif
  1954. void dp_pdev_update_fast_rx_flag(struct dp_soc *soc, struct dp_pdev *pdev)
  1955. {
  1956. struct dp_vdev *vdev = NULL;
  1957. uint8_t rx_fast_flag = true;
  1958. if (wlan_cfg_is_rx_flow_tag_enabled(soc->wlan_cfg_ctx)) {
  1959. rx_fast_flag = false;
  1960. goto update_flag;
  1961. }
  1962. /* Check if protocol tagging enable */
  1963. if (pdev->is_rx_protocol_tagging_enabled) {
  1964. rx_fast_flag = false;
  1965. goto update_flag;
  1966. }
  1967. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1968. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1969. /* Check if any VDEV has NAWDS enabled */
  1970. if (vdev->nawds_enabled) {
  1971. rx_fast_flag = false;
  1972. break;
  1973. }
  1974. /* Check if any VDEV has multipass enabled */
  1975. if (vdev->multipass_en) {
  1976. rx_fast_flag = false;
  1977. break;
  1978. }
  1979. /* Check if any VDEV has mesh enabled */
  1980. if (vdev->mesh_vdev) {
  1981. rx_fast_flag = false;
  1982. break;
  1983. }
  1984. /* Check if any VDEV has WDS ext enabled */
  1985. if (dp_vdev_is_wds_ext_enabled(vdev)) {
  1986. rx_fast_flag = false;
  1987. break;
  1988. }
  1989. }
  1990. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1991. update_flag:
  1992. dp_init_info("Updated Rx fast flag to %u", rx_fast_flag);
  1993. pdev->rx_fast_flag = rx_fast_flag;
  1994. }
  1995. void dp_srng_free(struct dp_soc *soc, struct dp_srng *srng)
  1996. {
  1997. if (srng->alloc_size && srng->base_vaddr_unaligned) {
  1998. if (!srng->cached) {
  1999. dp_srng_mem_free_consistent(soc, srng);
  2000. } else {
  2001. qdf_mem_free(srng->base_vaddr_unaligned);
  2002. }
  2003. srng->alloc_size = 0;
  2004. srng->base_vaddr_unaligned = NULL;
  2005. }
  2006. srng->hal_srng = NULL;
  2007. }
  2008. qdf_export_symbol(dp_srng_free);
  2009. #ifdef DISABLE_MON_RING_MSI_CFG
  2010. /**
  2011. * dp_skip_msi_cfg() - Check if msi cfg has to be skipped for ring_type
  2012. * @soc: DP SoC context
  2013. * @ring_type: sring type
  2014. *
  2015. * Return: True if msi cfg should be skipped for srng type else false
  2016. */
  2017. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2018. {
  2019. if (ring_type == RXDMA_MONITOR_STATUS)
  2020. return true;
  2021. return false;
  2022. }
  2023. #else
  2024. #ifdef DP_CON_MON_MSI_ENABLED
  2025. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2026. {
  2027. if (soc->cdp_soc.ol_ops->get_con_mode &&
  2028. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE) {
  2029. if (ring_type == REO_DST || ring_type == RXDMA_DST)
  2030. return true;
  2031. } else if (ring_type == RXDMA_MONITOR_STATUS) {
  2032. return true;
  2033. }
  2034. return false;
  2035. }
  2036. #else
  2037. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2038. {
  2039. return false;
  2040. }
  2041. #endif /* DP_CON_MON_MSI_ENABLED */
  2042. #endif /* DISABLE_MON_RING_MSI_CFG */
  2043. #ifdef DP_UMAC_HW_RESET_SUPPORT
  2044. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2045. {
  2046. return !!soc->umac_reset_ctx.intr_ctx_bkp;
  2047. }
  2048. #else
  2049. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2050. {
  2051. return false;
  2052. }
  2053. #endif
  2054. QDF_STATUS dp_srng_init_idx(struct dp_soc *soc, struct dp_srng *srng,
  2055. int ring_type, int ring_num, int mac_id,
  2056. uint32_t idx)
  2057. {
  2058. bool idle_check;
  2059. hal_soc_handle_t hal_soc = soc->hal_soc;
  2060. struct hal_srng_params ring_params;
  2061. if (srng->hal_srng) {
  2062. dp_init_err("%pK: Ring type: %d, num:%d is already initialized",
  2063. soc, ring_type, ring_num);
  2064. return QDF_STATUS_SUCCESS;
  2065. }
  2066. /* memset the srng ring to zero */
  2067. qdf_mem_zero(srng->base_vaddr_unaligned, srng->alloc_size);
  2068. qdf_mem_zero(&ring_params, sizeof(struct hal_srng_params));
  2069. ring_params.ring_base_paddr = srng->base_paddr_aligned;
  2070. ring_params.ring_base_vaddr = srng->base_vaddr_aligned;
  2071. ring_params.num_entries = srng->num_entries;
  2072. dp_info("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  2073. ring_type, ring_num,
  2074. (void *)ring_params.ring_base_vaddr,
  2075. (void *)ring_params.ring_base_paddr,
  2076. ring_params.num_entries);
  2077. if (soc->intr_mode == DP_INTR_MSI && !dp_skip_msi_cfg(soc, ring_type)) {
  2078. dp_srng_msi_setup(soc, srng, &ring_params, ring_type, ring_num);
  2079. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  2080. ring_type, ring_num);
  2081. } else {
  2082. ring_params.msi_data = 0;
  2083. ring_params.msi_addr = 0;
  2084. dp_srng_set_msi2_ring_params(soc, &ring_params, 0, 0);
  2085. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  2086. ring_type, ring_num);
  2087. }
  2088. dp_srng_configure_interrupt_thresholds(soc, &ring_params,
  2089. ring_type, ring_num,
  2090. srng->num_entries);
  2091. dp_srng_set_nf_thresholds(soc, srng, &ring_params);
  2092. if (srng->cached)
  2093. ring_params.flags |= HAL_SRNG_CACHED_DESC;
  2094. idle_check = dp_check_umac_reset_in_progress(soc);
  2095. srng->hal_srng = hal_srng_setup_idx(hal_soc, ring_type, ring_num,
  2096. mac_id, &ring_params, idle_check,
  2097. idx);
  2098. if (!srng->hal_srng) {
  2099. dp_srng_free(soc, srng);
  2100. return QDF_STATUS_E_FAILURE;
  2101. }
  2102. return QDF_STATUS_SUCCESS;
  2103. }
  2104. qdf_export_symbol(dp_srng_init_idx);
  2105. QDF_STATUS dp_srng_init(struct dp_soc *soc, struct dp_srng *srng, int ring_type,
  2106. int ring_num, int mac_id)
  2107. {
  2108. return dp_srng_init_idx(soc, srng, ring_type, ring_num, mac_id, 0);
  2109. }
  2110. qdf_export_symbol(dp_srng_init);
  2111. QDF_STATUS dp_srng_alloc(struct dp_soc *soc, struct dp_srng *srng,
  2112. int ring_type, uint32_t num_entries,
  2113. bool cached)
  2114. {
  2115. hal_soc_handle_t hal_soc = soc->hal_soc;
  2116. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  2117. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  2118. if (srng->base_vaddr_unaligned) {
  2119. dp_init_err("%pK: Ring type: %d, is already allocated",
  2120. soc, ring_type);
  2121. return QDF_STATUS_SUCCESS;
  2122. }
  2123. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  2124. srng->hal_srng = NULL;
  2125. srng->alloc_size = num_entries * entry_size;
  2126. srng->num_entries = num_entries;
  2127. srng->cached = cached;
  2128. if (!cached) {
  2129. srng->base_vaddr_aligned =
  2130. dp_srng_aligned_mem_alloc_consistent(soc,
  2131. srng,
  2132. ring_type);
  2133. } else {
  2134. srng->base_vaddr_aligned = qdf_aligned_malloc(
  2135. &srng->alloc_size,
  2136. &srng->base_vaddr_unaligned,
  2137. &srng->base_paddr_unaligned,
  2138. &srng->base_paddr_aligned,
  2139. DP_RING_BASE_ALIGN);
  2140. }
  2141. if (!srng->base_vaddr_aligned)
  2142. return QDF_STATUS_E_NOMEM;
  2143. return QDF_STATUS_SUCCESS;
  2144. }
  2145. qdf_export_symbol(dp_srng_alloc);
  2146. void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  2147. int ring_type, int ring_num)
  2148. {
  2149. if (!srng->hal_srng) {
  2150. dp_init_err("%pK: Ring type: %d, num:%d not setup",
  2151. soc, ring_type, ring_num);
  2152. return;
  2153. }
  2154. if (soc->arch_ops.dp_free_ppeds_interrupts)
  2155. soc->arch_ops.dp_free_ppeds_interrupts(soc, srng, ring_type,
  2156. ring_num);
  2157. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  2158. srng->hal_srng = NULL;
  2159. }
  2160. qdf_export_symbol(dp_srng_deinit);
  2161. /* TODO: Need this interface from HIF */
  2162. void *hif_get_hal_handle(struct hif_opaque_softc *hif_handle);
  2163. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2164. int dp_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2165. hal_ring_handle_t hal_ring_hdl)
  2166. {
  2167. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2168. uint32_t hp, tp;
  2169. uint8_t ring_id;
  2170. if (!int_ctx)
  2171. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2172. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2173. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2174. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2175. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_START);
  2176. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2177. }
  2178. void dp_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2179. hal_ring_handle_t hal_ring_hdl)
  2180. {
  2181. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2182. uint32_t hp, tp;
  2183. uint8_t ring_id;
  2184. if (!int_ctx)
  2185. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2186. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2187. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2188. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2189. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_END);
  2190. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2191. }
  2192. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2193. uint8_t hist_group_id)
  2194. {
  2195. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2196. 0, 0, 0, HIF_EVENT_TIMER_ENTRY);
  2197. }
  2198. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2199. uint8_t hist_group_id)
  2200. {
  2201. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2202. 0, 0, 0, HIF_EVENT_TIMER_EXIT);
  2203. }
  2204. #else
  2205. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2206. uint8_t hist_group_id)
  2207. {
  2208. }
  2209. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2210. uint8_t hist_group_id)
  2211. {
  2212. }
  2213. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  2214. enum timer_yield_status
  2215. dp_should_timer_irq_yield(struct dp_soc *soc, uint32_t work_done,
  2216. uint64_t start_time)
  2217. {
  2218. uint64_t cur_time = qdf_get_log_timestamp();
  2219. if (!work_done)
  2220. return DP_TIMER_WORK_DONE;
  2221. if (cur_time - start_time > DP_MAX_TIMER_EXEC_TIME_TICKS)
  2222. return DP_TIMER_TIME_EXHAUST;
  2223. return DP_TIMER_NO_YIELD;
  2224. }
  2225. qdf_export_symbol(dp_should_timer_irq_yield);
  2226. static int dp_process_rxdma_dst_ring(struct dp_soc *soc,
  2227. struct dp_intr *int_ctx,
  2228. int mac_for_pdev,
  2229. int total_budget)
  2230. {
  2231. return dp_rxdma_err_process(int_ctx, soc, mac_for_pdev,
  2232. total_budget);
  2233. }
  2234. /**
  2235. * dp_process_lmac_rings() - Process LMAC rings
  2236. * @int_ctx: interrupt context
  2237. * @total_budget: budget of work which can be done
  2238. *
  2239. * Return: work done
  2240. */
  2241. static int dp_process_lmac_rings(struct dp_intr *int_ctx, int total_budget)
  2242. {
  2243. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2244. struct dp_soc *soc = int_ctx->soc;
  2245. uint32_t remaining_quota = total_budget;
  2246. struct dp_pdev *pdev = NULL;
  2247. uint32_t work_done = 0;
  2248. int budget = total_budget;
  2249. int ring = 0;
  2250. /* Process LMAC interrupts */
  2251. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  2252. int mac_for_pdev = ring;
  2253. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  2254. if (!pdev)
  2255. continue;
  2256. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  2257. work_done = dp_monitor_process(soc, int_ctx,
  2258. mac_for_pdev,
  2259. remaining_quota);
  2260. if (work_done)
  2261. intr_stats->num_rx_mon_ring_masks++;
  2262. budget -= work_done;
  2263. if (budget <= 0)
  2264. goto budget_done;
  2265. remaining_quota = budget;
  2266. }
  2267. if (int_ctx->tx_mon_ring_mask & (1 << mac_for_pdev)) {
  2268. work_done = dp_tx_mon_process(soc, int_ctx,
  2269. mac_for_pdev,
  2270. remaining_quota);
  2271. if (work_done)
  2272. intr_stats->num_tx_mon_ring_masks++;
  2273. budget -= work_done;
  2274. if (budget <= 0)
  2275. goto budget_done;
  2276. remaining_quota = budget;
  2277. }
  2278. if (int_ctx->rxdma2host_ring_mask &
  2279. (1 << mac_for_pdev)) {
  2280. work_done = dp_process_rxdma_dst_ring(soc, int_ctx,
  2281. mac_for_pdev,
  2282. remaining_quota);
  2283. if (work_done)
  2284. intr_stats->num_rxdma2host_ring_masks++;
  2285. budget -= work_done;
  2286. if (budget <= 0)
  2287. goto budget_done;
  2288. remaining_quota = budget;
  2289. }
  2290. if (int_ctx->host2rxdma_ring_mask & (1 << mac_for_pdev)) {
  2291. union dp_rx_desc_list_elem_t *desc_list = NULL;
  2292. union dp_rx_desc_list_elem_t *tail = NULL;
  2293. struct dp_srng *rx_refill_buf_ring;
  2294. struct rx_desc_pool *rx_desc_pool;
  2295. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2296. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  2297. rx_refill_buf_ring =
  2298. &soc->rx_refill_buf_ring[mac_for_pdev];
  2299. else
  2300. rx_refill_buf_ring =
  2301. &soc->rx_refill_buf_ring[pdev->lmac_id];
  2302. intr_stats->num_host2rxdma_ring_masks++;
  2303. dp_rx_buffers_lt_replenish_simple(soc, mac_for_pdev,
  2304. rx_refill_buf_ring,
  2305. rx_desc_pool,
  2306. 0,
  2307. &desc_list,
  2308. &tail);
  2309. }
  2310. }
  2311. if (int_ctx->host2rxdma_mon_ring_mask)
  2312. dp_rx_mon_buf_refill(int_ctx);
  2313. if (int_ctx->host2txmon_ring_mask)
  2314. dp_tx_mon_buf_refill(int_ctx);
  2315. budget_done:
  2316. return total_budget - budget;
  2317. }
  2318. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  2319. /**
  2320. * dp_service_near_full_srngs() - Bottom half handler to process the near
  2321. * full IRQ on a SRNG
  2322. * @dp_ctx: Datapath SoC handle
  2323. * @dp_budget: Number of SRNGs which can be processed in a single attempt
  2324. * without rescheduling
  2325. * @cpu: cpu id
  2326. *
  2327. * Return: remaining budget/quota for the soc device
  2328. */
  2329. static
  2330. uint32_t dp_service_near_full_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2331. {
  2332. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2333. struct dp_soc *soc = int_ctx->soc;
  2334. /*
  2335. * dp_service_near_full_srngs arch ops should be initialized always
  2336. * if the NEAR FULL IRQ feature is enabled.
  2337. */
  2338. return soc->arch_ops.dp_service_near_full_srngs(soc, int_ctx,
  2339. dp_budget);
  2340. }
  2341. #endif
  2342. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2343. /**
  2344. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2345. *
  2346. * Return: smp processor id
  2347. */
  2348. static inline int dp_srng_get_cpu(void)
  2349. {
  2350. return smp_processor_id();
  2351. }
  2352. /**
  2353. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  2354. * @dp_ctx: DP SOC handle
  2355. * @dp_budget: Number of frames/descriptors that can be processed in one shot
  2356. * @cpu: CPU on which this instance is running
  2357. *
  2358. * Return: remaining budget/quota for the soc device
  2359. */
  2360. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2361. {
  2362. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2363. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2364. struct dp_soc *soc = int_ctx->soc;
  2365. int ring = 0;
  2366. int index;
  2367. uint32_t work_done = 0;
  2368. int budget = dp_budget;
  2369. uint8_t tx_mask = int_ctx->tx_ring_mask;
  2370. uint8_t rx_mask = int_ctx->rx_ring_mask;
  2371. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  2372. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  2373. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2374. uint32_t remaining_quota = dp_budget;
  2375. qdf_atomic_set_bit(cpu, &soc->service_rings_running);
  2376. dp_verbose_debug("tx %x rx %x rx_err %x rx_wbm_rel %x reo_status %x rx_mon_ring %x host2rxdma %x rxdma2host %x\n",
  2377. tx_mask, rx_mask, rx_err_mask, rx_wbm_rel_mask,
  2378. reo_status_mask,
  2379. int_ctx->rx_mon_ring_mask,
  2380. int_ctx->host2rxdma_ring_mask,
  2381. int_ctx->rxdma2host_ring_mask);
  2382. /* Process Tx completion interrupts first to return back buffers */
  2383. for (index = 0; index < soc->num_tx_comp_rings; index++) {
  2384. if (!(1 << wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) & tx_mask))
  2385. continue;
  2386. work_done = dp_tx_comp_handler(int_ctx,
  2387. soc,
  2388. soc->tx_comp_ring[index].hal_srng,
  2389. index, remaining_quota);
  2390. if (work_done) {
  2391. intr_stats->num_tx_ring_masks[index]++;
  2392. dp_verbose_debug("tx mask 0x%x index %d, budget %d, work_done %d",
  2393. tx_mask, index, budget,
  2394. work_done);
  2395. }
  2396. budget -= work_done;
  2397. if (budget <= 0)
  2398. goto budget_done;
  2399. remaining_quota = budget;
  2400. }
  2401. /* Process REO Exception ring interrupt */
  2402. if (rx_err_mask) {
  2403. work_done = dp_rx_err_process(int_ctx, soc,
  2404. soc->reo_exception_ring.hal_srng,
  2405. remaining_quota);
  2406. if (work_done) {
  2407. intr_stats->num_rx_err_ring_masks++;
  2408. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  2409. work_done, budget);
  2410. }
  2411. budget -= work_done;
  2412. if (budget <= 0) {
  2413. goto budget_done;
  2414. }
  2415. remaining_quota = budget;
  2416. }
  2417. /* Process Rx WBM release ring interrupt */
  2418. if (rx_wbm_rel_mask) {
  2419. work_done = dp_rx_wbm_err_process(int_ctx, soc,
  2420. soc->rx_rel_ring.hal_srng,
  2421. remaining_quota);
  2422. if (work_done) {
  2423. intr_stats->num_rx_wbm_rel_ring_masks++;
  2424. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  2425. work_done, budget);
  2426. }
  2427. budget -= work_done;
  2428. if (budget <= 0) {
  2429. goto budget_done;
  2430. }
  2431. remaining_quota = budget;
  2432. }
  2433. /* Process Rx interrupts */
  2434. if (rx_mask) {
  2435. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  2436. if (!(rx_mask & (1 << ring)))
  2437. continue;
  2438. work_done = soc->arch_ops.dp_rx_process(int_ctx,
  2439. soc->reo_dest_ring[ring].hal_srng,
  2440. ring,
  2441. remaining_quota);
  2442. if (work_done) {
  2443. intr_stats->num_rx_ring_masks[ring]++;
  2444. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  2445. rx_mask, ring,
  2446. work_done, budget);
  2447. budget -= work_done;
  2448. if (budget <= 0)
  2449. goto budget_done;
  2450. remaining_quota = budget;
  2451. }
  2452. }
  2453. }
  2454. if (reo_status_mask) {
  2455. if (dp_reo_status_ring_handler(int_ctx, soc))
  2456. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2457. }
  2458. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2459. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2460. if (work_done) {
  2461. budget -= work_done;
  2462. if (budget <= 0)
  2463. goto budget_done;
  2464. remaining_quota = budget;
  2465. }
  2466. }
  2467. qdf_lro_flush(int_ctx->lro_ctx);
  2468. intr_stats->num_masks++;
  2469. budget_done:
  2470. qdf_atomic_clear_bit(cpu, &soc->service_rings_running);
  2471. if (soc->notify_fw_callback)
  2472. soc->notify_fw_callback(soc);
  2473. return dp_budget - budget;
  2474. }
  2475. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  2476. /**
  2477. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2478. *
  2479. * Return: smp processor id
  2480. */
  2481. static inline int dp_srng_get_cpu(void)
  2482. {
  2483. return 0;
  2484. }
  2485. /**
  2486. * dp_service_srngs() - Top level handler for DP Monitor Ring interrupts
  2487. * @dp_ctx: DP SOC handle
  2488. * @dp_budget: Number of frames/descriptors that can be processed in one shot
  2489. * @cpu: CPU on which this instance is running
  2490. *
  2491. * Return: remaining budget/quota for the soc device
  2492. */
  2493. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2494. {
  2495. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2496. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2497. struct dp_soc *soc = int_ctx->soc;
  2498. uint32_t remaining_quota = dp_budget;
  2499. uint32_t work_done = 0;
  2500. int budget = dp_budget;
  2501. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2502. if (reo_status_mask) {
  2503. if (dp_reo_status_ring_handler(int_ctx, soc))
  2504. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2505. }
  2506. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2507. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2508. if (work_done) {
  2509. budget -= work_done;
  2510. if (budget <= 0)
  2511. goto budget_done;
  2512. remaining_quota = budget;
  2513. }
  2514. }
  2515. qdf_lro_flush(int_ctx->lro_ctx);
  2516. intr_stats->num_masks++;
  2517. budget_done:
  2518. return dp_budget - budget;
  2519. }
  2520. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2521. /**
  2522. * dp_interrupt_timer() - timer poll for interrupts
  2523. * @arg: SoC Handle
  2524. *
  2525. * Return:
  2526. *
  2527. */
  2528. static void dp_interrupt_timer(void *arg)
  2529. {
  2530. struct dp_soc *soc = (struct dp_soc *) arg;
  2531. struct dp_pdev *pdev = soc->pdev_list[0];
  2532. enum timer_yield_status yield = DP_TIMER_NO_YIELD;
  2533. uint32_t work_done = 0, total_work_done = 0;
  2534. int budget = 0xffff, i;
  2535. uint32_t remaining_quota = budget;
  2536. uint64_t start_time;
  2537. uint32_t lmac_id = DP_MON_INVALID_LMAC_ID;
  2538. uint8_t dp_intr_id = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  2539. uint32_t lmac_iter;
  2540. int max_mac_rings = wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2541. enum reg_wifi_band mon_band;
  2542. int cpu = dp_srng_get_cpu();
  2543. /*
  2544. * this logic makes all data path interfacing rings (UMAC/LMAC)
  2545. * and Monitor rings polling mode when NSS offload is disabled
  2546. */
  2547. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx) &&
  2548. !wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2549. if (qdf_atomic_read(&soc->cmn_init_done)) {
  2550. for (i = 0; i < wlan_cfg_get_num_contexts(
  2551. soc->wlan_cfg_ctx); i++)
  2552. dp_service_srngs(&soc->intr_ctx[i], 0xffff,
  2553. cpu);
  2554. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2555. }
  2556. return;
  2557. }
  2558. if (!qdf_atomic_read(&soc->cmn_init_done))
  2559. return;
  2560. if (dp_monitor_is_chan_band_known(pdev)) {
  2561. mon_band = dp_monitor_get_chan_band(pdev);
  2562. lmac_id = pdev->ch_band_lmac_id_mapping[mon_band];
  2563. if (qdf_likely(lmac_id != DP_MON_INVALID_LMAC_ID)) {
  2564. dp_intr_id = soc->mon_intr_id_lmac_map[lmac_id];
  2565. dp_srng_record_timer_entry(soc, dp_intr_id);
  2566. }
  2567. }
  2568. start_time = qdf_get_log_timestamp();
  2569. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  2570. while (yield == DP_TIMER_NO_YIELD) {
  2571. for (lmac_iter = 0; lmac_iter < max_mac_rings; lmac_iter++) {
  2572. if (lmac_iter == lmac_id)
  2573. work_done = dp_monitor_process(soc,
  2574. &soc->intr_ctx[dp_intr_id],
  2575. lmac_iter, remaining_quota);
  2576. else
  2577. work_done =
  2578. dp_monitor_drop_packets_for_mac(pdev,
  2579. lmac_iter,
  2580. remaining_quota);
  2581. if (work_done) {
  2582. budget -= work_done;
  2583. if (budget <= 0) {
  2584. yield = DP_TIMER_WORK_EXHAUST;
  2585. goto budget_done;
  2586. }
  2587. remaining_quota = budget;
  2588. total_work_done += work_done;
  2589. }
  2590. }
  2591. yield = dp_should_timer_irq_yield(soc, total_work_done,
  2592. start_time);
  2593. total_work_done = 0;
  2594. }
  2595. budget_done:
  2596. if (yield == DP_TIMER_WORK_EXHAUST ||
  2597. yield == DP_TIMER_TIME_EXHAUST)
  2598. qdf_timer_mod(&soc->int_timer, 1);
  2599. else
  2600. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2601. if (lmac_id != DP_MON_INVALID_LMAC_ID)
  2602. dp_srng_record_timer_exit(soc, dp_intr_id);
  2603. }
  2604. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2605. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2606. struct dp_intr *intr_ctx)
  2607. {
  2608. if (intr_ctx->rx_mon_ring_mask)
  2609. return true;
  2610. return false;
  2611. }
  2612. #else
  2613. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2614. struct dp_intr *intr_ctx)
  2615. {
  2616. return false;
  2617. }
  2618. #endif
  2619. /**
  2620. * dp_soc_attach_poll() - Register handlers for DP interrupts
  2621. * @txrx_soc: DP SOC handle
  2622. *
  2623. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  2624. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  2625. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  2626. *
  2627. * Return: 0 for success, nonzero for failure.
  2628. */
  2629. static QDF_STATUS dp_soc_attach_poll(struct cdp_soc_t *txrx_soc)
  2630. {
  2631. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2632. int i;
  2633. int lmac_id = 0;
  2634. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  2635. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  2636. soc->intr_mode = DP_INTR_POLL;
  2637. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  2638. soc->intr_ctx[i].dp_intr_id = i;
  2639. soc->intr_ctx[i].tx_ring_mask =
  2640. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  2641. soc->intr_ctx[i].rx_ring_mask =
  2642. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  2643. soc->intr_ctx[i].rx_mon_ring_mask =
  2644. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  2645. soc->intr_ctx[i].rx_err_ring_mask =
  2646. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  2647. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  2648. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  2649. soc->intr_ctx[i].reo_status_ring_mask =
  2650. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  2651. soc->intr_ctx[i].rxdma2host_ring_mask =
  2652. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  2653. soc->intr_ctx[i].soc = soc;
  2654. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  2655. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  2656. hif_event_history_init(soc->hif_handle, i);
  2657. soc->mon_intr_id_lmac_map[lmac_id] = i;
  2658. lmac_id++;
  2659. }
  2660. }
  2661. qdf_timer_init(soc->osdev, &soc->int_timer,
  2662. dp_interrupt_timer, (void *)soc,
  2663. QDF_TIMER_TYPE_WAKE_APPS);
  2664. return QDF_STATUS_SUCCESS;
  2665. }
  2666. /**
  2667. * dp_soc_set_interrupt_mode() - Set the interrupt mode in soc
  2668. * @soc: DP soc handle
  2669. *
  2670. * Set the appropriate interrupt mode flag in the soc
  2671. */
  2672. static void dp_soc_set_interrupt_mode(struct dp_soc *soc)
  2673. {
  2674. uint32_t msi_base_data, msi_vector_start;
  2675. int msi_vector_count, ret;
  2676. soc->intr_mode = DP_INTR_INTEGRATED;
  2677. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2678. (dp_is_monitor_mode_using_poll(soc) &&
  2679. soc->cdp_soc.ol_ops->get_con_mode &&
  2680. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE)) {
  2681. soc->intr_mode = DP_INTR_POLL;
  2682. } else {
  2683. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  2684. &msi_vector_count,
  2685. &msi_base_data,
  2686. &msi_vector_start);
  2687. if (ret)
  2688. return;
  2689. soc->intr_mode = DP_INTR_MSI;
  2690. }
  2691. }
  2692. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc);
  2693. #if defined(DP_INTR_POLL_BOTH)
  2694. /**
  2695. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  2696. * @txrx_soc: DP SOC handle
  2697. *
  2698. * Call the appropriate attach function based on the mode of operation.
  2699. * This is a WAR for enabling monitor mode.
  2700. *
  2701. * Return: 0 for success. nonzero for failure.
  2702. */
  2703. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2704. {
  2705. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2706. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2707. (dp_is_monitor_mode_using_poll(soc) &&
  2708. soc->cdp_soc.ol_ops->get_con_mode &&
  2709. soc->cdp_soc.ol_ops->get_con_mode() ==
  2710. QDF_GLOBAL_MONITOR_MODE)) {
  2711. dp_info("Poll mode");
  2712. return dp_soc_attach_poll(txrx_soc);
  2713. } else {
  2714. dp_info("Interrupt mode");
  2715. return dp_soc_interrupt_attach(txrx_soc);
  2716. }
  2717. }
  2718. #else
  2719. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  2720. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2721. {
  2722. return dp_soc_attach_poll(txrx_soc);
  2723. }
  2724. #else
  2725. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2726. {
  2727. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2728. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx))
  2729. return dp_soc_attach_poll(txrx_soc);
  2730. else
  2731. return dp_soc_interrupt_attach(txrx_soc);
  2732. }
  2733. #endif
  2734. #endif
  2735. #ifdef QCA_SUPPORT_LEGACY_INTERRUPTS
  2736. /**
  2737. * dp_soc_interrupt_map_calculate_wifi3_pci_legacy() -
  2738. * Calculate interrupt map for legacy interrupts
  2739. * @soc: DP soc handle
  2740. * @intr_ctx_num: Interrupt context number
  2741. * @irq_id_map: IRQ map
  2742. * @num_irq_r: Number of interrupts assigned for this context
  2743. *
  2744. * Return: void
  2745. */
  2746. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2747. int intr_ctx_num,
  2748. int *irq_id_map,
  2749. int *num_irq_r)
  2750. {
  2751. int j;
  2752. int num_irq = 0;
  2753. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2754. soc->wlan_cfg_ctx, intr_ctx_num);
  2755. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2756. soc->wlan_cfg_ctx, intr_ctx_num);
  2757. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2758. soc->wlan_cfg_ctx, intr_ctx_num);
  2759. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2760. soc->wlan_cfg_ctx, intr_ctx_num);
  2761. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2762. soc->wlan_cfg_ctx, intr_ctx_num);
  2763. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2764. soc->wlan_cfg_ctx, intr_ctx_num);
  2765. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2766. soc->wlan_cfg_ctx, intr_ctx_num);
  2767. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2768. soc->wlan_cfg_ctx, intr_ctx_num);
  2769. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2770. soc->wlan_cfg_ctx, intr_ctx_num);
  2771. soc->intr_mode = DP_INTR_LEGACY_VIRTUAL_IRQ;
  2772. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2773. if (tx_mask & (1 << j))
  2774. irq_id_map[num_irq++] = (wbm2sw0_release - j);
  2775. if (rx_mask & (1 << j))
  2776. irq_id_map[num_irq++] = (reo2sw1_intr - j);
  2777. if (rx_mon_mask & (1 << j))
  2778. irq_id_map[num_irq++] = (rxmon2sw_p0_dest0 - j);
  2779. if (rx_err_ring_mask & (1 << j))
  2780. irq_id_map[num_irq++] = (reo2sw0_intr - j);
  2781. if (rx_wbm_rel_ring_mask & (1 << j))
  2782. irq_id_map[num_irq++] = (wbm2sw5_release - j);
  2783. if (reo_status_ring_mask & (1 << j))
  2784. irq_id_map[num_irq++] = (reo_status - j);
  2785. if (rxdma2host_ring_mask & (1 << j))
  2786. irq_id_map[num_irq++] = (rxdma2sw_dst_ring0 - j);
  2787. if (host2rxdma_ring_mask & (1 << j))
  2788. irq_id_map[num_irq++] = (sw2rxdma_0 - j);
  2789. if (host2rxdma_mon_ring_mask & (1 << j))
  2790. irq_id_map[num_irq++] = (sw2rxmon_src_ring - j);
  2791. }
  2792. *num_irq_r = num_irq;
  2793. }
  2794. #else
  2795. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2796. int intr_ctx_num,
  2797. int *irq_id_map,
  2798. int *num_irq_r)
  2799. {
  2800. }
  2801. #endif
  2802. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  2803. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  2804. {
  2805. int j;
  2806. int num_irq = 0;
  2807. int tx_mask =
  2808. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2809. int rx_mask =
  2810. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2811. int rx_mon_mask =
  2812. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2813. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2814. soc->wlan_cfg_ctx, intr_ctx_num);
  2815. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2816. soc->wlan_cfg_ctx, intr_ctx_num);
  2817. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2818. soc->wlan_cfg_ctx, intr_ctx_num);
  2819. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2820. soc->wlan_cfg_ctx, intr_ctx_num);
  2821. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2822. soc->wlan_cfg_ctx, intr_ctx_num);
  2823. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2824. soc->wlan_cfg_ctx, intr_ctx_num);
  2825. int host2txmon_ring_mask = wlan_cfg_get_host2txmon_ring_mask(
  2826. soc->wlan_cfg_ctx, intr_ctx_num);
  2827. int txmon2host_mon_ring_mask = wlan_cfg_get_tx_mon_ring_mask(
  2828. soc->wlan_cfg_ctx, intr_ctx_num);
  2829. soc->intr_mode = DP_INTR_INTEGRATED;
  2830. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2831. if (tx_mask & (1 << j)) {
  2832. irq_id_map[num_irq++] =
  2833. (wbm2host_tx_completions_ring1 - j);
  2834. }
  2835. if (rx_mask & (1 << j)) {
  2836. irq_id_map[num_irq++] =
  2837. (reo2host_destination_ring1 - j);
  2838. }
  2839. if (rxdma2host_ring_mask & (1 << j)) {
  2840. irq_id_map[num_irq++] =
  2841. rxdma2host_destination_ring_mac1 - j;
  2842. }
  2843. if (host2rxdma_ring_mask & (1 << j)) {
  2844. irq_id_map[num_irq++] =
  2845. host2rxdma_host_buf_ring_mac1 - j;
  2846. }
  2847. if (host2rxdma_mon_ring_mask & (1 << j)) {
  2848. irq_id_map[num_irq++] =
  2849. host2rxdma_monitor_ring1 - j;
  2850. }
  2851. if (rx_mon_mask & (1 << j)) {
  2852. irq_id_map[num_irq++] =
  2853. ppdu_end_interrupts_mac1 - j;
  2854. irq_id_map[num_irq++] =
  2855. rxdma2host_monitor_status_ring_mac1 - j;
  2856. irq_id_map[num_irq++] =
  2857. rxdma2host_monitor_destination_mac1 - j;
  2858. }
  2859. if (rx_wbm_rel_ring_mask & (1 << j))
  2860. irq_id_map[num_irq++] = wbm2host_rx_release;
  2861. if (rx_err_ring_mask & (1 << j))
  2862. irq_id_map[num_irq++] = reo2host_exception;
  2863. if (reo_status_ring_mask & (1 << j))
  2864. irq_id_map[num_irq++] = reo2host_status;
  2865. if (host2txmon_ring_mask & (1 << j))
  2866. irq_id_map[num_irq++] = host2tx_monitor_ring1;
  2867. if (txmon2host_mon_ring_mask & (1 << j)) {
  2868. irq_id_map[num_irq++] =
  2869. (txmon2host_monitor_destination_mac1 - j);
  2870. }
  2871. }
  2872. *num_irq_r = num_irq;
  2873. }
  2874. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  2875. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  2876. int msi_vector_count, int msi_vector_start)
  2877. {
  2878. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2879. soc->wlan_cfg_ctx, intr_ctx_num);
  2880. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2881. soc->wlan_cfg_ctx, intr_ctx_num);
  2882. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2883. soc->wlan_cfg_ctx, intr_ctx_num);
  2884. int tx_mon_mask = wlan_cfg_get_tx_mon_ring_mask(
  2885. soc->wlan_cfg_ctx, intr_ctx_num);
  2886. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2887. soc->wlan_cfg_ctx, intr_ctx_num);
  2888. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2889. soc->wlan_cfg_ctx, intr_ctx_num);
  2890. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2891. soc->wlan_cfg_ctx, intr_ctx_num);
  2892. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2893. soc->wlan_cfg_ctx, intr_ctx_num);
  2894. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2895. soc->wlan_cfg_ctx, intr_ctx_num);
  2896. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2897. soc->wlan_cfg_ctx, intr_ctx_num);
  2898. int rx_near_full_grp_1_mask =
  2899. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  2900. intr_ctx_num);
  2901. int rx_near_full_grp_2_mask =
  2902. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  2903. intr_ctx_num);
  2904. int tx_ring_near_full_mask =
  2905. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  2906. intr_ctx_num);
  2907. int host2txmon_ring_mask =
  2908. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx,
  2909. intr_ctx_num);
  2910. unsigned int vector =
  2911. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  2912. int num_irq = 0;
  2913. soc->intr_mode = DP_INTR_MSI;
  2914. if (tx_mask | rx_mask | rx_mon_mask | tx_mon_mask | rx_err_ring_mask |
  2915. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask |
  2916. host2rxdma_ring_mask | host2rxdma_mon_ring_mask |
  2917. rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  2918. tx_ring_near_full_mask | host2txmon_ring_mask)
  2919. irq_id_map[num_irq++] =
  2920. pld_get_msi_irq(soc->osdev->dev, vector);
  2921. *num_irq_r = num_irq;
  2922. }
  2923. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  2924. int *irq_id_map, int *num_irq)
  2925. {
  2926. int msi_vector_count, ret;
  2927. uint32_t msi_base_data, msi_vector_start;
  2928. if (pld_get_enable_intx(soc->osdev->dev)) {
  2929. return dp_soc_interrupt_map_calculate_wifi3_pci_legacy(soc,
  2930. intr_ctx_num, irq_id_map, num_irq);
  2931. }
  2932. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  2933. &msi_vector_count,
  2934. &msi_base_data,
  2935. &msi_vector_start);
  2936. if (ret)
  2937. return dp_soc_interrupt_map_calculate_integrated(soc,
  2938. intr_ctx_num, irq_id_map, num_irq);
  2939. else
  2940. dp_soc_interrupt_map_calculate_msi(soc,
  2941. intr_ctx_num, irq_id_map, num_irq,
  2942. msi_vector_count, msi_vector_start);
  2943. }
  2944. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  2945. /**
  2946. * dp_soc_near_full_interrupt_attach() - Register handler for DP near fill irq
  2947. * @soc: DP soc handle
  2948. * @num_irq: IRQ number
  2949. * @irq_id_map: IRQ map
  2950. * @intr_id: interrupt context ID
  2951. *
  2952. * Return: 0 for success. nonzero for failure.
  2953. */
  2954. static inline int
  2955. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  2956. int irq_id_map[], int intr_id)
  2957. {
  2958. return hif_register_ext_group(soc->hif_handle,
  2959. num_irq, irq_id_map,
  2960. dp_service_near_full_srngs,
  2961. &soc->intr_ctx[intr_id], "dp_nf_intr",
  2962. HIF_EXEC_NAPI_TYPE,
  2963. QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  2964. }
  2965. #else
  2966. static inline int
  2967. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  2968. int *irq_id_map, int intr_id)
  2969. {
  2970. return 0;
  2971. }
  2972. #endif
  2973. #ifdef DP_CON_MON_MSI_SKIP_SET
  2974. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  2975. {
  2976. return !!(soc->cdp_soc.ol_ops->get_con_mode() !=
  2977. QDF_GLOBAL_MONITOR_MODE);
  2978. }
  2979. #else
  2980. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  2981. {
  2982. return false;
  2983. }
  2984. #endif
  2985. /**
  2986. * dp_soc_ppeds_stop() - Stop PPE DS processing
  2987. * @soc_handle: DP SOC handle
  2988. *
  2989. * Return: none
  2990. */
  2991. static void dp_soc_ppeds_stop(struct cdp_soc_t *soc_handle)
  2992. {
  2993. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  2994. if (soc->arch_ops.txrx_soc_ppeds_stop)
  2995. soc->arch_ops.txrx_soc_ppeds_stop(soc);
  2996. }
  2997. void dp_soc_interrupt_detach(struct cdp_soc_t *txrx_soc)
  2998. {
  2999. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3000. int i;
  3001. if (soc->intr_mode == DP_INTR_POLL) {
  3002. qdf_timer_free(&soc->int_timer);
  3003. } else {
  3004. hif_deconfigure_ext_group_interrupts(soc->hif_handle);
  3005. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  3006. hif_deregister_exec_group(soc->hif_handle, "dp_nf_intr");
  3007. }
  3008. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3009. soc->intr_ctx[i].tx_ring_mask = 0;
  3010. soc->intr_ctx[i].rx_ring_mask = 0;
  3011. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  3012. soc->intr_ctx[i].rx_err_ring_mask = 0;
  3013. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  3014. soc->intr_ctx[i].reo_status_ring_mask = 0;
  3015. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  3016. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  3017. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  3018. soc->intr_ctx[i].rx_near_full_grp_1_mask = 0;
  3019. soc->intr_ctx[i].rx_near_full_grp_2_mask = 0;
  3020. soc->intr_ctx[i].tx_ring_near_full_mask = 0;
  3021. soc->intr_ctx[i].tx_mon_ring_mask = 0;
  3022. soc->intr_ctx[i].host2txmon_ring_mask = 0;
  3023. soc->intr_ctx[i].umac_reset_intr_mask = 0;
  3024. hif_event_history_deinit(soc->hif_handle, i);
  3025. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  3026. }
  3027. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3028. sizeof(soc->mon_intr_id_lmac_map),
  3029. DP_MON_INVALID_LMAC_ID);
  3030. }
  3031. /**
  3032. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  3033. * @txrx_soc: DP SOC handle
  3034. *
  3035. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  3036. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  3037. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  3038. *
  3039. * Return: 0 for success. nonzero for failure.
  3040. */
  3041. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc)
  3042. {
  3043. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3044. int i = 0;
  3045. int num_irq = 0;
  3046. int rx_err_ring_intr_ctxt_id = HIF_MAX_GROUP;
  3047. int lmac_id = 0;
  3048. int napi_scale;
  3049. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3050. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  3051. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3052. int ret = 0;
  3053. /* Map of IRQ ids registered with one interrupt context */
  3054. int irq_id_map[HIF_MAX_GRP_IRQ];
  3055. int tx_mask =
  3056. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  3057. int rx_mask =
  3058. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  3059. int rx_mon_mask =
  3060. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  3061. int tx_mon_ring_mask =
  3062. wlan_cfg_get_tx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  3063. int rx_err_ring_mask =
  3064. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  3065. int rx_wbm_rel_ring_mask =
  3066. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  3067. int reo_status_ring_mask =
  3068. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  3069. int rxdma2host_ring_mask =
  3070. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  3071. int host2rxdma_ring_mask =
  3072. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  3073. int host2rxdma_mon_ring_mask =
  3074. wlan_cfg_get_host2rxdma_mon_ring_mask(
  3075. soc->wlan_cfg_ctx, i);
  3076. int rx_near_full_grp_1_mask =
  3077. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  3078. i);
  3079. int rx_near_full_grp_2_mask =
  3080. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  3081. i);
  3082. int tx_ring_near_full_mask =
  3083. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  3084. i);
  3085. int host2txmon_ring_mask =
  3086. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx, i);
  3087. int umac_reset_intr_mask =
  3088. wlan_cfg_get_umac_reset_intr_mask(soc->wlan_cfg_ctx, i);
  3089. if (dp_skip_rx_mon_ring_mask_set(soc))
  3090. rx_mon_mask = 0;
  3091. soc->intr_ctx[i].dp_intr_id = i;
  3092. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  3093. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  3094. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  3095. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  3096. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  3097. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  3098. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  3099. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  3100. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  3101. host2rxdma_mon_ring_mask;
  3102. soc->intr_ctx[i].rx_near_full_grp_1_mask =
  3103. rx_near_full_grp_1_mask;
  3104. soc->intr_ctx[i].rx_near_full_grp_2_mask =
  3105. rx_near_full_grp_2_mask;
  3106. soc->intr_ctx[i].tx_ring_near_full_mask =
  3107. tx_ring_near_full_mask;
  3108. soc->intr_ctx[i].tx_mon_ring_mask = tx_mon_ring_mask;
  3109. soc->intr_ctx[i].host2txmon_ring_mask = host2txmon_ring_mask;
  3110. soc->intr_ctx[i].umac_reset_intr_mask = umac_reset_intr_mask;
  3111. soc->intr_ctx[i].soc = soc;
  3112. num_irq = 0;
  3113. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  3114. &num_irq);
  3115. if (rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  3116. tx_ring_near_full_mask) {
  3117. dp_soc_near_full_interrupt_attach(soc, num_irq,
  3118. irq_id_map, i);
  3119. } else {
  3120. napi_scale = wlan_cfg_get_napi_scale_factor(
  3121. soc->wlan_cfg_ctx);
  3122. if (!napi_scale)
  3123. napi_scale = QCA_NAPI_DEF_SCALE_BIN_SHIFT;
  3124. ret = hif_register_ext_group(soc->hif_handle,
  3125. num_irq, irq_id_map, dp_service_srngs,
  3126. &soc->intr_ctx[i], "dp_intr",
  3127. HIF_EXEC_NAPI_TYPE, napi_scale);
  3128. }
  3129. dp_debug(" int ctx %u num_irq %u irq_id_map %u %u",
  3130. i, num_irq, irq_id_map[0], irq_id_map[1]);
  3131. if (ret) {
  3132. dp_init_err("%pK: failed, ret = %d", soc, ret);
  3133. dp_soc_interrupt_detach(txrx_soc);
  3134. return QDF_STATUS_E_FAILURE;
  3135. }
  3136. hif_event_history_init(soc->hif_handle, i);
  3137. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  3138. if (rx_err_ring_mask)
  3139. rx_err_ring_intr_ctxt_id = i;
  3140. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  3141. soc->mon_intr_id_lmac_map[lmac_id] = i;
  3142. lmac_id++;
  3143. }
  3144. }
  3145. hif_configure_ext_group_interrupts(soc->hif_handle);
  3146. if (rx_err_ring_intr_ctxt_id != HIF_MAX_GROUP)
  3147. hif_config_irq_clear_cpu_affinity(soc->hif_handle,
  3148. rx_err_ring_intr_ctxt_id, 0);
  3149. return QDF_STATUS_SUCCESS;
  3150. }
  3151. #define AVG_MAX_MPDUS_PER_TID 128
  3152. #define AVG_TIDS_PER_CLIENT 2
  3153. #define AVG_FLOWS_PER_TID 2
  3154. #define AVG_MSDUS_PER_FLOW 128
  3155. #define AVG_MSDUS_PER_MPDU 4
  3156. void dp_hw_link_desc_pool_banks_free(struct dp_soc *soc, uint32_t mac_id)
  3157. {
  3158. struct qdf_mem_multi_page_t *pages;
  3159. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3160. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3161. } else {
  3162. pages = &soc->link_desc_pages;
  3163. }
  3164. if (!pages) {
  3165. dp_err("can not get link desc pages");
  3166. QDF_ASSERT(0);
  3167. return;
  3168. }
  3169. if (pages->dma_pages) {
  3170. wlan_minidump_remove((void *)
  3171. pages->dma_pages->page_v_addr_start,
  3172. pages->num_pages * pages->page_size,
  3173. soc->ctrl_psoc,
  3174. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3175. "hw_link_desc_bank");
  3176. dp_desc_multi_pages_mem_free(soc, DP_HW_LINK_DESC_TYPE,
  3177. pages, 0, false);
  3178. }
  3179. }
  3180. qdf_export_symbol(dp_hw_link_desc_pool_banks_free);
  3181. QDF_STATUS dp_hw_link_desc_pool_banks_alloc(struct dp_soc *soc, uint32_t mac_id)
  3182. {
  3183. hal_soc_handle_t hal_soc = soc->hal_soc;
  3184. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3185. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  3186. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  3187. uint32_t num_mpdus_per_link_desc = hal_num_mpdus_per_link_desc(hal_soc);
  3188. uint32_t num_msdus_per_link_desc = hal_num_msdus_per_link_desc(hal_soc);
  3189. uint32_t num_mpdu_links_per_queue_desc =
  3190. hal_num_mpdu_links_per_queue_desc(hal_soc);
  3191. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3192. uint32_t *total_link_descs, total_mem_size;
  3193. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  3194. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  3195. uint32_t num_entries;
  3196. struct qdf_mem_multi_page_t *pages;
  3197. struct dp_srng *dp_srng;
  3198. uint8_t minidump_str[MINIDUMP_STR_SIZE];
  3199. /* Only Tx queue descriptors are allocated from common link descriptor
  3200. * pool Rx queue descriptors are not included in this because (REO queue
  3201. * extension descriptors) they are expected to be allocated contiguously
  3202. * with REO queue descriptors
  3203. */
  3204. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3205. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3206. /* dp_monitor_get_link_desc_pages returns NULL only
  3207. * if monitor SOC is NULL
  3208. */
  3209. if (!pages) {
  3210. dp_err("can not get link desc pages");
  3211. QDF_ASSERT(0);
  3212. return QDF_STATUS_E_FAULT;
  3213. }
  3214. dp_srng = &soc->rxdma_mon_desc_ring[mac_id];
  3215. num_entries = dp_srng->alloc_size /
  3216. hal_srng_get_entrysize(soc->hal_soc,
  3217. RXDMA_MONITOR_DESC);
  3218. total_link_descs = dp_monitor_get_total_link_descs(soc, mac_id);
  3219. qdf_str_lcopy(minidump_str, "mon_link_desc_bank",
  3220. MINIDUMP_STR_SIZE);
  3221. } else {
  3222. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3223. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  3224. num_mpdu_queue_descs = num_mpdu_link_descs /
  3225. num_mpdu_links_per_queue_desc;
  3226. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3227. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  3228. num_msdus_per_link_desc;
  3229. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3230. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  3231. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  3232. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  3233. pages = &soc->link_desc_pages;
  3234. total_link_descs = &soc->total_link_descs;
  3235. qdf_str_lcopy(minidump_str, "link_desc_bank",
  3236. MINIDUMP_STR_SIZE);
  3237. }
  3238. /* If link descriptor banks are allocated, return from here */
  3239. if (pages->num_pages)
  3240. return QDF_STATUS_SUCCESS;
  3241. /* Round up to power of 2 */
  3242. *total_link_descs = 1;
  3243. while (*total_link_descs < num_entries)
  3244. *total_link_descs <<= 1;
  3245. dp_init_info("%pK: total_link_descs: %u, link_desc_size: %d",
  3246. soc, *total_link_descs, link_desc_size);
  3247. total_mem_size = *total_link_descs * link_desc_size;
  3248. total_mem_size += link_desc_align;
  3249. dp_init_info("%pK: total_mem_size: %d",
  3250. soc, total_mem_size);
  3251. dp_set_max_page_size(pages, max_alloc_size);
  3252. dp_desc_multi_pages_mem_alloc(soc, DP_HW_LINK_DESC_TYPE,
  3253. pages,
  3254. link_desc_size,
  3255. *total_link_descs,
  3256. 0, false);
  3257. if (!pages->num_pages) {
  3258. dp_err("Multi page alloc fail for hw link desc pool");
  3259. return QDF_STATUS_E_FAULT;
  3260. }
  3261. wlan_minidump_log(pages->dma_pages->page_v_addr_start,
  3262. pages->num_pages * pages->page_size,
  3263. soc->ctrl_psoc,
  3264. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3265. "hw_link_desc_bank");
  3266. return QDF_STATUS_SUCCESS;
  3267. }
  3268. /**
  3269. * dp_hw_link_desc_ring_free() - Free h/w link desc rings
  3270. * @soc: DP SOC handle
  3271. *
  3272. * Return: none
  3273. */
  3274. static void dp_hw_link_desc_ring_free(struct dp_soc *soc)
  3275. {
  3276. uint32_t i;
  3277. uint32_t size = soc->wbm_idle_scatter_buf_size;
  3278. void *vaddr = soc->wbm_idle_link_ring.base_vaddr_unaligned;
  3279. qdf_dma_addr_t paddr;
  3280. if (soc->wbm_idle_scatter_buf_base_vaddr[0]) {
  3281. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3282. vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3283. paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3284. if (vaddr) {
  3285. qdf_mem_free_consistent(soc->osdev,
  3286. soc->osdev->dev,
  3287. size,
  3288. vaddr,
  3289. paddr,
  3290. 0);
  3291. vaddr = NULL;
  3292. }
  3293. }
  3294. } else {
  3295. wlan_minidump_remove(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3296. soc->wbm_idle_link_ring.alloc_size,
  3297. soc->ctrl_psoc,
  3298. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3299. "wbm_idle_link_ring");
  3300. dp_srng_free(soc, &soc->wbm_idle_link_ring);
  3301. }
  3302. }
  3303. /**
  3304. * dp_hw_link_desc_ring_alloc() - Allocate hw link desc rings
  3305. * @soc: DP SOC handle
  3306. *
  3307. * Allocate memory for WBM_IDLE_LINK srng ring if the number of
  3308. * link descriptors is less then the max_allocated size. else
  3309. * allocate memory for wbm_idle_scatter_buffer.
  3310. *
  3311. * Return: QDF_STATUS_SUCCESS: success
  3312. * QDF_STATUS_E_NO_MEM: No memory (Failure)
  3313. */
  3314. static QDF_STATUS dp_hw_link_desc_ring_alloc(struct dp_soc *soc)
  3315. {
  3316. uint32_t entry_size, i;
  3317. uint32_t total_mem_size;
  3318. qdf_dma_addr_t *baseaddr = NULL;
  3319. struct dp_srng *dp_srng;
  3320. uint32_t ring_type;
  3321. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3322. uint32_t tlds;
  3323. ring_type = WBM_IDLE_LINK;
  3324. dp_srng = &soc->wbm_idle_link_ring;
  3325. tlds = soc->total_link_descs;
  3326. entry_size = hal_srng_get_entrysize(soc->hal_soc, ring_type);
  3327. total_mem_size = entry_size * tlds;
  3328. if (total_mem_size <= max_alloc_size) {
  3329. if (dp_srng_alloc(soc, dp_srng, ring_type, tlds, 0)) {
  3330. dp_init_err("%pK: Link desc idle ring setup failed",
  3331. soc);
  3332. goto fail;
  3333. }
  3334. wlan_minidump_log(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3335. soc->wbm_idle_link_ring.alloc_size,
  3336. soc->ctrl_psoc,
  3337. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3338. "wbm_idle_link_ring");
  3339. } else {
  3340. uint32_t num_scatter_bufs;
  3341. uint32_t buf_size = 0;
  3342. soc->wbm_idle_scatter_buf_size =
  3343. hal_idle_list_scatter_buf_size(soc->hal_soc);
  3344. hal_idle_scatter_buf_num_entries(
  3345. soc->hal_soc,
  3346. soc->wbm_idle_scatter_buf_size);
  3347. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  3348. soc->hal_soc, total_mem_size,
  3349. soc->wbm_idle_scatter_buf_size);
  3350. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  3351. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3352. FL("scatter bufs size out of bounds"));
  3353. goto fail;
  3354. }
  3355. for (i = 0; i < num_scatter_bufs; i++) {
  3356. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  3357. buf_size = soc->wbm_idle_scatter_buf_size;
  3358. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  3359. qdf_mem_alloc_consistent(soc->osdev,
  3360. soc->osdev->dev,
  3361. buf_size,
  3362. baseaddr);
  3363. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  3364. QDF_TRACE(QDF_MODULE_ID_DP,
  3365. QDF_TRACE_LEVEL_ERROR,
  3366. FL("Scatter lst memory alloc fail"));
  3367. goto fail;
  3368. }
  3369. }
  3370. soc->num_scatter_bufs = num_scatter_bufs;
  3371. }
  3372. return QDF_STATUS_SUCCESS;
  3373. fail:
  3374. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3375. void *vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3376. qdf_dma_addr_t paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3377. if (vaddr) {
  3378. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  3379. soc->wbm_idle_scatter_buf_size,
  3380. vaddr,
  3381. paddr, 0);
  3382. vaddr = NULL;
  3383. }
  3384. }
  3385. return QDF_STATUS_E_NOMEM;
  3386. }
  3387. qdf_export_symbol(dp_hw_link_desc_pool_banks_alloc);
  3388. /**
  3389. * dp_hw_link_desc_ring_init() - Initialize hw link desc rings
  3390. * @soc: DP SOC handle
  3391. *
  3392. * Return: QDF_STATUS_SUCCESS: success
  3393. * QDF_STATUS_E_FAILURE: failure
  3394. */
  3395. static QDF_STATUS dp_hw_link_desc_ring_init(struct dp_soc *soc)
  3396. {
  3397. struct dp_srng *dp_srng = &soc->wbm_idle_link_ring;
  3398. if (dp_srng->base_vaddr_unaligned) {
  3399. if (dp_srng_init(soc, dp_srng, WBM_IDLE_LINK, 0, 0))
  3400. return QDF_STATUS_E_FAILURE;
  3401. }
  3402. return QDF_STATUS_SUCCESS;
  3403. }
  3404. /**
  3405. * dp_hw_link_desc_ring_deinit() - Reset hw link desc rings
  3406. * @soc: DP SOC handle
  3407. *
  3408. * Return: None
  3409. */
  3410. static void dp_hw_link_desc_ring_deinit(struct dp_soc *soc)
  3411. {
  3412. dp_srng_deinit(soc, &soc->wbm_idle_link_ring, WBM_IDLE_LINK, 0);
  3413. }
  3414. void dp_link_desc_ring_replenish(struct dp_soc *soc, uint32_t mac_id)
  3415. {
  3416. uint32_t cookie = 0;
  3417. uint32_t page_idx = 0;
  3418. struct qdf_mem_multi_page_t *pages;
  3419. struct qdf_mem_dma_page_t *dma_pages;
  3420. uint32_t offset = 0;
  3421. uint32_t count = 0;
  3422. uint32_t desc_id = 0;
  3423. void *desc_srng;
  3424. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3425. uint32_t *total_link_descs_addr;
  3426. uint32_t total_link_descs;
  3427. uint32_t scatter_buf_num;
  3428. uint32_t num_entries_per_buf = 0;
  3429. uint32_t rem_entries;
  3430. uint32_t num_descs_per_page;
  3431. uint32_t num_scatter_bufs = 0;
  3432. uint8_t *scatter_buf_ptr;
  3433. void *desc;
  3434. num_scatter_bufs = soc->num_scatter_bufs;
  3435. if (mac_id == WLAN_INVALID_PDEV_ID) {
  3436. pages = &soc->link_desc_pages;
  3437. total_link_descs = soc->total_link_descs;
  3438. desc_srng = soc->wbm_idle_link_ring.hal_srng;
  3439. } else {
  3440. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3441. /* dp_monitor_get_link_desc_pages returns NULL only
  3442. * if monitor SOC is NULL
  3443. */
  3444. if (!pages) {
  3445. dp_err("can not get link desc pages");
  3446. QDF_ASSERT(0);
  3447. return;
  3448. }
  3449. total_link_descs_addr =
  3450. dp_monitor_get_total_link_descs(soc, mac_id);
  3451. total_link_descs = *total_link_descs_addr;
  3452. desc_srng = soc->rxdma_mon_desc_ring[mac_id].hal_srng;
  3453. }
  3454. dma_pages = pages->dma_pages;
  3455. do {
  3456. qdf_mem_zero(dma_pages[page_idx].page_v_addr_start,
  3457. pages->page_size);
  3458. page_idx++;
  3459. } while (page_idx < pages->num_pages);
  3460. if (desc_srng) {
  3461. hal_srng_access_start_unlocked(soc->hal_soc, desc_srng);
  3462. page_idx = 0;
  3463. count = 0;
  3464. offset = 0;
  3465. pages = &soc->link_desc_pages;
  3466. while ((desc = hal_srng_src_get_next(soc->hal_soc,
  3467. desc_srng)) &&
  3468. (count < total_link_descs)) {
  3469. page_idx = count / pages->num_element_per_page;
  3470. if (desc_id == pages->num_element_per_page)
  3471. desc_id = 0;
  3472. offset = count % pages->num_element_per_page;
  3473. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3474. soc->link_desc_id_start);
  3475. hal_set_link_desc_addr(soc->hal_soc, desc, cookie,
  3476. dma_pages[page_idx].page_p_addr
  3477. + (offset * link_desc_size),
  3478. soc->idle_link_bm_id);
  3479. count++;
  3480. desc_id++;
  3481. }
  3482. hal_srng_access_end_unlocked(soc->hal_soc, desc_srng);
  3483. } else {
  3484. /* Populate idle list scatter buffers with link descriptor
  3485. * pointers
  3486. */
  3487. scatter_buf_num = 0;
  3488. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  3489. soc->hal_soc,
  3490. soc->wbm_idle_scatter_buf_size);
  3491. scatter_buf_ptr = (uint8_t *)(
  3492. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  3493. rem_entries = num_entries_per_buf;
  3494. pages = &soc->link_desc_pages;
  3495. page_idx = 0; count = 0;
  3496. offset = 0;
  3497. num_descs_per_page = pages->num_element_per_page;
  3498. while (count < total_link_descs) {
  3499. page_idx = count / num_descs_per_page;
  3500. offset = count % num_descs_per_page;
  3501. if (desc_id == pages->num_element_per_page)
  3502. desc_id = 0;
  3503. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3504. soc->link_desc_id_start);
  3505. hal_set_link_desc_addr(soc->hal_soc,
  3506. (void *)scatter_buf_ptr,
  3507. cookie,
  3508. dma_pages[page_idx].page_p_addr +
  3509. (offset * link_desc_size),
  3510. soc->idle_link_bm_id);
  3511. rem_entries--;
  3512. if (rem_entries) {
  3513. scatter_buf_ptr += link_desc_size;
  3514. } else {
  3515. rem_entries = num_entries_per_buf;
  3516. scatter_buf_num++;
  3517. if (scatter_buf_num >= num_scatter_bufs)
  3518. break;
  3519. scatter_buf_ptr = (uint8_t *)
  3520. (soc->wbm_idle_scatter_buf_base_vaddr[
  3521. scatter_buf_num]);
  3522. }
  3523. count++;
  3524. desc_id++;
  3525. }
  3526. /* Setup link descriptor idle list in HW */
  3527. hal_setup_link_idle_list(soc->hal_soc,
  3528. soc->wbm_idle_scatter_buf_base_paddr,
  3529. soc->wbm_idle_scatter_buf_base_vaddr,
  3530. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  3531. (uint32_t)(scatter_buf_ptr -
  3532. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  3533. scatter_buf_num-1])), total_link_descs);
  3534. }
  3535. }
  3536. qdf_export_symbol(dp_link_desc_ring_replenish);
  3537. #ifdef IPA_OFFLOAD
  3538. #define USE_1_IPA_RX_REO_RING 1
  3539. #define USE_2_IPA_RX_REO_RINGS 2
  3540. #define REO_DST_RING_SIZE_QCA6290 1023
  3541. #ifndef CONFIG_WIFI_EMULATION_WIFI_3_0
  3542. #define REO_DST_RING_SIZE_QCA8074 1023
  3543. #define REO_DST_RING_SIZE_QCN9000 2048
  3544. #else
  3545. #define REO_DST_RING_SIZE_QCA8074 8
  3546. #define REO_DST_RING_SIZE_QCN9000 8
  3547. #endif /* CONFIG_WIFI_EMULATION_WIFI_3_0 */
  3548. #ifdef IPA_WDI3_TX_TWO_PIPES
  3549. #ifdef DP_MEMORY_OPT
  3550. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3551. {
  3552. return dp_init_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3553. }
  3554. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3555. {
  3556. dp_deinit_tx_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3557. }
  3558. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3559. {
  3560. return dp_alloc_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3561. }
  3562. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3563. {
  3564. dp_free_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3565. }
  3566. #else /* !DP_MEMORY_OPT */
  3567. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3568. {
  3569. return 0;
  3570. }
  3571. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3572. {
  3573. }
  3574. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3575. {
  3576. return 0
  3577. }
  3578. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3579. {
  3580. }
  3581. #endif /* DP_MEMORY_OPT */
  3582. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3583. {
  3584. hal_tx_init_data_ring(soc->hal_soc,
  3585. soc->tcl_data_ring[IPA_TX_ALT_RING_IDX].hal_srng);
  3586. }
  3587. #else /* !IPA_WDI3_TX_TWO_PIPES */
  3588. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3589. {
  3590. return 0;
  3591. }
  3592. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3593. {
  3594. }
  3595. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3596. {
  3597. return 0;
  3598. }
  3599. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3600. {
  3601. }
  3602. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3603. {
  3604. }
  3605. #endif /* IPA_WDI3_TX_TWO_PIPES */
  3606. #else
  3607. #define REO_DST_RING_SIZE_QCA6290 1024
  3608. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3609. {
  3610. return 0;
  3611. }
  3612. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3613. {
  3614. }
  3615. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3616. {
  3617. return 0;
  3618. }
  3619. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3620. {
  3621. }
  3622. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3623. {
  3624. }
  3625. #endif /* IPA_OFFLOAD */
  3626. /**
  3627. * dp_soc_reset_cpu_ring_map() - Reset cpu ring map
  3628. * @soc: Datapath soc handler
  3629. *
  3630. * This api resets the default cpu ring map
  3631. */
  3632. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  3633. {
  3634. uint8_t i;
  3635. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3636. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  3637. switch (nss_config) {
  3638. case dp_nss_cfg_first_radio:
  3639. /*
  3640. * Setting Tx ring map for one nss offloaded radio
  3641. */
  3642. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  3643. break;
  3644. case dp_nss_cfg_second_radio:
  3645. /*
  3646. * Setting Tx ring for two nss offloaded radios
  3647. */
  3648. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  3649. break;
  3650. case dp_nss_cfg_dbdc:
  3651. /*
  3652. * Setting Tx ring map for 2 nss offloaded radios
  3653. */
  3654. soc->tx_ring_map[i] =
  3655. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  3656. break;
  3657. case dp_nss_cfg_dbtc:
  3658. /*
  3659. * Setting Tx ring map for 3 nss offloaded radios
  3660. */
  3661. soc->tx_ring_map[i] =
  3662. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  3663. break;
  3664. default:
  3665. dp_err("tx_ring_map failed due to invalid nss cfg");
  3666. break;
  3667. }
  3668. }
  3669. }
  3670. /**
  3671. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  3672. * @soc: DP soc handle
  3673. * @ring_type: ring type
  3674. * @ring_num: ring_num
  3675. *
  3676. * Return: 0 if the ring is not offloaded, non-0 if it is offloaded
  3677. */
  3678. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  3679. enum hal_ring_type ring_type, int ring_num)
  3680. {
  3681. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3682. uint8_t status = 0;
  3683. switch (ring_type) {
  3684. case WBM2SW_RELEASE:
  3685. case REO_DST:
  3686. case RXDMA_BUF:
  3687. case REO_EXCEPTION:
  3688. status = ((nss_config) & (1 << ring_num));
  3689. break;
  3690. default:
  3691. break;
  3692. }
  3693. return status;
  3694. }
  3695. /**
  3696. * dp_soc_disable_unused_mac_intr_mask() - reset interrupt mask for
  3697. * unused WMAC hw rings
  3698. * @soc: DP Soc handle
  3699. * @mac_num: wmac num
  3700. *
  3701. * Return: Return void
  3702. */
  3703. static void dp_soc_disable_unused_mac_intr_mask(struct dp_soc *soc,
  3704. int mac_num)
  3705. {
  3706. uint8_t *grp_mask = NULL;
  3707. int group_number;
  3708. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3709. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3710. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3711. group_number, 0x0);
  3712. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  3713. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3714. wlan_cfg_set_rx_mon_ring_mask(soc->wlan_cfg_ctx,
  3715. group_number, 0x0);
  3716. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  3717. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3718. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx,
  3719. group_number, 0x0);
  3720. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  3721. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3722. wlan_cfg_set_host2rxdma_mon_ring_mask(soc->wlan_cfg_ctx,
  3723. group_number, 0x0);
  3724. }
  3725. #ifdef IPA_OFFLOAD
  3726. #ifdef IPA_WDI3_VLAN_SUPPORT
  3727. /**
  3728. * dp_soc_reset_ipa_vlan_intr_mask() - reset interrupt mask for IPA offloaded
  3729. * ring for vlan tagged traffic
  3730. * @soc: DP Soc handle
  3731. *
  3732. * Return: Return void
  3733. */
  3734. static void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3735. {
  3736. uint8_t *grp_mask = NULL;
  3737. int group_number, mask;
  3738. if (!wlan_ipa_is_vlan_enabled())
  3739. return;
  3740. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3741. group_number = dp_srng_find_ring_in_mask(IPA_ALT_REO_DEST_RING_IDX, grp_mask);
  3742. if (group_number < 0) {
  3743. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3744. soc, REO_DST, IPA_ALT_REO_DEST_RING_IDX);
  3745. return;
  3746. }
  3747. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3748. /* reset the interrupt mask for offloaded ring */
  3749. mask &= (~(1 << IPA_ALT_REO_DEST_RING_IDX));
  3750. /*
  3751. * set the interrupt mask to zero for rx offloaded radio.
  3752. */
  3753. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3754. }
  3755. #else
  3756. static inline
  3757. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3758. { }
  3759. #endif /* IPA_WDI3_VLAN_SUPPORT */
  3760. #else
  3761. static inline
  3762. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3763. { }
  3764. #endif /* IPA_OFFLOAD */
  3765. /**
  3766. * dp_soc_reset_intr_mask() - reset interrupt mask
  3767. * @soc: DP Soc handle
  3768. *
  3769. * Return: Return void
  3770. */
  3771. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  3772. {
  3773. uint8_t j;
  3774. uint8_t *grp_mask = NULL;
  3775. int group_number, mask, num_ring;
  3776. /* number of tx ring */
  3777. num_ring = soc->num_tcl_data_rings;
  3778. /*
  3779. * group mask for tx completion ring.
  3780. */
  3781. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  3782. /* loop and reset the mask for only offloaded ring */
  3783. for (j = 0; j < WLAN_CFG_NUM_TCL_DATA_RINGS; j++) {
  3784. /*
  3785. * Group number corresponding to tx offloaded ring.
  3786. */
  3787. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3788. if (group_number < 0) {
  3789. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3790. soc, WBM2SW_RELEASE, j);
  3791. continue;
  3792. }
  3793. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3794. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j) &&
  3795. (!mask)) {
  3796. continue;
  3797. }
  3798. /* reset the tx mask for offloaded ring */
  3799. mask &= (~(1 << j));
  3800. /*
  3801. * reset the interrupt mask for offloaded ring.
  3802. */
  3803. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3804. }
  3805. /* number of rx rings */
  3806. num_ring = soc->num_reo_dest_rings;
  3807. /*
  3808. * group mask for reo destination ring.
  3809. */
  3810. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3811. /* loop and reset the mask for only offloaded ring */
  3812. for (j = 0; j < WLAN_CFG_NUM_REO_DEST_RING; j++) {
  3813. /*
  3814. * Group number corresponding to rx offloaded ring.
  3815. */
  3816. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3817. if (group_number < 0) {
  3818. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3819. soc, REO_DST, j);
  3820. continue;
  3821. }
  3822. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3823. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j) &&
  3824. (!mask)) {
  3825. continue;
  3826. }
  3827. /* reset the interrupt mask for offloaded ring */
  3828. mask &= (~(1 << j));
  3829. /*
  3830. * set the interrupt mask to zero for rx offloaded radio.
  3831. */
  3832. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3833. }
  3834. /*
  3835. * group mask for Rx buffer refill ring
  3836. */
  3837. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3838. /* loop and reset the mask for only offloaded ring */
  3839. for (j = 0; j < MAX_PDEV_CNT; j++) {
  3840. int lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  3841. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  3842. continue;
  3843. }
  3844. /*
  3845. * Group number corresponding to rx offloaded ring.
  3846. */
  3847. group_number = dp_srng_find_ring_in_mask(lmac_id, grp_mask);
  3848. if (group_number < 0) {
  3849. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3850. soc, REO_DST, lmac_id);
  3851. continue;
  3852. }
  3853. /* set the interrupt mask for offloaded ring */
  3854. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3855. group_number);
  3856. mask &= (~(1 << lmac_id));
  3857. /*
  3858. * set the interrupt mask to zero for rx offloaded radio.
  3859. */
  3860. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3861. group_number, mask);
  3862. }
  3863. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  3864. for (j = 0; j < num_ring; j++) {
  3865. if (!dp_soc_ring_if_nss_offloaded(soc, REO_EXCEPTION, j)) {
  3866. continue;
  3867. }
  3868. /*
  3869. * Group number corresponding to rx err ring.
  3870. */
  3871. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3872. if (group_number < 0) {
  3873. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3874. soc, REO_EXCEPTION, j);
  3875. continue;
  3876. }
  3877. wlan_cfg_set_rx_err_ring_mask(soc->wlan_cfg_ctx,
  3878. group_number, 0);
  3879. }
  3880. }
  3881. #ifdef IPA_OFFLOAD
  3882. bool dp_reo_remap_config(struct dp_soc *soc, uint32_t *remap0,
  3883. uint32_t *remap1, uint32_t *remap2)
  3884. {
  3885. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX] = {
  3886. REO_REMAP_SW1, REO_REMAP_SW2, REO_REMAP_SW3,
  3887. REO_REMAP_SW5, REO_REMAP_SW6, REO_REMAP_SW7};
  3888. switch (soc->arch_id) {
  3889. case CDP_ARCH_TYPE_BE:
  3890. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  3891. soc->num_reo_dest_rings -
  3892. USE_2_IPA_RX_REO_RINGS, remap1,
  3893. remap2);
  3894. break;
  3895. case CDP_ARCH_TYPE_LI:
  3896. if (wlan_ipa_is_vlan_enabled()) {
  3897. hal_compute_reo_remap_ix2_ix3(
  3898. soc->hal_soc, ring,
  3899. soc->num_reo_dest_rings -
  3900. USE_2_IPA_RX_REO_RINGS, remap1,
  3901. remap2);
  3902. } else {
  3903. hal_compute_reo_remap_ix2_ix3(
  3904. soc->hal_soc, ring,
  3905. soc->num_reo_dest_rings -
  3906. USE_1_IPA_RX_REO_RING, remap1,
  3907. remap2);
  3908. }
  3909. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  3910. break;
  3911. default:
  3912. dp_err("unknown arch_id 0x%x", soc->arch_id);
  3913. QDF_BUG(0);
  3914. }
  3915. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  3916. return true;
  3917. }
  3918. #ifdef IPA_WDI3_TX_TWO_PIPES
  3919. static bool dp_ipa_is_alt_tx_ring(int index)
  3920. {
  3921. return index == IPA_TX_ALT_RING_IDX;
  3922. }
  3923. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  3924. {
  3925. return index == IPA_TX_ALT_COMP_RING_IDX;
  3926. }
  3927. #else /* !IPA_WDI3_TX_TWO_PIPES */
  3928. static bool dp_ipa_is_alt_tx_ring(int index)
  3929. {
  3930. return false;
  3931. }
  3932. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  3933. {
  3934. return false;
  3935. }
  3936. #endif /* IPA_WDI3_TX_TWO_PIPES */
  3937. /**
  3938. * dp_ipa_get_tx_ring_size() - Get Tx ring size for IPA
  3939. *
  3940. * @tx_ring_num: Tx ring number
  3941. * @tx_ipa_ring_sz: Return param only updated for IPA.
  3942. * @soc_cfg_ctx: dp soc cfg context
  3943. *
  3944. * Return: None
  3945. */
  3946. static void dp_ipa_get_tx_ring_size(int tx_ring_num, int *tx_ipa_ring_sz,
  3947. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  3948. {
  3949. if (!soc_cfg_ctx->ipa_enabled)
  3950. return;
  3951. if (tx_ring_num == IPA_TCL_DATA_RING_IDX)
  3952. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_ring_size(soc_cfg_ctx);
  3953. else if (dp_ipa_is_alt_tx_ring(tx_ring_num))
  3954. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_alt_ring_size(soc_cfg_ctx);
  3955. }
  3956. /**
  3957. * dp_ipa_get_tx_comp_ring_size() - Get Tx comp ring size for IPA
  3958. *
  3959. * @tx_comp_ring_num: Tx comp ring number
  3960. * @tx_comp_ipa_ring_sz: Return param only updated for IPA.
  3961. * @soc_cfg_ctx: dp soc cfg context
  3962. *
  3963. * Return: None
  3964. */
  3965. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  3966. int *tx_comp_ipa_ring_sz,
  3967. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  3968. {
  3969. if (!soc_cfg_ctx->ipa_enabled)
  3970. return;
  3971. if (tx_comp_ring_num == IPA_TCL_DATA_RING_IDX)
  3972. *tx_comp_ipa_ring_sz =
  3973. wlan_cfg_ipa_tx_comp_ring_size(soc_cfg_ctx);
  3974. else if (dp_ipa_is_alt_tx_comp_ring(tx_comp_ring_num))
  3975. *tx_comp_ipa_ring_sz =
  3976. wlan_cfg_ipa_tx_alt_comp_ring_size(soc_cfg_ctx);
  3977. }
  3978. #else
  3979. static uint8_t dp_reo_ring_selection(uint32_t value, uint32_t *ring)
  3980. {
  3981. uint8_t num = 0;
  3982. switch (value) {
  3983. /* should we have all the different possible ring configs */
  3984. case 0xFF:
  3985. num = 8;
  3986. ring[0] = REO_REMAP_SW1;
  3987. ring[1] = REO_REMAP_SW2;
  3988. ring[2] = REO_REMAP_SW3;
  3989. ring[3] = REO_REMAP_SW4;
  3990. ring[4] = REO_REMAP_SW5;
  3991. ring[5] = REO_REMAP_SW6;
  3992. ring[6] = REO_REMAP_SW7;
  3993. ring[7] = REO_REMAP_SW8;
  3994. break;
  3995. case 0x3F:
  3996. num = 6;
  3997. ring[0] = REO_REMAP_SW1;
  3998. ring[1] = REO_REMAP_SW2;
  3999. ring[2] = REO_REMAP_SW3;
  4000. ring[3] = REO_REMAP_SW4;
  4001. ring[4] = REO_REMAP_SW5;
  4002. ring[5] = REO_REMAP_SW6;
  4003. break;
  4004. case 0xF:
  4005. num = 4;
  4006. ring[0] = REO_REMAP_SW1;
  4007. ring[1] = REO_REMAP_SW2;
  4008. ring[2] = REO_REMAP_SW3;
  4009. ring[3] = REO_REMAP_SW4;
  4010. break;
  4011. case 0xE:
  4012. num = 3;
  4013. ring[0] = REO_REMAP_SW2;
  4014. ring[1] = REO_REMAP_SW3;
  4015. ring[2] = REO_REMAP_SW4;
  4016. break;
  4017. case 0xD:
  4018. num = 3;
  4019. ring[0] = REO_REMAP_SW1;
  4020. ring[1] = REO_REMAP_SW3;
  4021. ring[2] = REO_REMAP_SW4;
  4022. break;
  4023. case 0xC:
  4024. num = 2;
  4025. ring[0] = REO_REMAP_SW3;
  4026. ring[1] = REO_REMAP_SW4;
  4027. break;
  4028. case 0xB:
  4029. num = 3;
  4030. ring[0] = REO_REMAP_SW1;
  4031. ring[1] = REO_REMAP_SW2;
  4032. ring[2] = REO_REMAP_SW4;
  4033. break;
  4034. case 0xA:
  4035. num = 2;
  4036. ring[0] = REO_REMAP_SW2;
  4037. ring[1] = REO_REMAP_SW4;
  4038. break;
  4039. case 0x9:
  4040. num = 2;
  4041. ring[0] = REO_REMAP_SW1;
  4042. ring[1] = REO_REMAP_SW4;
  4043. break;
  4044. case 0x8:
  4045. num = 1;
  4046. ring[0] = REO_REMAP_SW4;
  4047. break;
  4048. case 0x7:
  4049. num = 3;
  4050. ring[0] = REO_REMAP_SW1;
  4051. ring[1] = REO_REMAP_SW2;
  4052. ring[2] = REO_REMAP_SW3;
  4053. break;
  4054. case 0x6:
  4055. num = 2;
  4056. ring[0] = REO_REMAP_SW2;
  4057. ring[1] = REO_REMAP_SW3;
  4058. break;
  4059. case 0x5:
  4060. num = 2;
  4061. ring[0] = REO_REMAP_SW1;
  4062. ring[1] = REO_REMAP_SW3;
  4063. break;
  4064. case 0x4:
  4065. num = 1;
  4066. ring[0] = REO_REMAP_SW3;
  4067. break;
  4068. case 0x3:
  4069. num = 2;
  4070. ring[0] = REO_REMAP_SW1;
  4071. ring[1] = REO_REMAP_SW2;
  4072. break;
  4073. case 0x2:
  4074. num = 1;
  4075. ring[0] = REO_REMAP_SW2;
  4076. break;
  4077. case 0x1:
  4078. num = 1;
  4079. ring[0] = REO_REMAP_SW1;
  4080. break;
  4081. default:
  4082. dp_err("unknown reo ring map 0x%x", value);
  4083. QDF_BUG(0);
  4084. }
  4085. return num;
  4086. }
  4087. bool dp_reo_remap_config(struct dp_soc *soc,
  4088. uint32_t *remap0,
  4089. uint32_t *remap1,
  4090. uint32_t *remap2)
  4091. {
  4092. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4093. uint32_t reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  4094. uint8_t num;
  4095. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX];
  4096. uint32_t value;
  4097. switch (offload_radio) {
  4098. case dp_nss_cfg_default:
  4099. value = reo_config & WLAN_CFG_NUM_REO_RINGS_MAP_MAX;
  4100. num = dp_reo_ring_selection(value, ring);
  4101. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4102. num, remap1, remap2);
  4103. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  4104. break;
  4105. case dp_nss_cfg_first_radio:
  4106. value = reo_config & 0xE;
  4107. num = dp_reo_ring_selection(value, ring);
  4108. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4109. num, remap1, remap2);
  4110. break;
  4111. case dp_nss_cfg_second_radio:
  4112. value = reo_config & 0xD;
  4113. num = dp_reo_ring_selection(value, ring);
  4114. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4115. num, remap1, remap2);
  4116. break;
  4117. case dp_nss_cfg_dbdc:
  4118. case dp_nss_cfg_dbtc:
  4119. /* return false if both or all are offloaded to NSS */
  4120. return false;
  4121. }
  4122. dp_debug("remap1 %x remap2 %x offload_radio %u",
  4123. *remap1, *remap2, offload_radio);
  4124. return true;
  4125. }
  4126. static void dp_ipa_get_tx_ring_size(int ring_num, int *tx_ipa_ring_sz,
  4127. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4128. {
  4129. }
  4130. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  4131. int *tx_comp_ipa_ring_sz,
  4132. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4133. {
  4134. }
  4135. #endif /* IPA_OFFLOAD */
  4136. /**
  4137. * dp_reo_frag_dst_set() - configure reo register to set the
  4138. * fragment destination ring
  4139. * @soc: Datapath soc
  4140. * @frag_dst_ring: output parameter to set fragment destination ring
  4141. *
  4142. * Based on offload_radio below fragment destination rings is selected
  4143. * 0 - TCL
  4144. * 1 - SW1
  4145. * 2 - SW2
  4146. * 3 - SW3
  4147. * 4 - SW4
  4148. * 5 - Release
  4149. * 6 - FW
  4150. * 7 - alternate select
  4151. *
  4152. * Return: void
  4153. */
  4154. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  4155. {
  4156. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4157. switch (offload_radio) {
  4158. case dp_nss_cfg_default:
  4159. *frag_dst_ring = REO_REMAP_TCL;
  4160. break;
  4161. case dp_nss_cfg_first_radio:
  4162. /*
  4163. * This configuration is valid for single band radio which
  4164. * is also NSS offload.
  4165. */
  4166. case dp_nss_cfg_dbdc:
  4167. case dp_nss_cfg_dbtc:
  4168. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  4169. break;
  4170. default:
  4171. dp_init_err("%pK: dp_reo_frag_dst_set invalid offload radio config", soc);
  4172. break;
  4173. }
  4174. }
  4175. #ifdef ENABLE_VERBOSE_DEBUG
  4176. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4177. {
  4178. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4179. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4180. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  4181. is_dp_verbose_debug_enabled = true;
  4182. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  4183. hal_set_verbose_debug(true);
  4184. else
  4185. hal_set_verbose_debug(false);
  4186. }
  4187. #else
  4188. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4189. {
  4190. }
  4191. #endif
  4192. #ifdef WLAN_FEATURE_STATS_EXT
  4193. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4194. {
  4195. qdf_event_create(&soc->rx_hw_stats_event);
  4196. }
  4197. #else
  4198. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4199. {
  4200. }
  4201. #endif
  4202. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index)
  4203. {
  4204. int tcl_ring_num, wbm_ring_num;
  4205. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4206. index,
  4207. &tcl_ring_num,
  4208. &wbm_ring_num);
  4209. if (tcl_ring_num == -1) {
  4210. dp_err("incorrect tcl ring num for index %u", index);
  4211. return;
  4212. }
  4213. wlan_minidump_remove(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4214. soc->tcl_data_ring[index].alloc_size,
  4215. soc->ctrl_psoc,
  4216. WLAN_MD_DP_SRNG_TCL_DATA,
  4217. "tcl_data_ring");
  4218. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4219. dp_srng_deinit(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4220. tcl_ring_num);
  4221. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4222. return;
  4223. wlan_minidump_remove(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4224. soc->tx_comp_ring[index].alloc_size,
  4225. soc->ctrl_psoc,
  4226. WLAN_MD_DP_SRNG_TX_COMP,
  4227. "tcl_comp_ring");
  4228. dp_srng_deinit(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4229. wbm_ring_num);
  4230. }
  4231. /**
  4232. * dp_init_tx_ring_pair_by_index() - The function inits tcl data/wbm completion
  4233. * ring pair
  4234. * @soc: DP soc pointer
  4235. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4236. *
  4237. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4238. */
  4239. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  4240. uint8_t index)
  4241. {
  4242. int tcl_ring_num, wbm_ring_num;
  4243. uint8_t bm_id;
  4244. if (index >= MAX_TCL_DATA_RINGS) {
  4245. dp_err("unexpected index!");
  4246. QDF_BUG(0);
  4247. goto fail1;
  4248. }
  4249. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4250. index,
  4251. &tcl_ring_num,
  4252. &wbm_ring_num);
  4253. if (tcl_ring_num == -1) {
  4254. dp_err("incorrect tcl ring num for index %u", index);
  4255. goto fail1;
  4256. }
  4257. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4258. if (dp_srng_init(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4259. tcl_ring_num, 0)) {
  4260. dp_err("dp_srng_init failed for tcl_data_ring");
  4261. goto fail1;
  4262. }
  4263. wlan_minidump_log(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4264. soc->tcl_data_ring[index].alloc_size,
  4265. soc->ctrl_psoc,
  4266. WLAN_MD_DP_SRNG_TCL_DATA,
  4267. "tcl_data_ring");
  4268. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4269. goto set_rbm;
  4270. if (dp_srng_init(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4271. wbm_ring_num, 0)) {
  4272. dp_err("dp_srng_init failed for tx_comp_ring");
  4273. goto fail1;
  4274. }
  4275. wlan_minidump_log(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4276. soc->tx_comp_ring[index].alloc_size,
  4277. soc->ctrl_psoc,
  4278. WLAN_MD_DP_SRNG_TX_COMP,
  4279. "tcl_comp_ring");
  4280. set_rbm:
  4281. bm_id = wlan_cfg_get_rbm_id_for_index(soc->wlan_cfg_ctx, tcl_ring_num);
  4282. soc->arch_ops.tx_implicit_rbm_set(soc, tcl_ring_num, bm_id);
  4283. return QDF_STATUS_SUCCESS;
  4284. fail1:
  4285. return QDF_STATUS_E_FAILURE;
  4286. }
  4287. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index)
  4288. {
  4289. dp_debug("index %u", index);
  4290. dp_srng_free(soc, &soc->tcl_data_ring[index]);
  4291. dp_srng_free(soc, &soc->tx_comp_ring[index]);
  4292. }
  4293. /**
  4294. * dp_alloc_tx_ring_pair_by_index() - The function allocs tcl data/wbm2sw
  4295. * ring pair for the given "index"
  4296. * @soc: DP soc pointer
  4297. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4298. *
  4299. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4300. */
  4301. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  4302. uint8_t index)
  4303. {
  4304. int tx_ring_size;
  4305. int tx_comp_ring_size;
  4306. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  4307. int cached = 0;
  4308. if (index >= MAX_TCL_DATA_RINGS) {
  4309. dp_err("unexpected index!");
  4310. QDF_BUG(0);
  4311. goto fail1;
  4312. }
  4313. dp_debug("index %u", index);
  4314. tx_ring_size = wlan_cfg_tx_ring_size(soc_cfg_ctx);
  4315. dp_ipa_get_tx_ring_size(index, &tx_ring_size, soc_cfg_ctx);
  4316. if (dp_srng_alloc(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4317. tx_ring_size, cached)) {
  4318. dp_err("dp_srng_alloc failed for tcl_data_ring");
  4319. goto fail1;
  4320. }
  4321. tx_comp_ring_size = wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  4322. dp_ipa_get_tx_comp_ring_size(index, &tx_comp_ring_size, soc_cfg_ctx);
  4323. /* Enable cached TCL desc if NSS offload is disabled */
  4324. if (!wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  4325. cached = WLAN_CFG_DST_RING_CACHED_DESC;
  4326. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) ==
  4327. INVALID_WBM_RING_NUM)
  4328. return QDF_STATUS_SUCCESS;
  4329. if (dp_srng_alloc(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4330. tx_comp_ring_size, cached)) {
  4331. dp_err("dp_srng_alloc failed for tx_comp_ring");
  4332. goto fail1;
  4333. }
  4334. return QDF_STATUS_SUCCESS;
  4335. fail1:
  4336. return QDF_STATUS_E_FAILURE;
  4337. }
  4338. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4339. {
  4340. struct cdp_lro_hash_config lro_hash;
  4341. QDF_STATUS status;
  4342. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  4343. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  4344. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  4345. dp_err("LRO, GRO and RX hash disabled");
  4346. return QDF_STATUS_E_FAILURE;
  4347. }
  4348. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  4349. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  4350. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  4351. lro_hash.lro_enable = 1;
  4352. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  4353. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  4354. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  4355. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  4356. }
  4357. soc->arch_ops.get_rx_hash_key(soc, &lro_hash);
  4358. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  4359. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  4360. QDF_BUG(0);
  4361. dp_err("lro_hash_config not configured");
  4362. return QDF_STATUS_E_FAILURE;
  4363. }
  4364. status = soc->cdp_soc.ol_ops->lro_hash_config(soc->ctrl_psoc,
  4365. pdev->pdev_id,
  4366. &lro_hash);
  4367. if (!QDF_IS_STATUS_SUCCESS(status)) {
  4368. dp_err("failed to send lro_hash_config to FW %u", status);
  4369. return status;
  4370. }
  4371. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  4372. lro_hash.lro_enable, lro_hash.tcp_flag,
  4373. lro_hash.tcp_flag_mask);
  4374. dp_info("toeplitz_hash_ipv4:");
  4375. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4376. lro_hash.toeplitz_hash_ipv4,
  4377. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  4378. LRO_IPV4_SEED_ARR_SZ));
  4379. dp_info("toeplitz_hash_ipv6:");
  4380. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4381. lro_hash.toeplitz_hash_ipv6,
  4382. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  4383. LRO_IPV6_SEED_ARR_SZ));
  4384. return status;
  4385. }
  4386. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  4387. /**
  4388. * dp_reap_timer_init() - initialize the reap timer
  4389. * @soc: data path SoC handle
  4390. *
  4391. * Return: void
  4392. */
  4393. static void dp_reap_timer_init(struct dp_soc *soc)
  4394. {
  4395. /*
  4396. * Timer to reap rxdma status rings.
  4397. * Needed until we enable ppdu end interrupts
  4398. */
  4399. dp_monitor_reap_timer_init(soc);
  4400. dp_monitor_vdev_timer_init(soc);
  4401. }
  4402. /**
  4403. * dp_reap_timer_deinit() - de-initialize the reap timer
  4404. * @soc: data path SoC handle
  4405. *
  4406. * Return: void
  4407. */
  4408. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4409. {
  4410. dp_monitor_reap_timer_deinit(soc);
  4411. }
  4412. #else
  4413. /* WIN use case */
  4414. static void dp_reap_timer_init(struct dp_soc *soc)
  4415. {
  4416. /* Configure LMAC rings in Polled mode */
  4417. if (soc->lmac_polled_mode) {
  4418. /*
  4419. * Timer to reap lmac rings.
  4420. */
  4421. qdf_timer_init(soc->osdev, &soc->lmac_reap_timer,
  4422. dp_service_lmac_rings, (void *)soc,
  4423. QDF_TIMER_TYPE_WAKE_APPS);
  4424. soc->lmac_timer_init = 1;
  4425. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  4426. }
  4427. }
  4428. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4429. {
  4430. if (soc->lmac_timer_init) {
  4431. qdf_timer_stop(&soc->lmac_reap_timer);
  4432. qdf_timer_free(&soc->lmac_reap_timer);
  4433. soc->lmac_timer_init = 0;
  4434. }
  4435. }
  4436. #endif
  4437. #ifdef QCA_HOST2FW_RXBUF_RING
  4438. /**
  4439. * dp_rxdma_ring_alloc() - allocate the RXDMA rings
  4440. * @soc: data path SoC handle
  4441. * @pdev: Physical device handle
  4442. *
  4443. * Return: 0 - success, > 0 - failure
  4444. */
  4445. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4446. {
  4447. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4448. int max_mac_rings;
  4449. int i;
  4450. int ring_size;
  4451. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4452. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4453. ring_size = wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx);
  4454. for (i = 0; i < max_mac_rings; i++) {
  4455. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4456. if (dp_srng_alloc(soc, &pdev->rx_mac_buf_ring[i],
  4457. RXDMA_BUF, ring_size, 0)) {
  4458. dp_init_err("%pK: failed rx mac ring setup", soc);
  4459. return QDF_STATUS_E_FAILURE;
  4460. }
  4461. }
  4462. return QDF_STATUS_SUCCESS;
  4463. }
  4464. /**
  4465. * dp_rxdma_ring_setup() - configure the RXDMA rings
  4466. * @soc: data path SoC handle
  4467. * @pdev: Physical device handle
  4468. *
  4469. * Return: 0 - success, > 0 - failure
  4470. */
  4471. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4472. {
  4473. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4474. int max_mac_rings;
  4475. int i;
  4476. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4477. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4478. for (i = 0; i < max_mac_rings; i++) {
  4479. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4480. if (dp_srng_init(soc, &pdev->rx_mac_buf_ring[i],
  4481. RXDMA_BUF, 1, i)) {
  4482. dp_init_err("%pK: failed rx mac ring setup", soc);
  4483. return QDF_STATUS_E_FAILURE;
  4484. }
  4485. }
  4486. return QDF_STATUS_SUCCESS;
  4487. }
  4488. /**
  4489. * dp_rxdma_ring_cleanup() - Deinit the RXDMA rings and reap timer
  4490. * @soc: data path SoC handle
  4491. * @pdev: Physical device handle
  4492. *
  4493. * Return: void
  4494. */
  4495. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4496. {
  4497. int i;
  4498. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4499. dp_srng_deinit(soc, &pdev->rx_mac_buf_ring[i], RXDMA_BUF, 1);
  4500. dp_reap_timer_deinit(soc);
  4501. }
  4502. /**
  4503. * dp_rxdma_ring_free() - Free the RXDMA rings
  4504. * @pdev: Physical device handle
  4505. *
  4506. * Return: void
  4507. */
  4508. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4509. {
  4510. int i;
  4511. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4512. dp_srng_free(pdev->soc, &pdev->rx_mac_buf_ring[i]);
  4513. }
  4514. #else
  4515. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4516. {
  4517. return QDF_STATUS_SUCCESS;
  4518. }
  4519. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4520. {
  4521. return QDF_STATUS_SUCCESS;
  4522. }
  4523. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4524. {
  4525. dp_reap_timer_deinit(soc);
  4526. }
  4527. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4528. {
  4529. }
  4530. #endif
  4531. /**
  4532. * dp_dscp_tid_map_setup() - Initialize the dscp-tid maps
  4533. * @pdev: DP_PDEV handle
  4534. *
  4535. * Return: void
  4536. */
  4537. static inline void
  4538. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  4539. {
  4540. uint8_t map_id;
  4541. struct dp_soc *soc = pdev->soc;
  4542. if (!soc)
  4543. return;
  4544. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  4545. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  4546. default_dscp_tid_map,
  4547. sizeof(default_dscp_tid_map));
  4548. }
  4549. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  4550. hal_tx_set_dscp_tid_map(soc->hal_soc,
  4551. default_dscp_tid_map,
  4552. map_id);
  4553. }
  4554. }
  4555. /**
  4556. * dp_pcp_tid_map_setup() - Initialize the pcp-tid maps
  4557. * @pdev: DP_PDEV handle
  4558. *
  4559. * Return: void
  4560. */
  4561. static inline void
  4562. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  4563. {
  4564. struct dp_soc *soc = pdev->soc;
  4565. if (!soc)
  4566. return;
  4567. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  4568. sizeof(default_pcp_tid_map));
  4569. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  4570. }
  4571. #ifdef IPA_OFFLOAD
  4572. /**
  4573. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  4574. * @soc: data path instance
  4575. * @pdev: core txrx pdev context
  4576. *
  4577. * Return: QDF_STATUS_SUCCESS: success
  4578. * QDF_STATUS_E_RESOURCES: Error return
  4579. */
  4580. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4581. struct dp_pdev *pdev)
  4582. {
  4583. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4584. int entries;
  4585. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4586. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4587. entries =
  4588. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4589. /* Setup second Rx refill buffer ring */
  4590. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4591. entries, 0)) {
  4592. dp_init_err("%pK: dp_srng_alloc failed second"
  4593. "rx refill ring", soc);
  4594. return QDF_STATUS_E_FAILURE;
  4595. }
  4596. }
  4597. return QDF_STATUS_SUCCESS;
  4598. }
  4599. #ifdef IPA_WDI3_VLAN_SUPPORT
  4600. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4601. struct dp_pdev *pdev)
  4602. {
  4603. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4604. int entries;
  4605. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4606. wlan_ipa_is_vlan_enabled()) {
  4607. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4608. entries =
  4609. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4610. /* Setup second Rx refill buffer ring */
  4611. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4612. entries, 0)) {
  4613. dp_init_err("%pK: alloc failed for 3rd rx refill ring",
  4614. soc);
  4615. return QDF_STATUS_E_FAILURE;
  4616. }
  4617. }
  4618. return QDF_STATUS_SUCCESS;
  4619. }
  4620. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4621. struct dp_pdev *pdev)
  4622. {
  4623. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4624. wlan_ipa_is_vlan_enabled()) {
  4625. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4626. IPA_RX_ALT_REFILL_BUF_RING_IDX,
  4627. pdev->pdev_id)) {
  4628. dp_init_err("%pK: init failed for 3rd rx refill ring",
  4629. soc);
  4630. return QDF_STATUS_E_FAILURE;
  4631. }
  4632. }
  4633. return QDF_STATUS_SUCCESS;
  4634. }
  4635. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4636. struct dp_pdev *pdev)
  4637. {
  4638. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4639. wlan_ipa_is_vlan_enabled())
  4640. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF, 0);
  4641. }
  4642. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4643. struct dp_pdev *pdev)
  4644. {
  4645. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4646. wlan_ipa_is_vlan_enabled())
  4647. dp_srng_free(soc, &pdev->rx_refill_buf_ring3);
  4648. }
  4649. #else
  4650. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4651. struct dp_pdev *pdev)
  4652. {
  4653. return QDF_STATUS_SUCCESS;
  4654. }
  4655. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4656. struct dp_pdev *pdev)
  4657. {
  4658. return QDF_STATUS_SUCCESS;
  4659. }
  4660. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4661. struct dp_pdev *pdev)
  4662. {
  4663. }
  4664. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4665. struct dp_pdev *pdev)
  4666. {
  4667. }
  4668. #endif
  4669. /**
  4670. * dp_deinit_ipa_rx_refill_buf_ring - deinit second Rx refill buffer ring
  4671. * @soc: data path instance
  4672. * @pdev: core txrx pdev context
  4673. *
  4674. * Return: void
  4675. */
  4676. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4677. struct dp_pdev *pdev)
  4678. {
  4679. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4680. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 0);
  4681. }
  4682. /**
  4683. * dp_init_ipa_rx_refill_buf_ring - Init second Rx refill buffer ring
  4684. * @soc: data path instance
  4685. * @pdev: core txrx pdev context
  4686. *
  4687. * Return: QDF_STATUS_SUCCESS: success
  4688. * QDF_STATUS_E_RESOURCES: Error return
  4689. */
  4690. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4691. struct dp_pdev *pdev)
  4692. {
  4693. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4694. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4695. IPA_RX_REFILL_BUF_RING_IDX, pdev->pdev_id)) {
  4696. dp_init_err("%pK: dp_srng_init failed second"
  4697. "rx refill ring", soc);
  4698. return QDF_STATUS_E_FAILURE;
  4699. }
  4700. }
  4701. if (dp_init_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  4702. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  4703. return QDF_STATUS_E_FAILURE;
  4704. }
  4705. return QDF_STATUS_SUCCESS;
  4706. }
  4707. /**
  4708. * dp_free_ipa_rx_refill_buf_ring - free second Rx refill buffer ring
  4709. * @soc: data path instance
  4710. * @pdev: core txrx pdev context
  4711. *
  4712. * Return: void
  4713. */
  4714. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4715. struct dp_pdev *pdev)
  4716. {
  4717. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4718. dp_srng_free(soc, &pdev->rx_refill_buf_ring2);
  4719. }
  4720. #else
  4721. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4722. struct dp_pdev *pdev)
  4723. {
  4724. return QDF_STATUS_SUCCESS;
  4725. }
  4726. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4727. struct dp_pdev *pdev)
  4728. {
  4729. return QDF_STATUS_SUCCESS;
  4730. }
  4731. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4732. struct dp_pdev *pdev)
  4733. {
  4734. }
  4735. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4736. struct dp_pdev *pdev)
  4737. {
  4738. }
  4739. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4740. struct dp_pdev *pdev)
  4741. {
  4742. return QDF_STATUS_SUCCESS;
  4743. }
  4744. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4745. struct dp_pdev *pdev)
  4746. {
  4747. }
  4748. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4749. struct dp_pdev *pdev)
  4750. {
  4751. }
  4752. #endif
  4753. #ifdef WLAN_FEATURE_DP_CFG_EVENT_HISTORY
  4754. /**
  4755. * dp_soc_cfg_history_attach() - Allocate and attach datapath config events
  4756. * history
  4757. * @soc: DP soc handle
  4758. *
  4759. * Return: None
  4760. */
  4761. static void dp_soc_cfg_history_attach(struct dp_soc *soc)
  4762. {
  4763. dp_soc_frag_history_attach(soc, &soc->cfg_event_history,
  4764. DP_CFG_EVT_HIST_MAX_SLOTS,
  4765. DP_CFG_EVT_HIST_PER_SLOT_MAX,
  4766. sizeof(struct dp_cfg_event),
  4767. true, DP_CFG_EVENT_HIST_TYPE);
  4768. }
  4769. /**
  4770. * dp_soc_cfg_history_detach() - Detach and free DP config events history
  4771. * @soc: DP soc handle
  4772. *
  4773. * Return: none
  4774. */
  4775. static void dp_soc_cfg_history_detach(struct dp_soc *soc)
  4776. {
  4777. dp_soc_frag_history_detach(soc, &soc->cfg_event_history,
  4778. DP_CFG_EVT_HIST_MAX_SLOTS,
  4779. true, DP_CFG_EVENT_HIST_TYPE);
  4780. }
  4781. #else
  4782. static void dp_soc_cfg_history_attach(struct dp_soc *soc)
  4783. {
  4784. }
  4785. static void dp_soc_cfg_history_detach(struct dp_soc *soc)
  4786. {
  4787. }
  4788. #endif
  4789. #ifdef DP_TX_HW_DESC_HISTORY
  4790. /**
  4791. * dp_soc_tx_hw_desc_history_attach - Attach TX HW descriptor history
  4792. *
  4793. * @soc: DP soc handle
  4794. *
  4795. * Return: None
  4796. */
  4797. static void dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4798. {
  4799. dp_soc_frag_history_attach(soc, &soc->tx_hw_desc_history,
  4800. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4801. DP_TX_HW_DESC_HIST_PER_SLOT_MAX,
  4802. sizeof(struct dp_tx_hw_desc_evt),
  4803. true, DP_TX_HW_DESC_HIST_TYPE);
  4804. }
  4805. static void dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4806. {
  4807. dp_soc_frag_history_detach(soc, &soc->tx_hw_desc_history,
  4808. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4809. true, DP_TX_HW_DESC_HIST_TYPE);
  4810. }
  4811. #else /* DP_TX_HW_DESC_HISTORY */
  4812. static inline void
  4813. dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4814. {
  4815. }
  4816. static inline void
  4817. dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4818. {
  4819. }
  4820. #endif /* DP_TX_HW_DESC_HISTORY */
  4821. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  4822. #ifndef RX_DEFRAG_DO_NOT_REINJECT
  4823. /**
  4824. * dp_soc_rx_reinject_ring_history_attach - Attach the reo reinject ring
  4825. * history.
  4826. * @soc: DP soc handle
  4827. *
  4828. * Return: None
  4829. */
  4830. static void dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4831. {
  4832. soc->rx_reinject_ring_history =
  4833. dp_context_alloc_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  4834. sizeof(struct dp_rx_reinject_history));
  4835. if (soc->rx_reinject_ring_history)
  4836. qdf_atomic_init(&soc->rx_reinject_ring_history->index);
  4837. }
  4838. #else /* RX_DEFRAG_DO_NOT_REINJECT */
  4839. static inline void
  4840. dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4841. {
  4842. }
  4843. #endif /* RX_DEFRAG_DO_NOT_REINJECT */
  4844. /**
  4845. * dp_soc_rx_history_attach() - Attach the ring history record buffers
  4846. * @soc: DP soc structure
  4847. *
  4848. * This function allocates the memory for recording the rx ring, rx error
  4849. * ring and the reinject ring entries. There is no error returned in case
  4850. * of allocation failure since the record function checks if the history is
  4851. * initialized or not. We do not want to fail the driver load in case of
  4852. * failure to allocate memory for debug history.
  4853. *
  4854. * Return: None
  4855. */
  4856. static void dp_soc_rx_history_attach(struct dp_soc *soc)
  4857. {
  4858. int i;
  4859. uint32_t rx_ring_hist_size;
  4860. uint32_t rx_refill_ring_hist_size;
  4861. rx_ring_hist_size = sizeof(*soc->rx_ring_history[0]);
  4862. rx_refill_ring_hist_size = sizeof(*soc->rx_refill_ring_history[0]);
  4863. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4864. soc->rx_ring_history[i] = dp_context_alloc_mem(
  4865. soc, DP_RX_RING_HIST_TYPE, rx_ring_hist_size);
  4866. if (soc->rx_ring_history[i])
  4867. qdf_atomic_init(&soc->rx_ring_history[i]->index);
  4868. }
  4869. soc->rx_err_ring_history = dp_context_alloc_mem(
  4870. soc, DP_RX_ERR_RING_HIST_TYPE, rx_ring_hist_size);
  4871. if (soc->rx_err_ring_history)
  4872. qdf_atomic_init(&soc->rx_err_ring_history->index);
  4873. dp_soc_rx_reinject_ring_history_attach(soc);
  4874. for (i = 0; i < MAX_PDEV_CNT; i++) {
  4875. soc->rx_refill_ring_history[i] = dp_context_alloc_mem(
  4876. soc,
  4877. DP_RX_REFILL_RING_HIST_TYPE,
  4878. rx_refill_ring_hist_size);
  4879. if (soc->rx_refill_ring_history[i])
  4880. qdf_atomic_init(&soc->rx_refill_ring_history[i]->index);
  4881. }
  4882. }
  4883. static void dp_soc_rx_history_detach(struct dp_soc *soc)
  4884. {
  4885. int i;
  4886. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  4887. dp_context_free_mem(soc, DP_RX_RING_HIST_TYPE,
  4888. soc->rx_ring_history[i]);
  4889. dp_context_free_mem(soc, DP_RX_ERR_RING_HIST_TYPE,
  4890. soc->rx_err_ring_history);
  4891. /*
  4892. * No need for a featurized detach since qdf_mem_free takes
  4893. * care of NULL pointer.
  4894. */
  4895. dp_context_free_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  4896. soc->rx_reinject_ring_history);
  4897. for (i = 0; i < MAX_PDEV_CNT; i++)
  4898. dp_context_free_mem(soc, DP_RX_REFILL_RING_HIST_TYPE,
  4899. soc->rx_refill_ring_history[i]);
  4900. }
  4901. #else
  4902. static inline void dp_soc_rx_history_attach(struct dp_soc *soc)
  4903. {
  4904. }
  4905. static inline void dp_soc_rx_history_detach(struct dp_soc *soc)
  4906. {
  4907. }
  4908. #endif
  4909. #ifdef WLAN_FEATURE_DP_MON_STATUS_RING_HISTORY
  4910. /**
  4911. * dp_soc_mon_status_ring_history_attach() - Attach the monitor status
  4912. * buffer record history.
  4913. * @soc: DP soc handle
  4914. *
  4915. * This function allocates memory to track the event for a monitor
  4916. * status buffer, before its parsed and freed.
  4917. *
  4918. * Return: None
  4919. */
  4920. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  4921. {
  4922. soc->mon_status_ring_history = dp_context_alloc_mem(soc,
  4923. DP_MON_STATUS_BUF_HIST_TYPE,
  4924. sizeof(struct dp_mon_status_ring_history));
  4925. if (!soc->mon_status_ring_history) {
  4926. dp_err("Failed to alloc memory for mon status ring history");
  4927. return;
  4928. }
  4929. }
  4930. /**
  4931. * dp_soc_mon_status_ring_history_detach() - Detach the monitor status buffer
  4932. * record history.
  4933. * @soc: DP soc handle
  4934. *
  4935. * Return: None
  4936. */
  4937. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  4938. {
  4939. dp_context_free_mem(soc, DP_MON_STATUS_BUF_HIST_TYPE,
  4940. soc->mon_status_ring_history);
  4941. }
  4942. #else
  4943. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  4944. {
  4945. }
  4946. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  4947. {
  4948. }
  4949. #endif
  4950. #ifdef WLAN_FEATURE_DP_TX_DESC_HISTORY
  4951. /**
  4952. * dp_soc_tx_history_attach() - Attach the ring history record buffers
  4953. * @soc: DP soc structure
  4954. *
  4955. * This function allocates the memory for recording the tx tcl ring and
  4956. * the tx comp ring entries. There is no error returned in case
  4957. * of allocation failure since the record function checks if the history is
  4958. * initialized or not. We do not want to fail the driver load in case of
  4959. * failure to allocate memory for debug history.
  4960. *
  4961. * Return: None
  4962. */
  4963. static void dp_soc_tx_history_attach(struct dp_soc *soc)
  4964. {
  4965. dp_soc_frag_history_attach(soc, &soc->tx_tcl_history,
  4966. DP_TX_TCL_HIST_MAX_SLOTS,
  4967. DP_TX_TCL_HIST_PER_SLOT_MAX,
  4968. sizeof(struct dp_tx_desc_event),
  4969. true, DP_TX_TCL_HIST_TYPE);
  4970. dp_soc_frag_history_attach(soc, &soc->tx_comp_history,
  4971. DP_TX_COMP_HIST_MAX_SLOTS,
  4972. DP_TX_COMP_HIST_PER_SLOT_MAX,
  4973. sizeof(struct dp_tx_desc_event),
  4974. true, DP_TX_COMP_HIST_TYPE);
  4975. }
  4976. /**
  4977. * dp_soc_tx_history_detach() - Detach the ring history record buffers
  4978. * @soc: DP soc structure
  4979. *
  4980. * This function frees the memory for recording the tx tcl ring and
  4981. * the tx comp ring entries.
  4982. *
  4983. * Return: None
  4984. */
  4985. static void dp_soc_tx_history_detach(struct dp_soc *soc)
  4986. {
  4987. dp_soc_frag_history_detach(soc, &soc->tx_tcl_history,
  4988. DP_TX_TCL_HIST_MAX_SLOTS,
  4989. true, DP_TX_TCL_HIST_TYPE);
  4990. dp_soc_frag_history_detach(soc, &soc->tx_comp_history,
  4991. DP_TX_COMP_HIST_MAX_SLOTS,
  4992. true, DP_TX_COMP_HIST_TYPE);
  4993. }
  4994. #else
  4995. static inline void dp_soc_tx_history_attach(struct dp_soc *soc)
  4996. {
  4997. }
  4998. static inline void dp_soc_tx_history_detach(struct dp_soc *soc)
  4999. {
  5000. }
  5001. #endif /* WLAN_FEATURE_DP_TX_DESC_HISTORY */
  5002. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  5003. QDF_STATUS
  5004. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5005. {
  5006. struct dp_rx_fst *rx_fst = NULL;
  5007. QDF_STATUS ret = QDF_STATUS_SUCCESS;
  5008. /* for Lithium the below API is not registered
  5009. * hence fst attach happens for each pdev
  5010. */
  5011. if (!soc->arch_ops.dp_get_rx_fst)
  5012. return dp_rx_fst_attach(soc, pdev);
  5013. rx_fst = soc->arch_ops.dp_get_rx_fst();
  5014. /* for BE the FST attach is called only once per
  5015. * ML context. if rx_fst is already registered
  5016. * increase the ref count and return.
  5017. */
  5018. if (rx_fst) {
  5019. soc->rx_fst = rx_fst;
  5020. pdev->rx_fst = rx_fst;
  5021. soc->arch_ops.dp_rx_fst_ref();
  5022. } else {
  5023. ret = dp_rx_fst_attach(soc, pdev);
  5024. if ((ret != QDF_STATUS_SUCCESS) &&
  5025. (ret != QDF_STATUS_E_NOSUPPORT))
  5026. return ret;
  5027. soc->arch_ops.dp_set_rx_fst(soc->rx_fst);
  5028. soc->arch_ops.dp_rx_fst_ref();
  5029. }
  5030. return ret;
  5031. }
  5032. void
  5033. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5034. {
  5035. struct dp_rx_fst *rx_fst = NULL;
  5036. /* for Lithium the below API is not registered
  5037. * hence fst detach happens for each pdev
  5038. */
  5039. if (!soc->arch_ops.dp_get_rx_fst) {
  5040. dp_rx_fst_detach(soc, pdev);
  5041. return;
  5042. }
  5043. rx_fst = soc->arch_ops.dp_get_rx_fst();
  5044. /* for BE the FST detach is called only when last
  5045. * ref count reaches 1.
  5046. */
  5047. if (rx_fst) {
  5048. if (soc->arch_ops.dp_rx_fst_deref() == 1)
  5049. dp_rx_fst_detach(soc, pdev);
  5050. }
  5051. pdev->rx_fst = NULL;
  5052. }
  5053. #elif defined(WLAN_SUPPORT_RX_FISA)
  5054. QDF_STATUS
  5055. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5056. {
  5057. return dp_rx_fst_attach(soc, pdev);
  5058. }
  5059. void
  5060. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5061. {
  5062. dp_rx_fst_detach(soc, pdev);
  5063. }
  5064. #else
  5065. QDF_STATUS
  5066. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5067. {
  5068. return QDF_STATUS_SUCCESS;
  5069. }
  5070. void
  5071. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5072. {
  5073. }
  5074. #endif
  5075. /**
  5076. * dp_pdev_attach_wifi3() - attach txrx pdev
  5077. * @txrx_soc: Datapath SOC handle
  5078. * @params: Params for PDEV attach
  5079. *
  5080. * Return: QDF_STATUS
  5081. */
  5082. static inline
  5083. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  5084. struct cdp_pdev_attach_params *params)
  5085. {
  5086. qdf_size_t pdev_context_size;
  5087. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5088. struct dp_pdev *pdev = NULL;
  5089. uint8_t pdev_id = params->pdev_id;
  5090. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5091. int nss_cfg;
  5092. QDF_STATUS ret;
  5093. pdev_context_size =
  5094. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_PDEV);
  5095. if (pdev_context_size)
  5096. pdev = dp_context_alloc_mem(soc, DP_PDEV_TYPE,
  5097. pdev_context_size);
  5098. if (!pdev) {
  5099. dp_init_err("%pK: DP PDEV memory allocation failed",
  5100. soc);
  5101. goto fail0;
  5102. }
  5103. wlan_minidump_log(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5104. WLAN_MD_DP_PDEV, "dp_pdev");
  5105. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5106. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  5107. if (!pdev->wlan_cfg_ctx) {
  5108. dp_init_err("%pK: pdev cfg_attach failed", soc);
  5109. goto fail1;
  5110. }
  5111. /*
  5112. * set nss pdev config based on soc config
  5113. */
  5114. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  5115. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  5116. (nss_cfg & (1 << pdev_id)));
  5117. pdev->soc = soc;
  5118. pdev->pdev_id = pdev_id;
  5119. soc->pdev_list[pdev_id] = pdev;
  5120. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  5121. soc->pdev_count++;
  5122. /* Allocate memory for pdev srng rings */
  5123. if (dp_pdev_srng_alloc(pdev)) {
  5124. dp_init_err("%pK: dp_pdev_srng_alloc failed", soc);
  5125. goto fail2;
  5126. }
  5127. /* Setup second Rx refill buffer ring */
  5128. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev)) {
  5129. dp_init_err("%pK: dp_srng_alloc failed rxrefill2 ring",
  5130. soc);
  5131. goto fail3;
  5132. }
  5133. /* Allocate memory for pdev rxdma rings */
  5134. if (dp_rxdma_ring_alloc(soc, pdev)) {
  5135. dp_init_err("%pK: dp_rxdma_ring_alloc failed", soc);
  5136. goto fail4;
  5137. }
  5138. /* Rx specific init */
  5139. if (dp_rx_pdev_desc_pool_alloc(pdev)) {
  5140. dp_init_err("%pK: dp_rx_pdev_attach failed", soc);
  5141. goto fail4;
  5142. }
  5143. if (dp_monitor_pdev_attach(pdev)) {
  5144. dp_init_err("%pK: dp_monitor_pdev_attach failed", soc);
  5145. goto fail5;
  5146. }
  5147. soc->arch_ops.txrx_pdev_attach(pdev, params);
  5148. /* Setup third Rx refill buffer ring */
  5149. if (dp_setup_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  5150. dp_init_err("%pK: dp_srng_alloc failed rxrefill3 ring",
  5151. soc);
  5152. goto fail6;
  5153. }
  5154. ret = dp_rx_fst_attach_wrapper(soc, pdev);
  5155. if ((ret != QDF_STATUS_SUCCESS) && (ret != QDF_STATUS_E_NOSUPPORT)) {
  5156. dp_init_err("%pK: RX FST attach failed: pdev %d err %d",
  5157. soc, pdev_id, ret);
  5158. goto fail7;
  5159. }
  5160. return QDF_STATUS_SUCCESS;
  5161. fail7:
  5162. dp_free_ipa_rx_alt_refill_buf_ring(soc, pdev);
  5163. fail6:
  5164. dp_monitor_pdev_detach(pdev);
  5165. fail5:
  5166. dp_rx_pdev_desc_pool_free(pdev);
  5167. fail4:
  5168. dp_rxdma_ring_free(pdev);
  5169. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5170. fail3:
  5171. dp_pdev_srng_free(pdev);
  5172. fail2:
  5173. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5174. fail1:
  5175. soc->pdev_list[pdev_id] = NULL;
  5176. qdf_mem_free(pdev);
  5177. fail0:
  5178. return QDF_STATUS_E_FAILURE;
  5179. }
  5180. /**
  5181. * dp_pdev_flush_pending_vdevs() - Flush all delete pending vdevs in pdev
  5182. * @pdev: Datapath PDEV handle
  5183. *
  5184. * This is the last chance to flush all pending dp vdevs/peers,
  5185. * some peer/vdev leak case like Non-SSR + peer unmap missing
  5186. * will be covered here.
  5187. *
  5188. * Return: None
  5189. */
  5190. static void dp_pdev_flush_pending_vdevs(struct dp_pdev *pdev)
  5191. {
  5192. struct dp_soc *soc = pdev->soc;
  5193. struct dp_vdev *vdev_arr[MAX_VDEV_CNT] = {0};
  5194. uint32_t i = 0;
  5195. uint32_t num_vdevs = 0;
  5196. struct dp_vdev *vdev = NULL;
  5197. if (TAILQ_EMPTY(&soc->inactive_vdev_list))
  5198. return;
  5199. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  5200. TAILQ_FOREACH(vdev, &soc->inactive_vdev_list,
  5201. inactive_list_elem) {
  5202. if (vdev->pdev != pdev)
  5203. continue;
  5204. vdev_arr[num_vdevs] = vdev;
  5205. num_vdevs++;
  5206. /* take reference to free */
  5207. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CDP);
  5208. }
  5209. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  5210. for (i = 0; i < num_vdevs; i++) {
  5211. dp_vdev_flush_peers((struct cdp_vdev *)vdev_arr[i], 0, 0);
  5212. dp_vdev_unref_delete(soc, vdev_arr[i], DP_MOD_ID_CDP);
  5213. }
  5214. }
  5215. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  5216. /**
  5217. * dp_vdev_stats_hw_offload_target_config() - Send HTT command to FW
  5218. * for enable/disable of HW vdev stats
  5219. * @soc: Datapath soc handle
  5220. * @pdev_id: INVALID_PDEV_ID for all pdevs or 0,1,2 for individual pdev
  5221. * @enable: flag to represent enable/disable of hw vdev stats
  5222. *
  5223. * Return: none
  5224. */
  5225. static void dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc,
  5226. uint8_t pdev_id,
  5227. bool enable)
  5228. {
  5229. /* Check SOC level config for HW offload vdev stats support */
  5230. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5231. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5232. return;
  5233. }
  5234. /* Send HTT command to FW for enable of stats */
  5235. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, enable, false, 0);
  5236. }
  5237. /**
  5238. * dp_vdev_stats_hw_offload_target_clear() - Clear HW vdev stats on target
  5239. * @soc: Datapath soc handle
  5240. * @pdev_id: pdev_id (0,1,2)
  5241. * @vdev_id_bitmask: bitmask with vdev_id(s) for which stats are to be
  5242. * cleared on HW
  5243. *
  5244. * Return: none
  5245. */
  5246. static
  5247. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5248. uint64_t vdev_id_bitmask)
  5249. {
  5250. /* Check SOC level config for HW offload vdev stats support */
  5251. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5252. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5253. return;
  5254. }
  5255. /* Send HTT command to FW for reset of stats */
  5256. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, true, true,
  5257. vdev_id_bitmask);
  5258. }
  5259. #else
  5260. static void
  5261. dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc, uint8_t pdev_id,
  5262. bool enable)
  5263. {
  5264. }
  5265. static
  5266. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5267. uint64_t vdev_id_bitmask)
  5268. {
  5269. }
  5270. #endif /*QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT */
  5271. /**
  5272. * dp_pdev_deinit() - Deinit txrx pdev
  5273. * @txrx_pdev: Datapath PDEV handle
  5274. * @force: Force deinit
  5275. *
  5276. * Return: None
  5277. */
  5278. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  5279. {
  5280. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5281. qdf_nbuf_t curr_nbuf, next_nbuf;
  5282. if (pdev->pdev_deinit)
  5283. return;
  5284. dp_tx_me_exit(pdev);
  5285. dp_rx_pdev_buffers_free(pdev);
  5286. dp_rx_pdev_desc_pool_deinit(pdev);
  5287. dp_pdev_bkp_stats_detach(pdev);
  5288. qdf_event_destroy(&pdev->fw_peer_stats_event);
  5289. qdf_event_destroy(&pdev->fw_stats_event);
  5290. qdf_event_destroy(&pdev->fw_obss_stats_event);
  5291. if (pdev->sojourn_buf)
  5292. qdf_nbuf_free(pdev->sojourn_buf);
  5293. dp_pdev_flush_pending_vdevs(pdev);
  5294. dp_tx_desc_flush(pdev, NULL, true);
  5295. qdf_spinlock_destroy(&pdev->tx_mutex);
  5296. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  5297. dp_monitor_pdev_deinit(pdev);
  5298. dp_pdev_srng_deinit(pdev);
  5299. dp_ipa_uc_detach(pdev->soc, pdev);
  5300. dp_deinit_ipa_rx_alt_refill_buf_ring(pdev->soc, pdev);
  5301. dp_deinit_ipa_rx_refill_buf_ring(pdev->soc, pdev);
  5302. dp_rxdma_ring_cleanup(pdev->soc, pdev);
  5303. curr_nbuf = pdev->invalid_peer_head_msdu;
  5304. while (curr_nbuf) {
  5305. next_nbuf = qdf_nbuf_next(curr_nbuf);
  5306. dp_rx_nbuf_free(curr_nbuf);
  5307. curr_nbuf = next_nbuf;
  5308. }
  5309. pdev->invalid_peer_head_msdu = NULL;
  5310. pdev->invalid_peer_tail_msdu = NULL;
  5311. dp_wdi_event_detach(pdev);
  5312. pdev->pdev_deinit = 1;
  5313. }
  5314. /**
  5315. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  5316. * @psoc: Datapath psoc handle
  5317. * @pdev_id: Id of datapath PDEV handle
  5318. * @force: Force deinit
  5319. *
  5320. * Return: QDF_STATUS
  5321. */
  5322. static QDF_STATUS
  5323. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5324. int force)
  5325. {
  5326. struct dp_pdev *txrx_pdev;
  5327. txrx_pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5328. pdev_id);
  5329. if (!txrx_pdev)
  5330. return QDF_STATUS_E_FAILURE;
  5331. dp_pdev_deinit((struct cdp_pdev *)txrx_pdev, force);
  5332. return QDF_STATUS_SUCCESS;
  5333. }
  5334. /**
  5335. * dp_pdev_post_attach() - Do post pdev attach after dev_alloc_name
  5336. * @txrx_pdev: Datapath PDEV handle
  5337. *
  5338. * Return: None
  5339. */
  5340. static void dp_pdev_post_attach(struct cdp_pdev *txrx_pdev)
  5341. {
  5342. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5343. dp_monitor_tx_capture_debugfs_init(pdev);
  5344. if (dp_pdev_htt_stats_dbgfs_init(pdev)) {
  5345. dp_init_err("%pK: Failed to initialize pdev HTT stats debugfs", pdev->soc);
  5346. }
  5347. }
  5348. /**
  5349. * dp_pdev_post_attach_wifi3() - attach txrx pdev post
  5350. * @soc: Datapath soc handle
  5351. * @pdev_id: pdev id of pdev
  5352. *
  5353. * Return: QDF_STATUS
  5354. */
  5355. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *soc,
  5356. uint8_t pdev_id)
  5357. {
  5358. struct dp_pdev *pdev;
  5359. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  5360. pdev_id);
  5361. if (!pdev) {
  5362. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5363. (struct dp_soc *)soc, pdev_id);
  5364. return QDF_STATUS_E_FAILURE;
  5365. }
  5366. dp_pdev_post_attach((struct cdp_pdev *)pdev);
  5367. return QDF_STATUS_SUCCESS;
  5368. }
  5369. /**
  5370. * dp_pdev_detach() - Complete rest of pdev detach
  5371. * @txrx_pdev: Datapath PDEV handle
  5372. * @force: Force deinit
  5373. *
  5374. * Return: None
  5375. */
  5376. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  5377. {
  5378. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5379. struct dp_soc *soc = pdev->soc;
  5380. dp_rx_fst_detach_wrapper(soc, pdev);
  5381. dp_pdev_htt_stats_dbgfs_deinit(pdev);
  5382. dp_rx_pdev_desc_pool_free(pdev);
  5383. dp_monitor_pdev_detach(pdev);
  5384. dp_rxdma_ring_free(pdev);
  5385. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5386. dp_free_ipa_rx_alt_refill_buf_ring(soc, pdev);
  5387. dp_pdev_srng_free(pdev);
  5388. soc->pdev_count--;
  5389. soc->pdev_list[pdev->pdev_id] = NULL;
  5390. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5391. wlan_minidump_remove(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5392. WLAN_MD_DP_PDEV, "dp_pdev");
  5393. dp_context_free_mem(soc, DP_PDEV_TYPE, pdev);
  5394. }
  5395. /**
  5396. * dp_pdev_detach_wifi3() - detach txrx pdev
  5397. * @psoc: Datapath soc handle
  5398. * @pdev_id: pdev id of pdev
  5399. * @force: Force detach
  5400. *
  5401. * Return: QDF_STATUS
  5402. */
  5403. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5404. int force)
  5405. {
  5406. struct dp_pdev *pdev;
  5407. struct dp_soc *soc = (struct dp_soc *)psoc;
  5408. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5409. pdev_id);
  5410. if (!pdev) {
  5411. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5412. (struct dp_soc *)psoc, pdev_id);
  5413. return QDF_STATUS_E_FAILURE;
  5414. }
  5415. soc->arch_ops.txrx_pdev_detach(pdev);
  5416. dp_pdev_detach((struct cdp_pdev *)pdev, force);
  5417. return QDF_STATUS_SUCCESS;
  5418. }
  5419. #ifndef DP_UMAC_HW_RESET_SUPPORT
  5420. static inline
  5421. #endif
  5422. void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  5423. {
  5424. struct reo_desc_list_node *desc;
  5425. struct dp_rx_tid *rx_tid;
  5426. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  5427. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  5428. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5429. rx_tid = &desc->rx_tid;
  5430. qdf_mem_unmap_nbytes_single(soc->osdev,
  5431. rx_tid->hw_qdesc_paddr,
  5432. QDF_DMA_BIDIRECTIONAL,
  5433. rx_tid->hw_qdesc_alloc_size);
  5434. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  5435. qdf_mem_free(desc);
  5436. }
  5437. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  5438. qdf_list_destroy(&soc->reo_desc_freelist);
  5439. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  5440. }
  5441. #ifdef WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY
  5442. /**
  5443. * dp_reo_desc_deferred_freelist_create() - Initialize the resources used
  5444. * for deferred reo desc list
  5445. * @soc: Datapath soc handle
  5446. *
  5447. * Return: void
  5448. */
  5449. static void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5450. {
  5451. qdf_spinlock_create(&soc->reo_desc_deferred_freelist_lock);
  5452. qdf_list_create(&soc->reo_desc_deferred_freelist,
  5453. REO_DESC_DEFERRED_FREELIST_SIZE);
  5454. soc->reo_desc_deferred_freelist_init = true;
  5455. }
  5456. /**
  5457. * dp_reo_desc_deferred_freelist_destroy() - loop the deferred free list &
  5458. * free the leftover REO QDESCs
  5459. * @soc: Datapath soc handle
  5460. *
  5461. * Return: void
  5462. */
  5463. static void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5464. {
  5465. struct reo_desc_deferred_freelist_node *desc;
  5466. qdf_spin_lock_bh(&soc->reo_desc_deferred_freelist_lock);
  5467. soc->reo_desc_deferred_freelist_init = false;
  5468. while (qdf_list_remove_front(&soc->reo_desc_deferred_freelist,
  5469. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5470. qdf_mem_unmap_nbytes_single(soc->osdev,
  5471. desc->hw_qdesc_paddr,
  5472. QDF_DMA_BIDIRECTIONAL,
  5473. desc->hw_qdesc_alloc_size);
  5474. qdf_mem_free(desc->hw_qdesc_vaddr_unaligned);
  5475. qdf_mem_free(desc);
  5476. }
  5477. qdf_spin_unlock_bh(&soc->reo_desc_deferred_freelist_lock);
  5478. qdf_list_destroy(&soc->reo_desc_deferred_freelist);
  5479. qdf_spinlock_destroy(&soc->reo_desc_deferred_freelist_lock);
  5480. }
  5481. #else
  5482. static inline void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5483. {
  5484. }
  5485. static inline void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5486. {
  5487. }
  5488. #endif /* !WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY */
  5489. /**
  5490. * dp_soc_reset_txrx_ring_map() - reset tx ring map
  5491. * @soc: DP SOC handle
  5492. *
  5493. */
  5494. static void dp_soc_reset_txrx_ring_map(struct dp_soc *soc)
  5495. {
  5496. uint32_t i;
  5497. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++)
  5498. soc->tx_ring_map[i] = 0;
  5499. }
  5500. /**
  5501. * dp_soc_print_inactive_objects() - prints inactive peer and vdev list
  5502. * @soc: DP SOC handle
  5503. *
  5504. */
  5505. static void dp_soc_print_inactive_objects(struct dp_soc *soc)
  5506. {
  5507. struct dp_peer *peer = NULL;
  5508. struct dp_peer *tmp_peer = NULL;
  5509. struct dp_vdev *vdev = NULL;
  5510. struct dp_vdev *tmp_vdev = NULL;
  5511. int i = 0;
  5512. uint32_t count;
  5513. if (TAILQ_EMPTY(&soc->inactive_peer_list) &&
  5514. TAILQ_EMPTY(&soc->inactive_vdev_list))
  5515. return;
  5516. TAILQ_FOREACH_SAFE(peer, &soc->inactive_peer_list,
  5517. inactive_list_elem, tmp_peer) {
  5518. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5519. count = qdf_atomic_read(&peer->mod_refs[i]);
  5520. if (count)
  5521. DP_PRINT_STATS("peer %pK Module id %u ==> %u",
  5522. peer, i, count);
  5523. }
  5524. }
  5525. TAILQ_FOREACH_SAFE(vdev, &soc->inactive_vdev_list,
  5526. inactive_list_elem, tmp_vdev) {
  5527. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5528. count = qdf_atomic_read(&vdev->mod_refs[i]);
  5529. if (count)
  5530. DP_PRINT_STATS("vdev %pK Module id %u ==> %u",
  5531. vdev, i, count);
  5532. }
  5533. }
  5534. QDF_BUG(0);
  5535. }
  5536. /**
  5537. * dp_soc_deinit() - Deinitialize txrx SOC
  5538. * @txrx_soc: Opaque DP SOC handle
  5539. *
  5540. * Return: None
  5541. */
  5542. static void dp_soc_deinit(void *txrx_soc)
  5543. {
  5544. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5545. struct htt_soc *htt_soc = soc->htt_handle;
  5546. qdf_atomic_set(&soc->cmn_init_done, 0);
  5547. if (soc->arch_ops.txrx_soc_ppeds_stop)
  5548. soc->arch_ops.txrx_soc_ppeds_stop(soc);
  5549. soc->arch_ops.txrx_soc_deinit(soc);
  5550. dp_monitor_soc_deinit(soc);
  5551. /* free peer tables & AST tables allocated during peer_map_attach */
  5552. if (soc->peer_map_attach_success) {
  5553. dp_peer_find_detach(soc);
  5554. soc->arch_ops.txrx_peer_map_detach(soc);
  5555. soc->peer_map_attach_success = FALSE;
  5556. }
  5557. qdf_flush_work(&soc->htt_stats.work);
  5558. qdf_disable_work(&soc->htt_stats.work);
  5559. qdf_spinlock_destroy(&soc->htt_stats.lock);
  5560. dp_soc_reset_txrx_ring_map(soc);
  5561. dp_reo_desc_freelist_destroy(soc);
  5562. dp_reo_desc_deferred_freelist_destroy(soc);
  5563. DEINIT_RX_HW_STATS_LOCK(soc);
  5564. qdf_spinlock_destroy(&soc->ast_lock);
  5565. dp_peer_mec_spinlock_destroy(soc);
  5566. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  5567. qdf_nbuf_queue_free(&soc->invalid_buf_queue);
  5568. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  5569. qdf_spinlock_destroy(&soc->vdev_map_lock);
  5570. dp_reo_cmdlist_destroy(soc);
  5571. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  5572. dp_soc_tx_desc_sw_pools_deinit(soc);
  5573. dp_soc_srng_deinit(soc);
  5574. dp_hw_link_desc_ring_deinit(soc);
  5575. dp_soc_print_inactive_objects(soc);
  5576. qdf_spinlock_destroy(&soc->inactive_peer_list_lock);
  5577. qdf_spinlock_destroy(&soc->inactive_vdev_list_lock);
  5578. htt_soc_htc_dealloc(soc->htt_handle);
  5579. htt_soc_detach(htt_soc);
  5580. /* Free wbm sg list and reset flags in down path */
  5581. dp_rx_wbm_sg_list_deinit(soc);
  5582. wlan_minidump_remove(soc, sizeof(*soc), soc->ctrl_psoc,
  5583. WLAN_MD_DP_SOC, "dp_soc");
  5584. }
  5585. /**
  5586. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  5587. * @txrx_soc: Opaque DP SOC handle
  5588. *
  5589. * Return: None
  5590. */
  5591. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc)
  5592. {
  5593. dp_soc_deinit(txrx_soc);
  5594. }
  5595. /**
  5596. * dp_soc_detach() - Detach rest of txrx SOC
  5597. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5598. *
  5599. * Return: None
  5600. */
  5601. static void dp_soc_detach(struct cdp_soc_t *txrx_soc)
  5602. {
  5603. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5604. soc->arch_ops.txrx_soc_detach(soc);
  5605. dp_runtime_deinit();
  5606. dp_sysfs_deinitialize_stats(soc);
  5607. dp_soc_swlm_detach(soc);
  5608. dp_soc_tx_desc_sw_pools_free(soc);
  5609. dp_soc_srng_free(soc);
  5610. dp_hw_link_desc_ring_free(soc);
  5611. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  5612. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  5613. dp_soc_tx_hw_desc_history_detach(soc);
  5614. dp_soc_tx_history_detach(soc);
  5615. dp_soc_mon_status_ring_history_detach(soc);
  5616. dp_soc_rx_history_detach(soc);
  5617. dp_soc_cfg_history_detach(soc);
  5618. if (!dp_monitor_modularized_enable()) {
  5619. dp_mon_soc_detach_wrapper(soc);
  5620. }
  5621. qdf_mem_free(soc->cdp_soc.ops);
  5622. qdf_mem_free(soc);
  5623. }
  5624. /**
  5625. * dp_soc_detach_wifi3() - Detach txrx SOC
  5626. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5627. *
  5628. * Return: None
  5629. */
  5630. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc)
  5631. {
  5632. dp_soc_detach(txrx_soc);
  5633. }
  5634. #ifdef QCA_HOST2FW_RXBUF_RING
  5635. static inline void
  5636. dp_htt_setup_rxdma_err_dst_ring(struct dp_soc *soc, int mac_id,
  5637. int lmac_id)
  5638. {
  5639. if (soc->rxdma_err_dst_ring[lmac_id].hal_srng)
  5640. htt_srng_setup(soc->htt_handle, mac_id,
  5641. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5642. RXDMA_DST);
  5643. }
  5644. #ifdef IPA_WDI3_VLAN_SUPPORT
  5645. static inline
  5646. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5647. struct dp_pdev *pdev,
  5648. uint8_t idx)
  5649. {
  5650. if (pdev->rx_refill_buf_ring3.hal_srng)
  5651. htt_srng_setup(soc->htt_handle, idx,
  5652. pdev->rx_refill_buf_ring3.hal_srng,
  5653. RXDMA_BUF);
  5654. }
  5655. #else
  5656. static inline
  5657. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5658. struct dp_pdev *pdev,
  5659. uint8_t idx)
  5660. { }
  5661. #endif
  5662. /**
  5663. * dp_rxdma_ring_config() - configure the RX DMA rings
  5664. * @soc: data path SoC handle
  5665. *
  5666. * This function is used to configure the MAC rings.
  5667. * On MCL host provides buffers in Host2FW ring
  5668. * FW refills (copies) buffers to the ring and updates
  5669. * ring_idx in register
  5670. *
  5671. * Return: zero on success, non-zero on failure
  5672. */
  5673. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5674. {
  5675. int i;
  5676. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5677. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5678. struct dp_pdev *pdev = soc->pdev_list[i];
  5679. if (pdev) {
  5680. int mac_id;
  5681. int max_mac_rings =
  5682. wlan_cfg_get_num_mac_rings
  5683. (pdev->wlan_cfg_ctx);
  5684. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5685. htt_srng_setup(soc->htt_handle, i,
  5686. soc->rx_refill_buf_ring[lmac_id]
  5687. .hal_srng,
  5688. RXDMA_BUF);
  5689. if (pdev->rx_refill_buf_ring2.hal_srng)
  5690. htt_srng_setup(soc->htt_handle, i,
  5691. pdev->rx_refill_buf_ring2
  5692. .hal_srng,
  5693. RXDMA_BUF);
  5694. dp_rxdma_setup_refill_ring3(soc, pdev, i);
  5695. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  5696. dp_err("pdev_id %d max_mac_rings %d",
  5697. pdev->pdev_id, max_mac_rings);
  5698. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  5699. int mac_for_pdev =
  5700. dp_get_mac_id_for_pdev(mac_id,
  5701. pdev->pdev_id);
  5702. /*
  5703. * Obtain lmac id from pdev to access the LMAC
  5704. * ring in soc context
  5705. */
  5706. lmac_id =
  5707. dp_get_lmac_id_for_pdev_id(soc,
  5708. mac_id,
  5709. pdev->pdev_id);
  5710. QDF_TRACE(QDF_MODULE_ID_TXRX,
  5711. QDF_TRACE_LEVEL_ERROR,
  5712. FL("mac_id %d"), mac_for_pdev);
  5713. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5714. pdev->rx_mac_buf_ring[mac_id]
  5715. .hal_srng,
  5716. RXDMA_BUF);
  5717. if (!soc->rxdma2sw_rings_not_supported)
  5718. dp_htt_setup_rxdma_err_dst_ring(soc,
  5719. mac_for_pdev, lmac_id);
  5720. /* Configure monitor mode rings */
  5721. status = dp_monitor_htt_srng_setup(soc, pdev,
  5722. lmac_id,
  5723. mac_for_pdev);
  5724. if (status != QDF_STATUS_SUCCESS) {
  5725. dp_err("Failed to send htt monitor messages to target");
  5726. return status;
  5727. }
  5728. }
  5729. }
  5730. }
  5731. dp_reap_timer_init(soc);
  5732. return status;
  5733. }
  5734. #else
  5735. /* This is only for WIN */
  5736. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5737. {
  5738. int i;
  5739. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5740. int mac_for_pdev;
  5741. int lmac_id;
  5742. /* Configure monitor mode rings */
  5743. dp_monitor_soc_htt_srng_setup(soc);
  5744. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5745. struct dp_pdev *pdev = soc->pdev_list[i];
  5746. if (!pdev)
  5747. continue;
  5748. mac_for_pdev = i;
  5749. lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5750. if (soc->rx_refill_buf_ring[lmac_id].hal_srng)
  5751. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5752. soc->rx_refill_buf_ring[lmac_id].
  5753. hal_srng, RXDMA_BUF);
  5754. /* Configure monitor mode rings */
  5755. dp_monitor_htt_srng_setup(soc, pdev,
  5756. lmac_id,
  5757. mac_for_pdev);
  5758. if (!soc->rxdma2sw_rings_not_supported)
  5759. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5760. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5761. RXDMA_DST);
  5762. }
  5763. dp_reap_timer_init(soc);
  5764. return status;
  5765. }
  5766. #endif
  5767. /**
  5768. * dp_rx_target_fst_config() - configure the RXOLE Flow Search Engine
  5769. *
  5770. * This function is used to configure the FSE HW block in RX OLE on a
  5771. * per pdev basis. Here, we will be programming parameters related to
  5772. * the Flow Search Table.
  5773. *
  5774. * @soc: data path SoC handle
  5775. *
  5776. * Return: zero on success, non-zero on failure
  5777. */
  5778. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  5779. static QDF_STATUS
  5780. dp_rx_target_fst_config(struct dp_soc *soc)
  5781. {
  5782. int i;
  5783. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5784. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5785. struct dp_pdev *pdev = soc->pdev_list[i];
  5786. /* Flow search is not enabled if NSS offload is enabled */
  5787. if (pdev &&
  5788. !wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  5789. status = dp_rx_flow_send_fst_fw_setup(pdev->soc, pdev);
  5790. if (status != QDF_STATUS_SUCCESS)
  5791. break;
  5792. }
  5793. }
  5794. return status;
  5795. }
  5796. #elif defined(WLAN_SUPPORT_RX_FISA)
  5797. /**
  5798. * dp_rx_target_fst_config() - Configure RX OLE FSE engine in HW
  5799. * @soc: SoC handle
  5800. *
  5801. * Return: Success
  5802. */
  5803. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5804. {
  5805. QDF_STATUS status;
  5806. struct dp_rx_fst *fst = soc->rx_fst;
  5807. /* Check if it is enabled in the INI */
  5808. if (!soc->fisa_enable) {
  5809. dp_err("RX FISA feature is disabled");
  5810. return QDF_STATUS_E_NOSUPPORT;
  5811. }
  5812. status = dp_rx_flow_send_fst_fw_setup(soc, soc->pdev_list[0]);
  5813. if (QDF_IS_STATUS_ERROR(status)) {
  5814. dp_err("dp_rx_flow_send_fst_fw_setup failed %d",
  5815. status);
  5816. return status;
  5817. }
  5818. if (soc->fst_cmem_base) {
  5819. soc->fst_in_cmem = true;
  5820. dp_rx_fst_update_cmem_params(soc, fst->max_entries,
  5821. soc->fst_cmem_base & 0xffffffff,
  5822. soc->fst_cmem_base >> 32);
  5823. }
  5824. return status;
  5825. }
  5826. #define FISA_MAX_TIMEOUT 0xffffffff
  5827. #define FISA_DISABLE_TIMEOUT 0
  5828. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5829. {
  5830. struct dp_htt_rx_fisa_cfg fisa_config;
  5831. fisa_config.pdev_id = 0;
  5832. fisa_config.fisa_timeout = FISA_MAX_TIMEOUT;
  5833. return dp_htt_rx_fisa_config(soc->pdev_list[0], &fisa_config);
  5834. }
  5835. #else /* !WLAN_SUPPORT_RX_FISA */
  5836. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5837. {
  5838. return QDF_STATUS_SUCCESS;
  5839. }
  5840. #endif /* !WLAN_SUPPORT_RX_FISA */
  5841. #ifndef WLAN_SUPPORT_RX_FISA
  5842. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5843. {
  5844. return QDF_STATUS_SUCCESS;
  5845. }
  5846. static QDF_STATUS dp_rx_dump_fisa_stats(struct dp_soc *soc)
  5847. {
  5848. return QDF_STATUS_SUCCESS;
  5849. }
  5850. static void dp_rx_dump_fisa_table(struct dp_soc *soc)
  5851. {
  5852. }
  5853. static void dp_suspend_fse_cache_flush(struct dp_soc *soc)
  5854. {
  5855. }
  5856. static void dp_resume_fse_cache_flush(struct dp_soc *soc)
  5857. {
  5858. }
  5859. #endif /* !WLAN_SUPPORT_RX_FISA */
  5860. #ifndef WLAN_DP_FEATURE_SW_LATENCY_MGR
  5861. static inline QDF_STATUS dp_print_swlm_stats(struct dp_soc *soc)
  5862. {
  5863. return QDF_STATUS_SUCCESS;
  5864. }
  5865. #endif /* !WLAN_DP_FEATURE_SW_LATENCY_MGR */
  5866. #ifdef WLAN_SUPPORT_PPEDS
  5867. /**
  5868. * dp_soc_target_ppe_rxole_rxdma_cfg() - Configure the RxOLe and RxDMA for PPE
  5869. * @soc: DP Tx/Rx handle
  5870. *
  5871. * Return: QDF_STATUS
  5872. */
  5873. static
  5874. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  5875. {
  5876. struct dp_htt_rxdma_rxole_ppe_config htt_cfg = {0};
  5877. QDF_STATUS status;
  5878. /*
  5879. * Program RxDMA to override the reo destination indication
  5880. * with REO2PPE_DST_IND, when use_ppe is set to 1 in RX_MSDU_END,
  5881. * thereby driving the packet to REO2PPE ring.
  5882. * If the MSDU is spanning more than 1 buffer, then this
  5883. * override is not done.
  5884. */
  5885. htt_cfg.override = 1;
  5886. htt_cfg.reo_destination_indication = REO2PPE_DST_IND;
  5887. htt_cfg.multi_buffer_msdu_override_en = 0;
  5888. /*
  5889. * Override use_ppe to 0 in RxOLE for the following
  5890. * cases.
  5891. */
  5892. htt_cfg.intra_bss_override = 1;
  5893. htt_cfg.decap_raw_override = 1;
  5894. htt_cfg.decap_nwifi_override = 1;
  5895. htt_cfg.ip_frag_override = 1;
  5896. status = dp_htt_rxdma_rxole_ppe_cfg_set(soc, &htt_cfg);
  5897. if (status != QDF_STATUS_SUCCESS)
  5898. dp_err("RxOLE and RxDMA PPE config failed %d", status);
  5899. return status;
  5900. }
  5901. static inline
  5902. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  5903. struct dp_peer *peer)
  5904. {
  5905. if (((vdev_opmode == wlan_op_mode_ap) ||
  5906. (vdev_opmode == wlan_op_mode_sta)) &&
  5907. (soc->arch_ops.txrx_peer_setup)) {
  5908. if (soc->arch_ops.txrx_peer_setup(soc, peer)
  5909. != QDF_STATUS_SUCCESS) {
  5910. dp_err("unable to setup target peer features");
  5911. qdf_assert_always(0);
  5912. }
  5913. }
  5914. }
  5915. #else
  5916. static inline
  5917. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  5918. {
  5919. return QDF_STATUS_SUCCESS;
  5920. }
  5921. static inline
  5922. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  5923. struct dp_peer *peer)
  5924. {
  5925. }
  5926. #endif /* WLAN_SUPPORT_PPEDS */
  5927. #ifdef DP_UMAC_HW_RESET_SUPPORT
  5928. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  5929. {
  5930. dp_umac_reset_register_rx_action_callback(soc,
  5931. dp_umac_reset_handle_pre_reset, UMAC_RESET_ACTION_DO_PRE_RESET);
  5932. dp_umac_reset_register_rx_action_callback(soc,
  5933. dp_umac_reset_handle_post_reset,
  5934. UMAC_RESET_ACTION_DO_POST_RESET_START);
  5935. dp_umac_reset_register_rx_action_callback(soc,
  5936. dp_umac_reset_handle_post_reset_complete,
  5937. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  5938. }
  5939. #else
  5940. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  5941. {
  5942. }
  5943. #endif
  5944. /**
  5945. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  5946. * @cdp_soc: Opaque Datapath SOC handle
  5947. *
  5948. * Return: zero on success, non-zero on failure
  5949. */
  5950. static QDF_STATUS
  5951. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  5952. {
  5953. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  5954. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5955. struct hal_reo_params reo_params;
  5956. htt_soc_attach_target(soc->htt_handle);
  5957. status = dp_soc_target_ppe_rxole_rxdma_cfg(soc);
  5958. if (status != QDF_STATUS_SUCCESS) {
  5959. dp_err("Failed to send htt RxOLE and RxDMA messages to target");
  5960. return status;
  5961. }
  5962. status = dp_rxdma_ring_config(soc);
  5963. if (status != QDF_STATUS_SUCCESS) {
  5964. dp_err("Failed to send htt srng setup messages to target");
  5965. return status;
  5966. }
  5967. status = soc->arch_ops.dp_rxdma_ring_sel_cfg(soc);
  5968. if (status != QDF_STATUS_SUCCESS) {
  5969. dp_err("Failed to send htt ring config message to target");
  5970. return status;
  5971. }
  5972. status = dp_soc_umac_reset_init(soc);
  5973. if (status != QDF_STATUS_SUCCESS &&
  5974. status != QDF_STATUS_E_NOSUPPORT) {
  5975. dp_err("Failed to initialize UMAC reset");
  5976. return status;
  5977. }
  5978. dp_register_umac_reset_handlers(soc);
  5979. status = dp_rx_target_fst_config(soc);
  5980. if (status != QDF_STATUS_SUCCESS &&
  5981. status != QDF_STATUS_E_NOSUPPORT) {
  5982. dp_err("Failed to send htt fst setup config message to target");
  5983. return status;
  5984. }
  5985. if (status == QDF_STATUS_SUCCESS) {
  5986. status = dp_rx_fisa_config(soc);
  5987. if (status != QDF_STATUS_SUCCESS) {
  5988. dp_err("Failed to send htt FISA config message to target");
  5989. return status;
  5990. }
  5991. }
  5992. DP_STATS_INIT(soc);
  5993. dp_runtime_init(soc);
  5994. /* Enable HW vdev offload stats if feature is supported */
  5995. dp_vdev_stats_hw_offload_target_config(soc, INVALID_PDEV_ID, true);
  5996. /* initialize work queue for stats processing */
  5997. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  5998. wlan_cfg_soc_update_tgt_params(soc->wlan_cfg_ctx,
  5999. soc->ctrl_psoc);
  6000. /* Setup HW REO */
  6001. qdf_mem_zero(&reo_params, sizeof(reo_params));
  6002. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  6003. /*
  6004. * Reo ring remap is not required if both radios
  6005. * are offloaded to NSS
  6006. */
  6007. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  6008. &reo_params.remap1,
  6009. &reo_params.remap2))
  6010. reo_params.rx_hash_enabled = true;
  6011. else
  6012. reo_params.rx_hash_enabled = false;
  6013. }
  6014. /*
  6015. * set the fragment destination ring
  6016. */
  6017. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  6018. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6019. reo_params.alt_dst_ind_0 = REO_REMAP_RELEASE;
  6020. reo_params.reo_qref = &soc->reo_qref;
  6021. hal_reo_setup(soc->hal_soc, &reo_params, 1);
  6022. hal_reo_set_err_dst_remap(soc->hal_soc);
  6023. soc->features.pn_in_reo_dest = hal_reo_enable_pn_in_dest(soc->hal_soc);
  6024. return QDF_STATUS_SUCCESS;
  6025. }
  6026. /**
  6027. * dp_vdev_id_map_tbl_add() - Add vdev into vdev_id table
  6028. * @soc: SoC handle
  6029. * @vdev: vdev handle
  6030. * @vdev_id: vdev_id
  6031. *
  6032. * Return: None
  6033. */
  6034. static void dp_vdev_id_map_tbl_add(struct dp_soc *soc,
  6035. struct dp_vdev *vdev,
  6036. uint8_t vdev_id)
  6037. {
  6038. QDF_ASSERT(vdev_id <= MAX_VDEV_CNT);
  6039. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6040. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6041. QDF_STATUS_SUCCESS) {
  6042. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK vdev_id %u",
  6043. soc, vdev, vdev_id);
  6044. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6045. return;
  6046. }
  6047. if (!soc->vdev_id_map[vdev_id])
  6048. soc->vdev_id_map[vdev_id] = vdev;
  6049. else
  6050. QDF_ASSERT(0);
  6051. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6052. }
  6053. /**
  6054. * dp_vdev_id_map_tbl_remove() - remove vdev from vdev_id table
  6055. * @soc: SoC handle
  6056. * @vdev: vdev handle
  6057. *
  6058. * Return: None
  6059. */
  6060. static void dp_vdev_id_map_tbl_remove(struct dp_soc *soc,
  6061. struct dp_vdev *vdev)
  6062. {
  6063. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6064. QDF_ASSERT(soc->vdev_id_map[vdev->vdev_id] == vdev);
  6065. soc->vdev_id_map[vdev->vdev_id] = NULL;
  6066. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6067. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6068. }
  6069. /**
  6070. * dp_vdev_pdev_list_add() - add vdev into pdev's list
  6071. * @soc: soc handle
  6072. * @pdev: pdev handle
  6073. * @vdev: vdev handle
  6074. *
  6075. * Return: none
  6076. */
  6077. static void dp_vdev_pdev_list_add(struct dp_soc *soc,
  6078. struct dp_pdev *pdev,
  6079. struct dp_vdev *vdev)
  6080. {
  6081. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6082. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6083. QDF_STATUS_SUCCESS) {
  6084. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK",
  6085. soc, vdev);
  6086. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6087. return;
  6088. }
  6089. /* add this vdev into the pdev's list */
  6090. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  6091. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6092. }
  6093. /**
  6094. * dp_vdev_pdev_list_remove() - remove vdev from pdev's list
  6095. * @soc: SoC handle
  6096. * @pdev: pdev handle
  6097. * @vdev: VDEV handle
  6098. *
  6099. * Return: none
  6100. */
  6101. static void dp_vdev_pdev_list_remove(struct dp_soc *soc,
  6102. struct dp_pdev *pdev,
  6103. struct dp_vdev *vdev)
  6104. {
  6105. uint8_t found = 0;
  6106. struct dp_vdev *tmpvdev = NULL;
  6107. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6108. TAILQ_FOREACH(tmpvdev, &pdev->vdev_list, vdev_list_elem) {
  6109. if (tmpvdev == vdev) {
  6110. found = 1;
  6111. break;
  6112. }
  6113. }
  6114. if (found) {
  6115. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  6116. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6117. } else {
  6118. dp_vdev_debug("%pK: vdev:%pK not found in pdev:%pK vdevlist:%pK",
  6119. soc, vdev, pdev, &pdev->vdev_list);
  6120. QDF_ASSERT(0);
  6121. }
  6122. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6123. }
  6124. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  6125. /**
  6126. * dp_vdev_init_rx_eapol() - initializing osif_rx_eapol
  6127. * @vdev: Datapath VDEV handle
  6128. *
  6129. * Return: None
  6130. */
  6131. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6132. {
  6133. vdev->osif_rx_eapol = NULL;
  6134. }
  6135. /**
  6136. * dp_vdev_register_rx_eapol() - Register VDEV operations for rx_eapol
  6137. * @vdev: DP vdev handle
  6138. * @txrx_ops: Tx and Rx operations
  6139. *
  6140. * Return: None
  6141. */
  6142. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6143. struct ol_txrx_ops *txrx_ops)
  6144. {
  6145. vdev->osif_rx_eapol = txrx_ops->rx.rx_eapol;
  6146. }
  6147. #else
  6148. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6149. {
  6150. }
  6151. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6152. struct ol_txrx_ops *txrx_ops)
  6153. {
  6154. }
  6155. #endif
  6156. #ifdef WLAN_FEATURE_11BE_MLO
  6157. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6158. struct cdp_vdev_info *vdev_info)
  6159. {
  6160. if (vdev_info->mld_mac_addr)
  6161. qdf_mem_copy(&vdev->mld_mac_addr.raw[0],
  6162. vdev_info->mld_mac_addr, QDF_MAC_ADDR_SIZE);
  6163. }
  6164. #else
  6165. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6166. struct cdp_vdev_info *vdev_info)
  6167. {
  6168. }
  6169. #endif
  6170. #ifdef DP_TRAFFIC_END_INDICATION
  6171. /**
  6172. * dp_tx_vdev_traffic_end_indication_attach() - Initialize data end indication
  6173. * related members in VDEV
  6174. * @vdev: DP vdev handle
  6175. *
  6176. * Return: None
  6177. */
  6178. static inline void
  6179. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6180. {
  6181. qdf_nbuf_queue_init(&vdev->end_ind_pkt_q);
  6182. }
  6183. /**
  6184. * dp_tx_vdev_traffic_end_indication_detach() - De-init data end indication
  6185. * related members in VDEV
  6186. * @vdev: DP vdev handle
  6187. *
  6188. * Return: None
  6189. */
  6190. static inline void
  6191. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6192. {
  6193. qdf_nbuf_t nbuf;
  6194. while ((nbuf = qdf_nbuf_queue_remove(&vdev->end_ind_pkt_q)) != NULL)
  6195. qdf_nbuf_free(nbuf);
  6196. }
  6197. #else
  6198. static inline void
  6199. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6200. {}
  6201. static inline void
  6202. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6203. {}
  6204. #endif
  6205. /**
  6206. * dp_vdev_attach_wifi3() - attach txrx vdev
  6207. * @cdp_soc: CDP SoC context
  6208. * @pdev_id: PDEV ID for vdev creation
  6209. * @vdev_info: parameters used for vdev creation
  6210. *
  6211. * Return: status
  6212. */
  6213. static QDF_STATUS dp_vdev_attach_wifi3(struct cdp_soc_t *cdp_soc,
  6214. uint8_t pdev_id,
  6215. struct cdp_vdev_info *vdev_info)
  6216. {
  6217. int i = 0;
  6218. qdf_size_t vdev_context_size;
  6219. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6220. struct dp_pdev *pdev =
  6221. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  6222. pdev_id);
  6223. struct dp_vdev *vdev;
  6224. uint8_t *vdev_mac_addr = vdev_info->vdev_mac_addr;
  6225. uint8_t vdev_id = vdev_info->vdev_id;
  6226. enum wlan_op_mode op_mode = vdev_info->op_mode;
  6227. enum wlan_op_subtype subtype = vdev_info->subtype;
  6228. uint8_t vdev_stats_id = vdev_info->vdev_stats_id;
  6229. vdev_context_size =
  6230. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_VDEV);
  6231. vdev = qdf_mem_malloc(vdev_context_size);
  6232. if (!pdev) {
  6233. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  6234. cdp_soc, pdev_id);
  6235. qdf_mem_free(vdev);
  6236. goto fail0;
  6237. }
  6238. if (!vdev) {
  6239. dp_init_err("%pK: DP VDEV memory allocation failed",
  6240. cdp_soc);
  6241. goto fail0;
  6242. }
  6243. wlan_minidump_log(vdev, sizeof(*vdev), soc->ctrl_psoc,
  6244. WLAN_MD_DP_VDEV, "dp_vdev");
  6245. vdev->pdev = pdev;
  6246. vdev->vdev_id = vdev_id;
  6247. vdev->vdev_stats_id = vdev_stats_id;
  6248. vdev->opmode = op_mode;
  6249. vdev->subtype = subtype;
  6250. vdev->osdev = soc->osdev;
  6251. vdev->osif_rx = NULL;
  6252. vdev->osif_rsim_rx_decap = NULL;
  6253. vdev->osif_get_key = NULL;
  6254. vdev->osif_tx_free_ext = NULL;
  6255. vdev->osif_vdev = NULL;
  6256. vdev->delete.pending = 0;
  6257. vdev->safemode = 0;
  6258. vdev->drop_unenc = 1;
  6259. vdev->sec_type = cdp_sec_type_none;
  6260. vdev->multipass_en = false;
  6261. vdev->wrap_vdev = false;
  6262. dp_vdev_init_rx_eapol(vdev);
  6263. qdf_atomic_init(&vdev->ref_cnt);
  6264. for (i = 0; i < DP_MOD_ID_MAX; i++)
  6265. qdf_atomic_init(&vdev->mod_refs[i]);
  6266. /* Take one reference for create*/
  6267. qdf_atomic_inc(&vdev->ref_cnt);
  6268. qdf_atomic_inc(&vdev->mod_refs[DP_MOD_ID_CONFIG]);
  6269. vdev->num_peers = 0;
  6270. #ifdef notyet
  6271. vdev->filters_num = 0;
  6272. #endif
  6273. vdev->lmac_id = pdev->lmac_id;
  6274. qdf_mem_copy(&vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  6275. dp_vdev_save_mld_addr(vdev, vdev_info);
  6276. /* TODO: Initialize default HTT meta data that will be used in
  6277. * TCL descriptors for packets transmitted from this VDEV
  6278. */
  6279. qdf_spinlock_create(&vdev->peer_list_lock);
  6280. TAILQ_INIT(&vdev->peer_list);
  6281. dp_peer_multipass_list_init(vdev);
  6282. if ((soc->intr_mode == DP_INTR_POLL) &&
  6283. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  6284. if ((pdev->vdev_count == 0) ||
  6285. (wlan_op_mode_monitor == vdev->opmode))
  6286. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6287. } else if (dp_soc_get_con_mode(soc) == QDF_GLOBAL_MISSION_MODE &&
  6288. soc->intr_mode == DP_INTR_MSI &&
  6289. wlan_op_mode_monitor == vdev->opmode) {
  6290. /* Timer to reap status ring in mission mode */
  6291. dp_monitor_vdev_timer_start(soc);
  6292. }
  6293. dp_vdev_id_map_tbl_add(soc, vdev, vdev_id);
  6294. if (wlan_op_mode_monitor == vdev->opmode) {
  6295. if (dp_monitor_vdev_attach(vdev) == QDF_STATUS_SUCCESS) {
  6296. dp_monitor_pdev_set_mon_vdev(vdev);
  6297. return dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  6298. }
  6299. return QDF_STATUS_E_FAILURE;
  6300. }
  6301. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6302. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6303. vdev->dscp_tid_map_id = 0;
  6304. vdev->mcast_enhancement_en = 0;
  6305. vdev->igmp_mcast_enhanc_en = 0;
  6306. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  6307. vdev->prev_tx_enq_tstamp = 0;
  6308. vdev->prev_rx_deliver_tstamp = 0;
  6309. vdev->skip_sw_tid_classification = DP_TX_HW_DSCP_TID_MAP_VALID;
  6310. dp_tx_vdev_traffic_end_indication_attach(vdev);
  6311. dp_vdev_pdev_list_add(soc, pdev, vdev);
  6312. pdev->vdev_count++;
  6313. if (wlan_op_mode_sta != vdev->opmode &&
  6314. wlan_op_mode_ndi != vdev->opmode)
  6315. vdev->ap_bridge_enabled = true;
  6316. else
  6317. vdev->ap_bridge_enabled = false;
  6318. dp_init_info("%pK: wlan_cfg_ap_bridge_enabled %d",
  6319. cdp_soc, vdev->ap_bridge_enabled);
  6320. dp_tx_vdev_attach(vdev);
  6321. dp_monitor_vdev_attach(vdev);
  6322. if (!pdev->is_lro_hash_configured) {
  6323. if (QDF_IS_STATUS_SUCCESS(dp_lro_hash_setup(soc, pdev)))
  6324. pdev->is_lro_hash_configured = true;
  6325. else
  6326. dp_err("LRO hash setup failure!");
  6327. }
  6328. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_ATTACH, vdev);
  6329. dp_info("Created vdev %pK ("QDF_MAC_ADDR_FMT") vdev_id %d", vdev,
  6330. QDF_MAC_ADDR_REF(vdev->mac_addr.raw), vdev->vdev_id);
  6331. DP_STATS_INIT(vdev);
  6332. if (QDF_IS_STATUS_ERROR(soc->arch_ops.txrx_vdev_attach(soc, vdev)))
  6333. goto fail0;
  6334. if (wlan_op_mode_sta == vdev->opmode)
  6335. dp_peer_create_wifi3((struct cdp_soc_t *)soc, vdev_id,
  6336. vdev->mac_addr.raw, CDP_LINK_PEER_TYPE);
  6337. dp_pdev_update_fast_rx_flag(soc, pdev);
  6338. return QDF_STATUS_SUCCESS;
  6339. fail0:
  6340. return QDF_STATUS_E_FAILURE;
  6341. }
  6342. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  6343. /**
  6344. * dp_vdev_fetch_tx_handler() - Fetch Tx handlers
  6345. * @vdev: struct dp_vdev *
  6346. * @soc: struct dp_soc *
  6347. * @ctx: struct ol_txrx_hardtart_ctxt *
  6348. */
  6349. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6350. struct dp_soc *soc,
  6351. struct ol_txrx_hardtart_ctxt *ctx)
  6352. {
  6353. /* Enable vdev_id check only for ap, if flag is enabled */
  6354. if (vdev->mesh_vdev)
  6355. ctx->tx = dp_tx_send_mesh;
  6356. else if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6357. (vdev->opmode == wlan_op_mode_ap)) {
  6358. ctx->tx = dp_tx_send_vdev_id_check;
  6359. ctx->tx_fast = dp_tx_send_vdev_id_check;
  6360. } else {
  6361. ctx->tx = dp_tx_send;
  6362. ctx->tx_fast = soc->arch_ops.dp_tx_send_fast;
  6363. }
  6364. /* Avoid check in regular exception Path */
  6365. if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6366. (vdev->opmode == wlan_op_mode_ap))
  6367. ctx->tx_exception = dp_tx_send_exception_vdev_id_check;
  6368. else
  6369. ctx->tx_exception = dp_tx_send_exception;
  6370. }
  6371. /**
  6372. * dp_vdev_register_tx_handler() - Register Tx handler
  6373. * @vdev: struct dp_vdev *
  6374. * @soc: struct dp_soc *
  6375. * @txrx_ops: struct ol_txrx_ops *
  6376. */
  6377. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6378. struct dp_soc *soc,
  6379. struct ol_txrx_ops *txrx_ops)
  6380. {
  6381. struct ol_txrx_hardtart_ctxt ctx = {0};
  6382. dp_vdev_fetch_tx_handler(vdev, soc, &ctx);
  6383. txrx_ops->tx.tx = ctx.tx;
  6384. txrx_ops->tx.tx_fast = ctx.tx_fast;
  6385. txrx_ops->tx.tx_exception = ctx.tx_exception;
  6386. dp_info("Configure tx_vdev_id_chk_handler Feature Flag: %d and mode:%d for vdev_id:%d",
  6387. wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx),
  6388. vdev->opmode, vdev->vdev_id);
  6389. }
  6390. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  6391. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6392. struct dp_soc *soc,
  6393. struct ol_txrx_ops *txrx_ops)
  6394. {
  6395. }
  6396. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6397. struct dp_soc *soc,
  6398. struct ol_txrx_hardtart_ctxt *ctx)
  6399. {
  6400. }
  6401. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  6402. /**
  6403. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  6404. * @soc_hdl: Datapath soc handle
  6405. * @vdev_id: id of Datapath VDEV handle
  6406. * @osif_vdev: OSIF vdev handle
  6407. * @txrx_ops: Tx and Rx operations
  6408. *
  6409. * Return: DP VDEV handle on success, NULL on failure
  6410. */
  6411. static QDF_STATUS dp_vdev_register_wifi3(struct cdp_soc_t *soc_hdl,
  6412. uint8_t vdev_id,
  6413. ol_osif_vdev_handle osif_vdev,
  6414. struct ol_txrx_ops *txrx_ops)
  6415. {
  6416. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6417. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6418. DP_MOD_ID_CDP);
  6419. if (!vdev)
  6420. return QDF_STATUS_E_FAILURE;
  6421. vdev->osif_vdev = osif_vdev;
  6422. vdev->osif_rx = txrx_ops->rx.rx;
  6423. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  6424. vdev->osif_rx_flush = txrx_ops->rx.rx_flush;
  6425. vdev->osif_gro_flush = txrx_ops->rx.rx_gro_flush;
  6426. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  6427. vdev->osif_fisa_rx = txrx_ops->rx.osif_fisa_rx;
  6428. vdev->osif_fisa_flush = txrx_ops->rx.osif_fisa_flush;
  6429. vdev->osif_get_key = txrx_ops->get_key;
  6430. dp_monitor_vdev_register_osif(vdev, txrx_ops);
  6431. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  6432. vdev->tx_comp = txrx_ops->tx.tx_comp;
  6433. vdev->stats_cb = txrx_ops->rx.stats_rx;
  6434. vdev->tx_classify_critical_pkt_cb =
  6435. txrx_ops->tx.tx_classify_critical_pkt_cb;
  6436. #ifdef notyet
  6437. #if ATH_SUPPORT_WAPI
  6438. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  6439. #endif
  6440. #endif
  6441. #ifdef UMAC_SUPPORT_PROXY_ARP
  6442. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  6443. #endif
  6444. vdev->me_convert = txrx_ops->me_convert;
  6445. vdev->get_tsf_time = txrx_ops->get_tsf_time;
  6446. dp_vdev_register_rx_eapol(vdev, txrx_ops);
  6447. dp_vdev_register_tx_handler(vdev, soc, txrx_ops);
  6448. dp_init_info("%pK: DP Vdev Register success", soc);
  6449. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6450. return QDF_STATUS_SUCCESS;
  6451. }
  6452. #ifdef WLAN_FEATURE_11BE_MLO
  6453. void dp_peer_delete(struct dp_soc *soc,
  6454. struct dp_peer *peer,
  6455. void *arg)
  6456. {
  6457. if (!peer->valid)
  6458. return;
  6459. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6460. peer->vdev->vdev_id,
  6461. peer->mac_addr.raw, 0,
  6462. peer->peer_type);
  6463. }
  6464. #else
  6465. void dp_peer_delete(struct dp_soc *soc,
  6466. struct dp_peer *peer,
  6467. void *arg)
  6468. {
  6469. if (!peer->valid)
  6470. return;
  6471. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6472. peer->vdev->vdev_id,
  6473. peer->mac_addr.raw, 0,
  6474. CDP_LINK_PEER_TYPE);
  6475. }
  6476. #endif
  6477. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  6478. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6479. {
  6480. if (!peer->valid)
  6481. return;
  6482. if (IS_MLO_DP_LINK_PEER(peer))
  6483. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6484. peer->vdev->vdev_id,
  6485. peer->mac_addr.raw, 0,
  6486. CDP_LINK_PEER_TYPE);
  6487. }
  6488. #else
  6489. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6490. {
  6491. }
  6492. #endif
  6493. /**
  6494. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  6495. * @vdev_handle: Datapath VDEV handle
  6496. * @unmap_only: Flag to indicate "only unmap"
  6497. * @mlo_peers_only: true if only MLO peers should be flushed
  6498. *
  6499. * Return: void
  6500. */
  6501. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  6502. bool unmap_only,
  6503. bool mlo_peers_only)
  6504. {
  6505. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6506. struct dp_pdev *pdev = vdev->pdev;
  6507. struct dp_soc *soc = pdev->soc;
  6508. struct dp_peer *peer;
  6509. uint32_t i = 0;
  6510. if (!unmap_only) {
  6511. if (!mlo_peers_only)
  6512. dp_vdev_iterate_peer_lock_safe(vdev,
  6513. dp_peer_delete,
  6514. NULL,
  6515. DP_MOD_ID_CDP);
  6516. else
  6517. dp_vdev_iterate_peer_lock_safe(vdev,
  6518. dp_mlo_peer_delete,
  6519. NULL,
  6520. DP_MOD_ID_CDP);
  6521. }
  6522. for (i = 0; i < soc->max_peer_id ; i++) {
  6523. peer = __dp_peer_get_ref_by_id(soc, i, DP_MOD_ID_CDP);
  6524. if (!peer)
  6525. continue;
  6526. if (peer->vdev != vdev) {
  6527. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6528. continue;
  6529. }
  6530. if (!mlo_peers_only) {
  6531. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6532. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6533. dp_rx_peer_unmap_handler(soc, i,
  6534. vdev->vdev_id,
  6535. peer->mac_addr.raw, 0,
  6536. DP_PEER_WDS_COUNT_INVALID);
  6537. SET_PEER_REF_CNT_ONE(peer);
  6538. } else if (IS_MLO_DP_LINK_PEER(peer) ||
  6539. IS_MLO_DP_MLD_PEER(peer)) {
  6540. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6541. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6542. dp_rx_peer_unmap_handler(soc, i,
  6543. vdev->vdev_id,
  6544. peer->mac_addr.raw, 0,
  6545. DP_PEER_WDS_COUNT_INVALID);
  6546. SET_PEER_REF_CNT_ONE(peer);
  6547. }
  6548. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6549. }
  6550. }
  6551. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6552. /**
  6553. * dp_txrx_alloc_vdev_stats_id()- Allocate vdev_stats_id
  6554. * @soc_hdl: Datapath soc handle
  6555. * @vdev_stats_id: Address of vdev_stats_id
  6556. *
  6557. * Return: QDF_STATUS
  6558. */
  6559. static QDF_STATUS dp_txrx_alloc_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6560. uint8_t *vdev_stats_id)
  6561. {
  6562. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6563. uint8_t id = 0;
  6564. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  6565. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6566. return QDF_STATUS_E_FAILURE;
  6567. }
  6568. while (id < CDP_MAX_VDEV_STATS_ID) {
  6569. if (!qdf_atomic_test_and_set_bit(id, &soc->vdev_stats_id_map)) {
  6570. *vdev_stats_id = id;
  6571. return QDF_STATUS_SUCCESS;
  6572. }
  6573. id++;
  6574. }
  6575. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6576. return QDF_STATUS_E_FAILURE;
  6577. }
  6578. /**
  6579. * dp_txrx_reset_vdev_stats_id() - Reset vdev_stats_id in dp_soc
  6580. * @soc_hdl: Datapath soc handle
  6581. * @vdev_stats_id: vdev_stats_id to reset in dp_soc
  6582. *
  6583. * Return: none
  6584. */
  6585. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6586. uint8_t vdev_stats_id)
  6587. {
  6588. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6589. if ((!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) ||
  6590. (vdev_stats_id >= CDP_MAX_VDEV_STATS_ID))
  6591. return;
  6592. qdf_atomic_clear_bit(vdev_stats_id, &soc->vdev_stats_id_map);
  6593. }
  6594. #else
  6595. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc,
  6596. uint8_t vdev_stats_id)
  6597. {}
  6598. #endif
  6599. /**
  6600. * dp_vdev_detach_wifi3() - Detach txrx vdev
  6601. * @cdp_soc: Datapath soc handle
  6602. * @vdev_id: VDEV Id
  6603. * @callback: Callback OL_IF on completion of detach
  6604. * @cb_context: Callback context
  6605. *
  6606. */
  6607. static QDF_STATUS dp_vdev_detach_wifi3(struct cdp_soc_t *cdp_soc,
  6608. uint8_t vdev_id,
  6609. ol_txrx_vdev_delete_cb callback,
  6610. void *cb_context)
  6611. {
  6612. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6613. struct dp_pdev *pdev;
  6614. struct dp_neighbour_peer *peer = NULL;
  6615. struct dp_peer *vap_self_peer = NULL;
  6616. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6617. DP_MOD_ID_CDP);
  6618. if (!vdev)
  6619. return QDF_STATUS_E_FAILURE;
  6620. soc->arch_ops.txrx_vdev_detach(soc, vdev);
  6621. pdev = vdev->pdev;
  6622. vap_self_peer = dp_sta_vdev_self_peer_ref_n_get(soc, vdev,
  6623. DP_MOD_ID_CONFIG);
  6624. if (vap_self_peer) {
  6625. qdf_spin_lock_bh(&soc->ast_lock);
  6626. if (vap_self_peer->self_ast_entry) {
  6627. dp_peer_del_ast(soc, vap_self_peer->self_ast_entry);
  6628. vap_self_peer->self_ast_entry = NULL;
  6629. }
  6630. qdf_spin_unlock_bh(&soc->ast_lock);
  6631. dp_peer_delete_wifi3((struct cdp_soc_t *)soc, vdev->vdev_id,
  6632. vap_self_peer->mac_addr.raw, 0,
  6633. CDP_LINK_PEER_TYPE);
  6634. dp_peer_unref_delete(vap_self_peer, DP_MOD_ID_CONFIG);
  6635. }
  6636. /*
  6637. * If Target is hung, flush all peers before detaching vdev
  6638. * this will free all references held due to missing
  6639. * unmap commands from Target
  6640. */
  6641. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  6642. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, false);
  6643. else if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  6644. dp_vdev_flush_peers((struct cdp_vdev *)vdev, true, false);
  6645. /* indicate that the vdev needs to be deleted */
  6646. vdev->delete.pending = 1;
  6647. dp_rx_vdev_detach(vdev);
  6648. /*
  6649. * move it after dp_rx_vdev_detach(),
  6650. * as the call back done in dp_rx_vdev_detach()
  6651. * still need to get vdev pointer by vdev_id.
  6652. */
  6653. dp_vdev_id_map_tbl_remove(soc, vdev);
  6654. dp_monitor_neighbour_peer_list_remove(pdev, vdev, peer);
  6655. dp_txrx_reset_vdev_stats_id(cdp_soc, vdev->vdev_stats_id);
  6656. dp_tx_vdev_multipass_deinit(vdev);
  6657. dp_tx_vdev_traffic_end_indication_detach(vdev);
  6658. if (vdev->vdev_dp_ext_handle) {
  6659. qdf_mem_free(vdev->vdev_dp_ext_handle);
  6660. vdev->vdev_dp_ext_handle = NULL;
  6661. }
  6662. vdev->delete.callback = callback;
  6663. vdev->delete.context = cb_context;
  6664. if (vdev->opmode != wlan_op_mode_monitor)
  6665. dp_vdev_pdev_list_remove(soc, pdev, vdev);
  6666. pdev->vdev_count--;
  6667. /* release reference taken above for find */
  6668. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6669. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  6670. TAILQ_INSERT_TAIL(&soc->inactive_vdev_list, vdev, inactive_list_elem);
  6671. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  6672. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_DETACH, vdev);
  6673. dp_info("detach vdev %pK id %d pending refs %d",
  6674. vdev, vdev->vdev_id, qdf_atomic_read(&vdev->ref_cnt));
  6675. /* release reference taken at dp_vdev_create */
  6676. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6677. return QDF_STATUS_SUCCESS;
  6678. }
  6679. #ifdef WLAN_FEATURE_11BE_MLO
  6680. /**
  6681. * is_dp_peer_can_reuse() - check if the dp_peer match condition to be reused
  6682. * @vdev: Target DP vdev handle
  6683. * @peer: DP peer handle to be checked
  6684. * @peer_mac_addr: Target peer mac address
  6685. * @peer_type: Target peer type
  6686. *
  6687. * Return: true - if match, false - not match
  6688. */
  6689. static inline
  6690. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6691. struct dp_peer *peer,
  6692. uint8_t *peer_mac_addr,
  6693. enum cdp_peer_type peer_type)
  6694. {
  6695. if (peer->bss_peer && (peer->vdev == vdev) &&
  6696. (peer->peer_type == peer_type) &&
  6697. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6698. QDF_MAC_ADDR_SIZE) == 0))
  6699. return true;
  6700. return false;
  6701. }
  6702. #else
  6703. static inline
  6704. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6705. struct dp_peer *peer,
  6706. uint8_t *peer_mac_addr,
  6707. enum cdp_peer_type peer_type)
  6708. {
  6709. if (peer->bss_peer && (peer->vdev == vdev) &&
  6710. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6711. QDF_MAC_ADDR_SIZE) == 0))
  6712. return true;
  6713. return false;
  6714. }
  6715. #endif
  6716. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  6717. uint8_t *peer_mac_addr,
  6718. enum cdp_peer_type peer_type)
  6719. {
  6720. struct dp_peer *peer;
  6721. struct dp_soc *soc = vdev->pdev->soc;
  6722. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  6723. TAILQ_FOREACH(peer, &soc->inactive_peer_list,
  6724. inactive_list_elem) {
  6725. /* reuse bss peer only when vdev matches*/
  6726. if (is_dp_peer_can_reuse(vdev, peer,
  6727. peer_mac_addr, peer_type)) {
  6728. /* increment ref count for cdp_peer_create*/
  6729. if (dp_peer_get_ref(soc, peer, DP_MOD_ID_CONFIG) ==
  6730. QDF_STATUS_SUCCESS) {
  6731. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  6732. inactive_list_elem);
  6733. qdf_spin_unlock_bh
  6734. (&soc->inactive_peer_list_lock);
  6735. return peer;
  6736. }
  6737. }
  6738. }
  6739. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  6740. return NULL;
  6741. }
  6742. #ifdef FEATURE_AST
  6743. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6744. struct dp_pdev *pdev,
  6745. uint8_t *peer_mac_addr)
  6746. {
  6747. struct dp_ast_entry *ast_entry;
  6748. if (soc->ast_offload_support)
  6749. return;
  6750. qdf_spin_lock_bh(&soc->ast_lock);
  6751. if (soc->ast_override_support)
  6752. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  6753. pdev->pdev_id);
  6754. else
  6755. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  6756. if (ast_entry && ast_entry->next_hop && !ast_entry->delete_in_progress)
  6757. dp_peer_del_ast(soc, ast_entry);
  6758. qdf_spin_unlock_bh(&soc->ast_lock);
  6759. }
  6760. #else
  6761. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6762. struct dp_pdev *pdev,
  6763. uint8_t *peer_mac_addr)
  6764. {
  6765. }
  6766. #endif
  6767. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6768. /**
  6769. * dp_peer_hw_txrx_stats_init() - Initialize hw_txrx_stats_en in dp_peer
  6770. * @soc: Datapath soc handle
  6771. * @txrx_peer: Datapath peer handle
  6772. *
  6773. * Return: none
  6774. */
  6775. static inline
  6776. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6777. struct dp_txrx_peer *txrx_peer)
  6778. {
  6779. txrx_peer->hw_txrx_stats_en =
  6780. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  6781. }
  6782. #else
  6783. static inline
  6784. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6785. struct dp_txrx_peer *txrx_peer)
  6786. {
  6787. txrx_peer->hw_txrx_stats_en = 0;
  6788. }
  6789. #endif
  6790. static QDF_STATUS dp_txrx_peer_detach(struct dp_soc *soc, struct dp_peer *peer)
  6791. {
  6792. struct dp_txrx_peer *txrx_peer;
  6793. struct dp_pdev *pdev;
  6794. struct cdp_txrx_peer_params_update params = {0};
  6795. /* dp_txrx_peer exists for mld peer and legacy peer */
  6796. if (peer->txrx_peer) {
  6797. txrx_peer = peer->txrx_peer;
  6798. peer->txrx_peer = NULL;
  6799. pdev = txrx_peer->vdev->pdev;
  6800. params.osif_vdev = (void *)peer->vdev->osif_vdev;
  6801. params.peer_mac = peer->mac_addr.raw;
  6802. dp_wdi_event_handler(WDI_EVENT_PEER_DELETE, soc,
  6803. (void *)&params, peer->peer_id,
  6804. WDI_NO_VAL, pdev->pdev_id);
  6805. dp_peer_defrag_rx_tids_deinit(txrx_peer);
  6806. /*
  6807. * Deallocate the extended stats contenxt
  6808. */
  6809. dp_peer_delay_stats_ctx_dealloc(soc, txrx_peer);
  6810. dp_peer_rx_bufq_resources_deinit(txrx_peer);
  6811. dp_peer_jitter_stats_ctx_dealloc(pdev, txrx_peer);
  6812. dp_peer_sawf_stats_ctx_free(soc, txrx_peer);
  6813. qdf_mem_free(txrx_peer);
  6814. }
  6815. return QDF_STATUS_SUCCESS;
  6816. }
  6817. static QDF_STATUS dp_txrx_peer_attach(struct dp_soc *soc, struct dp_peer *peer)
  6818. {
  6819. struct dp_txrx_peer *txrx_peer;
  6820. struct dp_pdev *pdev;
  6821. struct cdp_txrx_peer_params_update params = {0};
  6822. txrx_peer = (struct dp_txrx_peer *)qdf_mem_malloc(sizeof(*txrx_peer));
  6823. if (!txrx_peer)
  6824. return QDF_STATUS_E_NOMEM; /* failure */
  6825. txrx_peer->peer_id = HTT_INVALID_PEER;
  6826. /* initialize the peer_id */
  6827. txrx_peer->vdev = peer->vdev;
  6828. pdev = peer->vdev->pdev;
  6829. DP_STATS_INIT(txrx_peer);
  6830. dp_wds_ext_peer_init(txrx_peer);
  6831. dp_peer_rx_bufq_resources_init(txrx_peer);
  6832. dp_peer_hw_txrx_stats_init(soc, txrx_peer);
  6833. /*
  6834. * Allocate peer extended stats context. Fall through in
  6835. * case of failure as its not an implicit requirement to have
  6836. * this object for regular statistics updates.
  6837. */
  6838. if (dp_peer_delay_stats_ctx_alloc(soc, txrx_peer) !=
  6839. QDF_STATUS_SUCCESS)
  6840. dp_warn("peer delay_stats ctx alloc failed");
  6841. /*
  6842. * Alloctate memory for jitter stats. Fall through in
  6843. * case of failure as its not an implicit requirement to have
  6844. * this object for regular statistics updates.
  6845. */
  6846. if (dp_peer_jitter_stats_ctx_alloc(pdev, txrx_peer) !=
  6847. QDF_STATUS_SUCCESS)
  6848. dp_warn("peer jitter_stats ctx alloc failed");
  6849. dp_set_peer_isolation(txrx_peer, false);
  6850. dp_peer_defrag_rx_tids_init(txrx_peer);
  6851. if (dp_peer_sawf_stats_ctx_alloc(soc, txrx_peer) != QDF_STATUS_SUCCESS)
  6852. dp_warn("peer sawf stats alloc failed");
  6853. dp_txrx_peer_attach_add(soc, peer, txrx_peer);
  6854. params.peer_mac = peer->mac_addr.raw;
  6855. params.osif_vdev = (void *)peer->vdev->osif_vdev;
  6856. params.chip_id = dp_mlo_get_chip_id(soc);
  6857. params.pdev_id = peer->vdev->pdev->pdev_id;
  6858. dp_wdi_event_handler(WDI_EVENT_TXRX_PEER_CREATE, soc,
  6859. (void *)&params, peer->peer_id,
  6860. WDI_NO_VAL, params.pdev_id);
  6861. return QDF_STATUS_SUCCESS;
  6862. }
  6863. static inline
  6864. void dp_txrx_peer_stats_clr(struct dp_txrx_peer *txrx_peer)
  6865. {
  6866. if (!txrx_peer)
  6867. return;
  6868. txrx_peer->tx_failed = 0;
  6869. txrx_peer->comp_pkt.num = 0;
  6870. txrx_peer->comp_pkt.bytes = 0;
  6871. txrx_peer->to_stack.num = 0;
  6872. txrx_peer->to_stack.bytes = 0;
  6873. DP_STATS_CLR(txrx_peer);
  6874. dp_peer_delay_stats_ctx_clr(txrx_peer);
  6875. dp_peer_jitter_stats_ctx_clr(txrx_peer);
  6876. }
  6877. /**
  6878. * dp_peer_create_wifi3() - attach txrx peer
  6879. * @soc_hdl: Datapath soc handle
  6880. * @vdev_id: id of vdev
  6881. * @peer_mac_addr: Peer MAC address
  6882. * @peer_type: link or MLD peer type
  6883. *
  6884. * Return: 0 on success, -1 on failure
  6885. */
  6886. static QDF_STATUS
  6887. dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  6888. uint8_t *peer_mac_addr, enum cdp_peer_type peer_type)
  6889. {
  6890. struct dp_peer *peer;
  6891. int i;
  6892. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6893. struct dp_pdev *pdev;
  6894. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  6895. struct dp_vdev *vdev = NULL;
  6896. if (!peer_mac_addr)
  6897. return QDF_STATUS_E_FAILURE;
  6898. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  6899. if (!vdev)
  6900. return QDF_STATUS_E_FAILURE;
  6901. pdev = vdev->pdev;
  6902. soc = pdev->soc;
  6903. /*
  6904. * If a peer entry with given MAC address already exists,
  6905. * reuse the peer and reset the state of peer.
  6906. */
  6907. peer = dp_peer_can_reuse(vdev, peer_mac_addr, peer_type);
  6908. if (peer) {
  6909. qdf_atomic_init(&peer->is_default_route_set);
  6910. dp_peer_cleanup(vdev, peer);
  6911. dp_peer_vdev_list_add(soc, vdev, peer);
  6912. dp_peer_find_hash_add(soc, peer);
  6913. if (dp_peer_rx_tids_create(peer) != QDF_STATUS_SUCCESS) {
  6914. dp_alert("RX tid alloc fail for peer %pK (" QDF_MAC_ADDR_FMT ")",
  6915. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6916. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6917. return QDF_STATUS_E_FAILURE;
  6918. }
  6919. if (IS_MLO_DP_MLD_PEER(peer))
  6920. dp_mld_peer_init_link_peers_info(peer);
  6921. qdf_spin_lock_bh(&soc->ast_lock);
  6922. dp_peer_delete_ast_entries(soc, peer);
  6923. qdf_spin_unlock_bh(&soc->ast_lock);
  6924. if ((vdev->opmode == wlan_op_mode_sta) &&
  6925. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  6926. QDF_MAC_ADDR_SIZE)) {
  6927. ast_type = CDP_TXRX_AST_TYPE_SELF;
  6928. }
  6929. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  6930. peer->valid = 1;
  6931. peer->is_tdls_peer = false;
  6932. dp_local_peer_id_alloc(pdev, peer);
  6933. qdf_spinlock_create(&peer->peer_info_lock);
  6934. DP_STATS_INIT(peer);
  6935. /*
  6936. * In tx_monitor mode, filter may be set for unassociated peer
  6937. * when unassociated peer get associated peer need to
  6938. * update tx_cap_enabled flag to support peer filter.
  6939. */
  6940. if (!IS_MLO_DP_MLD_PEER(peer)) {
  6941. dp_monitor_peer_tx_capture_filter_check(pdev, peer);
  6942. dp_monitor_peer_reset_stats(soc, peer);
  6943. }
  6944. if (peer->txrx_peer) {
  6945. dp_peer_rx_bufq_resources_init(peer->txrx_peer);
  6946. dp_txrx_peer_stats_clr(peer->txrx_peer);
  6947. dp_set_peer_isolation(peer->txrx_peer, false);
  6948. dp_wds_ext_peer_init(peer->txrx_peer);
  6949. dp_peer_hw_txrx_stats_init(soc, peer->txrx_peer);
  6950. }
  6951. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_CREATE,
  6952. peer, vdev, 1);
  6953. dp_info("vdev %pK Reused peer %pK ("QDF_MAC_ADDR_FMT
  6954. ") vdev_ref_cnt "
  6955. "%d peer_ref_cnt: %d",
  6956. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  6957. qdf_atomic_read(&vdev->ref_cnt),
  6958. qdf_atomic_read(&peer->ref_cnt));
  6959. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  6960. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6961. return QDF_STATUS_SUCCESS;
  6962. } else {
  6963. /*
  6964. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  6965. * need to remove the AST entry which was earlier added as a WDS
  6966. * entry.
  6967. * If an AST entry exists, but no peer entry exists with a given
  6968. * MAC addresses, we could deduce it as a WDS entry
  6969. */
  6970. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  6971. }
  6972. #ifdef notyet
  6973. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  6974. soc->mempool_ol_ath_peer);
  6975. #else
  6976. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  6977. #endif
  6978. wlan_minidump_log(peer,
  6979. sizeof(*peer),
  6980. soc->ctrl_psoc,
  6981. WLAN_MD_DP_PEER, "dp_peer");
  6982. if (!peer) {
  6983. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6984. return QDF_STATUS_E_FAILURE; /* failure */
  6985. }
  6986. qdf_mem_zero(peer, sizeof(struct dp_peer));
  6987. /* store provided params */
  6988. peer->vdev = vdev;
  6989. /* initialize the peer_id */
  6990. peer->peer_id = HTT_INVALID_PEER;
  6991. qdf_mem_copy(
  6992. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  6993. DP_PEER_SET_TYPE(peer, peer_type);
  6994. if (IS_MLO_DP_MLD_PEER(peer)) {
  6995. if (dp_txrx_peer_attach(soc, peer) !=
  6996. QDF_STATUS_SUCCESS)
  6997. goto fail; /* failure */
  6998. dp_mld_peer_init_link_peers_info(peer);
  6999. } else if (dp_monitor_peer_attach(soc, peer) !=
  7000. QDF_STATUS_SUCCESS)
  7001. dp_warn("peer monitor ctx alloc failed");
  7002. TAILQ_INIT(&peer->ast_entry_list);
  7003. /* get the vdev reference for new peer */
  7004. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CHILD);
  7005. if ((vdev->opmode == wlan_op_mode_sta) &&
  7006. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  7007. QDF_MAC_ADDR_SIZE)) {
  7008. ast_type = CDP_TXRX_AST_TYPE_SELF;
  7009. }
  7010. qdf_spinlock_create(&peer->peer_state_lock);
  7011. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  7012. qdf_spinlock_create(&peer->peer_info_lock);
  7013. /* reset the ast index to flowid table */
  7014. dp_peer_reset_flowq_map(peer);
  7015. qdf_atomic_init(&peer->ref_cnt);
  7016. for (i = 0; i < DP_MOD_ID_MAX; i++)
  7017. qdf_atomic_init(&peer->mod_refs[i]);
  7018. /* keep one reference for attach */
  7019. qdf_atomic_inc(&peer->ref_cnt);
  7020. qdf_atomic_inc(&peer->mod_refs[DP_MOD_ID_CONFIG]);
  7021. dp_peer_vdev_list_add(soc, vdev, peer);
  7022. /* TODO: See if hash based search is required */
  7023. dp_peer_find_hash_add(soc, peer);
  7024. /* Initialize the peer state */
  7025. peer->state = OL_TXRX_PEER_STATE_DISC;
  7026. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_CREATE,
  7027. peer, vdev, 0);
  7028. dp_info("vdev %pK created peer %pK ("QDF_MAC_ADDR_FMT") vdev_ref_cnt "
  7029. "%d peer_ref_cnt: %d",
  7030. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7031. qdf_atomic_read(&vdev->ref_cnt),
  7032. qdf_atomic_read(&peer->ref_cnt));
  7033. /*
  7034. * For every peer MAp message search and set if bss_peer
  7035. */
  7036. if (qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  7037. QDF_MAC_ADDR_SIZE) == 0 &&
  7038. (wlan_op_mode_sta != vdev->opmode)) {
  7039. dp_info("vdev bss_peer!!");
  7040. peer->bss_peer = 1;
  7041. if (peer->txrx_peer)
  7042. peer->txrx_peer->bss_peer = 1;
  7043. }
  7044. if (wlan_op_mode_sta == vdev->opmode &&
  7045. qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  7046. QDF_MAC_ADDR_SIZE) == 0) {
  7047. peer->sta_self_peer = 1;
  7048. }
  7049. if (dp_peer_rx_tids_create(peer) != QDF_STATUS_SUCCESS) {
  7050. dp_alert("RX tid alloc fail for peer %pK (" QDF_MAC_ADDR_FMT ")",
  7051. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  7052. goto fail;
  7053. }
  7054. peer->valid = 1;
  7055. dp_local_peer_id_alloc(pdev, peer);
  7056. DP_STATS_INIT(peer);
  7057. if (dp_peer_sawf_ctx_alloc(soc, peer) != QDF_STATUS_SUCCESS)
  7058. dp_warn("peer sawf context alloc failed");
  7059. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  7060. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7061. return QDF_STATUS_SUCCESS;
  7062. fail:
  7063. qdf_mem_free(peer);
  7064. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7065. return QDF_STATUS_E_FAILURE;
  7066. }
  7067. static QDF_STATUS dp_peer_legacy_setup(struct dp_soc *soc, struct dp_peer *peer)
  7068. {
  7069. /* txrx_peer might exist already in peer reuse case */
  7070. if (peer->txrx_peer)
  7071. return QDF_STATUS_SUCCESS;
  7072. if (dp_txrx_peer_attach(soc, peer) !=
  7073. QDF_STATUS_SUCCESS) {
  7074. dp_err("peer txrx ctx alloc failed");
  7075. return QDF_STATUS_E_FAILURE;
  7076. }
  7077. return QDF_STATUS_SUCCESS;
  7078. }
  7079. #ifdef WLAN_FEATURE_11BE_MLO
  7080. QDF_STATUS dp_peer_mlo_setup(
  7081. struct dp_soc *soc,
  7082. struct dp_peer *peer,
  7083. uint8_t vdev_id,
  7084. struct cdp_peer_setup_info *setup_info)
  7085. {
  7086. struct dp_peer *mld_peer = NULL;
  7087. struct cdp_txrx_peer_params_update params = {0};
  7088. /* Non-MLO connection, do nothing */
  7089. if (!setup_info || !setup_info->mld_peer_mac)
  7090. return QDF_STATUS_SUCCESS;
  7091. dp_cfg_event_record_peer_setup_evt(soc, DP_CFG_EVENT_MLO_SETUP,
  7092. peer, NULL, vdev_id, setup_info);
  7093. dp_info("link peer: " QDF_MAC_ADDR_FMT "mld peer: " QDF_MAC_ADDR_FMT
  7094. "first_link %d, primary_link %d",
  7095. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7096. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac),
  7097. setup_info->is_first_link,
  7098. setup_info->is_primary_link);
  7099. /* if this is the first link peer */
  7100. if (setup_info->is_first_link)
  7101. /* create MLD peer */
  7102. dp_peer_create_wifi3((struct cdp_soc_t *)soc,
  7103. vdev_id,
  7104. setup_info->mld_peer_mac,
  7105. CDP_MLD_PEER_TYPE);
  7106. if (peer->vdev->opmode == wlan_op_mode_sta &&
  7107. setup_info->is_primary_link) {
  7108. struct cdp_txrx_peer_params_update params = {0};
  7109. params.chip_id = dp_mlo_get_chip_id(soc);
  7110. params.pdev_id = peer->vdev->pdev->pdev_id;
  7111. params.osif_vdev = peer->vdev->osif_vdev;
  7112. dp_wdi_event_handler(
  7113. WDI_EVENT_STA_PRIMARY_UMAC_UPDATE,
  7114. soc,
  7115. (void *)&params, peer->peer_id,
  7116. WDI_NO_VAL, params.pdev_id);
  7117. }
  7118. peer->first_link = setup_info->is_first_link;
  7119. peer->primary_link = setup_info->is_primary_link;
  7120. mld_peer = dp_mld_peer_find_hash_find(soc,
  7121. setup_info->mld_peer_mac,
  7122. 0, vdev_id, DP_MOD_ID_CDP);
  7123. if (mld_peer) {
  7124. if (setup_info->is_first_link) {
  7125. /* assign rx_tid to mld peer */
  7126. mld_peer->rx_tid = peer->rx_tid;
  7127. /* no cdp_peer_setup for MLD peer,
  7128. * set it for addba processing
  7129. */
  7130. qdf_atomic_set(&mld_peer->is_default_route_set, 1);
  7131. } else {
  7132. /* free link peer original rx_tids mem */
  7133. dp_peer_rx_tids_destroy(peer);
  7134. /* assign mld peer rx_tid to link peer */
  7135. peer->rx_tid = mld_peer->rx_tid;
  7136. }
  7137. if (setup_info->is_primary_link &&
  7138. !setup_info->is_first_link) {
  7139. struct dp_vdev *prev_vdev;
  7140. /*
  7141. * if first link is not the primary link,
  7142. * then need to change mld_peer->vdev as
  7143. * primary link dp_vdev is not same one
  7144. * during mld peer creation.
  7145. */
  7146. prev_vdev = mld_peer->vdev;
  7147. dp_info("Primary link is not the first link. vdev: %pK,"
  7148. "vdev_id %d vdev_ref_cnt %d",
  7149. mld_peer->vdev, vdev_id,
  7150. qdf_atomic_read(&mld_peer->vdev->ref_cnt));
  7151. /* release the ref to original dp_vdev */
  7152. dp_vdev_unref_delete(soc, mld_peer->vdev,
  7153. DP_MOD_ID_CHILD);
  7154. /*
  7155. * get the ref to new dp_vdev,
  7156. * increase dp_vdev ref_cnt
  7157. */
  7158. mld_peer->vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7159. DP_MOD_ID_CHILD);
  7160. mld_peer->txrx_peer->vdev = mld_peer->vdev;
  7161. dp_cfg_event_record_mlo_setup_vdev_update_evt(
  7162. soc, mld_peer, prev_vdev,
  7163. mld_peer->vdev);
  7164. params.osif_vdev = (void *)peer->vdev->osif_vdev;
  7165. params.peer_mac = peer->mac_addr.raw;
  7166. params.chip_id = dp_mlo_get_chip_id(soc);
  7167. params.pdev_id = peer->vdev->pdev->pdev_id;
  7168. dp_wdi_event_handler(
  7169. WDI_EVENT_PEER_PRIMARY_UMAC_UPDATE,
  7170. soc, (void *)&params, peer->peer_id,
  7171. WDI_NO_VAL, params.pdev_id);
  7172. }
  7173. /* associate mld and link peer */
  7174. dp_link_peer_add_mld_peer(peer, mld_peer);
  7175. dp_mld_peer_add_link_peer(mld_peer, peer);
  7176. mld_peer->txrx_peer->mld_peer = 1;
  7177. dp_peer_unref_delete(mld_peer, DP_MOD_ID_CDP);
  7178. } else {
  7179. peer->mld_peer = NULL;
  7180. dp_err("mld peer" QDF_MAC_ADDR_FMT "not found!",
  7181. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac));
  7182. return QDF_STATUS_E_FAILURE;
  7183. }
  7184. return QDF_STATUS_SUCCESS;
  7185. }
  7186. /**
  7187. * dp_mlo_peer_authorize() - authorize MLO peer
  7188. * @soc: soc handle
  7189. * @peer: pointer to link peer
  7190. *
  7191. * Return: void
  7192. */
  7193. static void dp_mlo_peer_authorize(struct dp_soc *soc,
  7194. struct dp_peer *peer)
  7195. {
  7196. int i;
  7197. struct dp_peer *link_peer = NULL;
  7198. struct dp_peer *mld_peer = peer->mld_peer;
  7199. struct dp_mld_link_peers link_peers_info;
  7200. if (!mld_peer)
  7201. return;
  7202. /* get link peers with reference */
  7203. dp_get_link_peers_ref_from_mld_peer(soc, mld_peer,
  7204. &link_peers_info,
  7205. DP_MOD_ID_CDP);
  7206. for (i = 0; i < link_peers_info.num_links; i++) {
  7207. link_peer = link_peers_info.link_peers[i];
  7208. if (!link_peer->authorize) {
  7209. dp_release_link_peers_ref(&link_peers_info,
  7210. DP_MOD_ID_CDP);
  7211. mld_peer->authorize = false;
  7212. return;
  7213. }
  7214. }
  7215. /* if we are here all link peers are authorized,
  7216. * authorize ml_peer also
  7217. */
  7218. mld_peer->authorize = true;
  7219. /* release link peers reference */
  7220. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  7221. }
  7222. #endif
  7223. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  7224. enum cdp_host_reo_dest_ring *reo_dest,
  7225. bool *hash_based)
  7226. {
  7227. struct dp_soc *soc;
  7228. struct dp_pdev *pdev;
  7229. pdev = vdev->pdev;
  7230. soc = pdev->soc;
  7231. /*
  7232. * hash based steering is disabled for Radios which are offloaded
  7233. * to NSS
  7234. */
  7235. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  7236. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  7237. /*
  7238. * Below line of code will ensure the proper reo_dest ring is chosen
  7239. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  7240. */
  7241. *reo_dest = pdev->reo_dest;
  7242. }
  7243. #ifdef IPA_OFFLOAD
  7244. /**
  7245. * dp_is_vdev_subtype_p2p() - Check if the subtype for vdev is P2P
  7246. * @vdev: Virtual device
  7247. *
  7248. * Return: true if the vdev is of subtype P2P
  7249. * false if the vdev is of any other subtype
  7250. */
  7251. static inline bool dp_is_vdev_subtype_p2p(struct dp_vdev *vdev)
  7252. {
  7253. if (vdev->subtype == wlan_op_subtype_p2p_device ||
  7254. vdev->subtype == wlan_op_subtype_p2p_cli ||
  7255. vdev->subtype == wlan_op_subtype_p2p_go)
  7256. return true;
  7257. return false;
  7258. }
  7259. /**
  7260. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7261. * @vdev: Datapath VDEV handle
  7262. * @setup_info:
  7263. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7264. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7265. * @lmac_peer_id_msb:
  7266. *
  7267. * If IPA is enabled in ini, for SAP mode, disable hash based
  7268. * steering, use default reo_dst ring for RX. Use config values for other modes.
  7269. *
  7270. * Return: None
  7271. */
  7272. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7273. struct cdp_peer_setup_info *setup_info,
  7274. enum cdp_host_reo_dest_ring *reo_dest,
  7275. bool *hash_based,
  7276. uint8_t *lmac_peer_id_msb)
  7277. {
  7278. struct dp_soc *soc;
  7279. struct dp_pdev *pdev;
  7280. pdev = vdev->pdev;
  7281. soc = pdev->soc;
  7282. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  7283. /* For P2P-GO interfaces we do not need to change the REO
  7284. * configuration even if IPA config is enabled
  7285. */
  7286. if (dp_is_vdev_subtype_p2p(vdev))
  7287. return;
  7288. /*
  7289. * If IPA is enabled, disable hash-based flow steering and set
  7290. * reo_dest_ring_4 as the REO ring to receive packets on.
  7291. * IPA is configured to reap reo_dest_ring_4.
  7292. *
  7293. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  7294. * value enum value is from 1 - 4.
  7295. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  7296. */
  7297. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  7298. if (vdev->opmode == wlan_op_mode_ap) {
  7299. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7300. *hash_based = 0;
  7301. } else if (vdev->opmode == wlan_op_mode_sta &&
  7302. dp_ipa_is_mdm_platform()) {
  7303. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7304. } else if (vdev->opmode == wlan_op_mode_sta &&
  7305. (!dp_ipa_is_mdm_platform())) {
  7306. dp_debug("opt_dp: default reo ring is set");
  7307. }
  7308. }
  7309. }
  7310. #else
  7311. /**
  7312. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7313. * @vdev: Datapath VDEV handle
  7314. * @setup_info:
  7315. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7316. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7317. * @lmac_peer_id_msb:
  7318. *
  7319. * Use system config values for hash based steering.
  7320. * Return: None
  7321. */
  7322. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7323. struct cdp_peer_setup_info *setup_info,
  7324. enum cdp_host_reo_dest_ring *reo_dest,
  7325. bool *hash_based,
  7326. uint8_t *lmac_peer_id_msb)
  7327. {
  7328. struct dp_soc *soc = vdev->pdev->soc;
  7329. soc->arch_ops.peer_get_reo_hash(vdev, setup_info, reo_dest, hash_based,
  7330. lmac_peer_id_msb);
  7331. }
  7332. #endif /* IPA_OFFLOAD */
  7333. /**
  7334. * dp_peer_setup_wifi3() - initialize the peer
  7335. * @soc_hdl: soc handle object
  7336. * @vdev_id: vdev_id of vdev object
  7337. * @peer_mac: Peer's mac address
  7338. * @setup_info: peer setup info for MLO
  7339. *
  7340. * Return: QDF_STATUS
  7341. */
  7342. static QDF_STATUS
  7343. dp_peer_setup_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7344. uint8_t *peer_mac,
  7345. struct cdp_peer_setup_info *setup_info)
  7346. {
  7347. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7348. struct dp_pdev *pdev;
  7349. bool hash_based = 0;
  7350. enum cdp_host_reo_dest_ring reo_dest;
  7351. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7352. struct dp_vdev *vdev = NULL;
  7353. struct dp_peer *peer =
  7354. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7355. DP_MOD_ID_CDP);
  7356. struct dp_peer *mld_peer = NULL;
  7357. enum wlan_op_mode vdev_opmode;
  7358. uint8_t lmac_peer_id_msb = 0;
  7359. if (!peer)
  7360. return QDF_STATUS_E_FAILURE;
  7361. vdev = peer->vdev;
  7362. if (!vdev) {
  7363. status = QDF_STATUS_E_FAILURE;
  7364. goto fail;
  7365. }
  7366. /* save vdev related member in case vdev freed */
  7367. vdev_opmode = vdev->opmode;
  7368. pdev = vdev->pdev;
  7369. dp_peer_setup_get_reo_hash(vdev, setup_info,
  7370. &reo_dest, &hash_based,
  7371. &lmac_peer_id_msb);
  7372. dp_cfg_event_record_peer_setup_evt(soc, DP_CFG_EVENT_PEER_SETUP,
  7373. peer, vdev, vdev->vdev_id,
  7374. setup_info);
  7375. dp_info("pdev: %d vdev :%d opmode:%u peer %pK (" QDF_MAC_ADDR_FMT ") "
  7376. "hash-based-steering:%d default-reo_dest:%u",
  7377. pdev->pdev_id, vdev->vdev_id,
  7378. vdev->opmode, peer,
  7379. QDF_MAC_ADDR_REF(peer->mac_addr.raw), hash_based, reo_dest);
  7380. /*
  7381. * There are corner cases where the AD1 = AD2 = "VAPs address"
  7382. * i.e both the devices have same MAC address. In these
  7383. * cases we want such pkts to be processed in NULL Q handler
  7384. * which is REO2TCL ring. for this reason we should
  7385. * not setup reo_queues and default route for bss_peer.
  7386. */
  7387. if (!IS_MLO_DP_MLD_PEER(peer))
  7388. dp_monitor_peer_tx_init(pdev, peer);
  7389. if (!setup_info)
  7390. if (dp_peer_legacy_setup(soc, peer) !=
  7391. QDF_STATUS_SUCCESS) {
  7392. status = QDF_STATUS_E_RESOURCES;
  7393. goto fail;
  7394. }
  7395. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap) {
  7396. status = QDF_STATUS_E_FAILURE;
  7397. goto fail;
  7398. }
  7399. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  7400. /* TODO: Check the destination ring number to be passed to FW */
  7401. soc->cdp_soc.ol_ops->peer_set_default_routing(
  7402. soc->ctrl_psoc,
  7403. peer->vdev->pdev->pdev_id,
  7404. peer->mac_addr.raw,
  7405. peer->vdev->vdev_id, hash_based, reo_dest,
  7406. lmac_peer_id_msb);
  7407. }
  7408. qdf_atomic_set(&peer->is_default_route_set, 1);
  7409. status = dp_peer_mlo_setup(soc, peer, vdev->vdev_id, setup_info);
  7410. if (QDF_IS_STATUS_ERROR(status)) {
  7411. dp_peer_err("peer mlo setup failed");
  7412. qdf_assert_always(0);
  7413. }
  7414. if (vdev_opmode != wlan_op_mode_monitor) {
  7415. /* In case of MLD peer, switch peer to mld peer and
  7416. * do peer_rx_init.
  7417. */
  7418. if (hal_reo_shared_qaddr_is_enable(soc->hal_soc) &&
  7419. IS_MLO_DP_LINK_PEER(peer)) {
  7420. if (setup_info && setup_info->is_first_link) {
  7421. mld_peer = DP_GET_MLD_PEER_FROM_PEER(peer);
  7422. if (mld_peer)
  7423. dp_peer_rx_init(pdev, mld_peer);
  7424. else
  7425. dp_peer_err("MLD peer null. Primary link peer:%pK", peer);
  7426. }
  7427. } else {
  7428. dp_peer_rx_init(pdev, peer);
  7429. }
  7430. }
  7431. dp_soc_txrx_peer_setup(vdev_opmode, soc, peer);
  7432. if (!IS_MLO_DP_MLD_PEER(peer))
  7433. dp_peer_ppdu_delayed_ba_init(peer);
  7434. fail:
  7435. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7436. return status;
  7437. }
  7438. /**
  7439. * dp_cp_peer_del_resp_handler() - Handle the peer delete response
  7440. * @soc_hdl: Datapath SOC handle
  7441. * @vdev_id: id of virtual device object
  7442. * @mac_addr: Mac address of the peer
  7443. *
  7444. * Return: QDF_STATUS
  7445. */
  7446. static QDF_STATUS dp_cp_peer_del_resp_handler(struct cdp_soc_t *soc_hdl,
  7447. uint8_t vdev_id,
  7448. uint8_t *mac_addr)
  7449. {
  7450. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7451. struct dp_ast_entry *ast_entry = NULL;
  7452. txrx_ast_free_cb cb = NULL;
  7453. void *cookie;
  7454. if (soc->ast_offload_support)
  7455. return QDF_STATUS_E_INVAL;
  7456. qdf_spin_lock_bh(&soc->ast_lock);
  7457. ast_entry =
  7458. dp_peer_ast_hash_find_by_vdevid(soc, mac_addr,
  7459. vdev_id);
  7460. /* in case of qwrap we have multiple BSS peers
  7461. * with same mac address
  7462. *
  7463. * AST entry for this mac address will be created
  7464. * only for one peer hence it will be NULL here
  7465. */
  7466. if ((!ast_entry || !ast_entry->delete_in_progress) ||
  7467. (ast_entry->peer_id != HTT_INVALID_PEER)) {
  7468. qdf_spin_unlock_bh(&soc->ast_lock);
  7469. return QDF_STATUS_E_FAILURE;
  7470. }
  7471. if (ast_entry->is_mapped)
  7472. soc->ast_table[ast_entry->ast_idx] = NULL;
  7473. DP_STATS_INC(soc, ast.deleted, 1);
  7474. dp_peer_ast_hash_remove(soc, ast_entry);
  7475. cb = ast_entry->callback;
  7476. cookie = ast_entry->cookie;
  7477. ast_entry->callback = NULL;
  7478. ast_entry->cookie = NULL;
  7479. soc->num_ast_entries--;
  7480. qdf_spin_unlock_bh(&soc->ast_lock);
  7481. if (cb) {
  7482. cb(soc->ctrl_psoc,
  7483. dp_soc_to_cdp_soc(soc),
  7484. cookie,
  7485. CDP_TXRX_AST_DELETED);
  7486. }
  7487. qdf_mem_free(ast_entry);
  7488. return QDF_STATUS_SUCCESS;
  7489. }
  7490. /**
  7491. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  7492. * @txrx_soc: cdp soc handle
  7493. * @ac: Access category
  7494. * @value: timeout value in millisec
  7495. *
  7496. * Return: void
  7497. */
  7498. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7499. uint8_t ac, uint32_t value)
  7500. {
  7501. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7502. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  7503. }
  7504. /**
  7505. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  7506. * @txrx_soc: cdp soc handle
  7507. * @ac: access category
  7508. * @value: timeout value in millisec
  7509. *
  7510. * Return: void
  7511. */
  7512. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7513. uint8_t ac, uint32_t *value)
  7514. {
  7515. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7516. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  7517. }
  7518. /**
  7519. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  7520. * @txrx_soc: cdp soc handle
  7521. * @pdev_id: id of physical device object
  7522. * @val: reo destination ring index (1 - 4)
  7523. *
  7524. * Return: QDF_STATUS
  7525. */
  7526. static QDF_STATUS
  7527. dp_set_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id,
  7528. enum cdp_host_reo_dest_ring val)
  7529. {
  7530. struct dp_pdev *pdev =
  7531. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7532. pdev_id);
  7533. if (pdev) {
  7534. pdev->reo_dest = val;
  7535. return QDF_STATUS_SUCCESS;
  7536. }
  7537. return QDF_STATUS_E_FAILURE;
  7538. }
  7539. /**
  7540. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  7541. * @txrx_soc: cdp soc handle
  7542. * @pdev_id: id of physical device object
  7543. *
  7544. * Return: reo destination ring index
  7545. */
  7546. static enum cdp_host_reo_dest_ring
  7547. dp_get_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id)
  7548. {
  7549. struct dp_pdev *pdev =
  7550. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7551. pdev_id);
  7552. if (pdev)
  7553. return pdev->reo_dest;
  7554. else
  7555. return cdp_host_reo_dest_ring_unknown;
  7556. }
  7557. #ifdef WLAN_SUPPORT_MSCS
  7558. /**
  7559. * dp_record_mscs_params() - Record MSCS parameters sent by the STA in
  7560. * the MSCS Request to the AP.
  7561. * @soc_hdl: Datapath soc handle
  7562. * @peer_mac: STA Mac address
  7563. * @vdev_id: ID of the vdev handle
  7564. * @mscs_params: Structure having MSCS parameters obtained
  7565. * from handshake
  7566. * @active: Flag to set MSCS active/inactive
  7567. *
  7568. * The AP makes a note of these parameters while comparing the MSDUs
  7569. * sent by the STA, to send the downlink traffic with correct User
  7570. * priority.
  7571. *
  7572. * Return: QDF_STATUS - Success/Invalid
  7573. */
  7574. static QDF_STATUS
  7575. dp_record_mscs_params(struct cdp_soc_t *soc_hdl, uint8_t *peer_mac,
  7576. uint8_t vdev_id, struct cdp_mscs_params *mscs_params,
  7577. bool active)
  7578. {
  7579. struct dp_peer *peer;
  7580. QDF_STATUS status = QDF_STATUS_E_INVAL;
  7581. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7582. peer = dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7583. DP_MOD_ID_CDP);
  7584. if (!peer) {
  7585. dp_err("Peer is NULL!");
  7586. goto fail;
  7587. }
  7588. if (!active) {
  7589. dp_info("MSCS Procedure is terminated");
  7590. peer->mscs_active = active;
  7591. goto fail;
  7592. }
  7593. if (mscs_params->classifier_type == IEEE80211_TCLAS_MASK_CLA_TYPE_4) {
  7594. /* Populate entries inside IPV4 database first */
  7595. peer->mscs_ipv4_parameter.user_priority_bitmap =
  7596. mscs_params->user_pri_bitmap;
  7597. peer->mscs_ipv4_parameter.user_priority_limit =
  7598. mscs_params->user_pri_limit;
  7599. peer->mscs_ipv4_parameter.classifier_mask =
  7600. mscs_params->classifier_mask;
  7601. /* Populate entries inside IPV6 database */
  7602. peer->mscs_ipv6_parameter.user_priority_bitmap =
  7603. mscs_params->user_pri_bitmap;
  7604. peer->mscs_ipv6_parameter.user_priority_limit =
  7605. mscs_params->user_pri_limit;
  7606. peer->mscs_ipv6_parameter.classifier_mask =
  7607. mscs_params->classifier_mask;
  7608. peer->mscs_active = 1;
  7609. dp_info("\n\tMSCS Procedure request based parameters for "QDF_MAC_ADDR_FMT"\n"
  7610. "\tClassifier_type = %d\tUser priority bitmap = %x\n"
  7611. "\tUser priority limit = %x\tClassifier mask = %x",
  7612. QDF_MAC_ADDR_REF(peer_mac),
  7613. mscs_params->classifier_type,
  7614. peer->mscs_ipv4_parameter.user_priority_bitmap,
  7615. peer->mscs_ipv4_parameter.user_priority_limit,
  7616. peer->mscs_ipv4_parameter.classifier_mask);
  7617. }
  7618. status = QDF_STATUS_SUCCESS;
  7619. fail:
  7620. if (peer)
  7621. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7622. return status;
  7623. }
  7624. #endif
  7625. /**
  7626. * dp_get_sec_type() - Get the security type
  7627. * @soc: soc handle
  7628. * @vdev_id: id of dp handle
  7629. * @peer_mac: mac of datapath PEER handle
  7630. * @sec_idx: Security id (mcast, ucast)
  7631. *
  7632. * return sec_type: Security type
  7633. */
  7634. static int dp_get_sec_type(struct cdp_soc_t *soc, uint8_t vdev_id,
  7635. uint8_t *peer_mac, uint8_t sec_idx)
  7636. {
  7637. int sec_type = 0;
  7638. struct dp_peer *peer =
  7639. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)soc,
  7640. peer_mac, 0, vdev_id,
  7641. DP_MOD_ID_CDP);
  7642. if (!peer) {
  7643. dp_cdp_err("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  7644. return sec_type;
  7645. }
  7646. if (!peer->txrx_peer) {
  7647. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7648. dp_peer_debug("%pK: txrx peer is NULL!\n", soc);
  7649. return sec_type;
  7650. }
  7651. sec_type = peer->txrx_peer->security[sec_idx].sec_type;
  7652. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7653. return sec_type;
  7654. }
  7655. /**
  7656. * dp_peer_authorize() - authorize txrx peer
  7657. * @soc_hdl: soc handle
  7658. * @vdev_id: id of dp handle
  7659. * @peer_mac: mac of datapath PEER handle
  7660. * @authorize:
  7661. *
  7662. * Return: QDF_STATUS
  7663. *
  7664. */
  7665. static QDF_STATUS
  7666. dp_peer_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7667. uint8_t *peer_mac, uint32_t authorize)
  7668. {
  7669. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7670. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7671. struct dp_peer *peer = dp_peer_get_tgt_peer_hash_find(soc, peer_mac,
  7672. 0, vdev_id,
  7673. DP_MOD_ID_CDP);
  7674. if (!peer) {
  7675. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7676. status = QDF_STATUS_E_FAILURE;
  7677. } else {
  7678. peer->authorize = authorize ? 1 : 0;
  7679. if (peer->txrx_peer)
  7680. peer->txrx_peer->authorize = peer->authorize;
  7681. if (!peer->authorize)
  7682. dp_peer_flush_frags(soc_hdl, vdev_id, peer_mac);
  7683. dp_mlo_peer_authorize(soc, peer);
  7684. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7685. }
  7686. return status;
  7687. }
  7688. /**
  7689. * dp_peer_get_authorize() - get peer authorize status
  7690. * @soc_hdl: soc handle
  7691. * @vdev_id: id of dp handle
  7692. * @peer_mac: mac of datapath PEER handle
  7693. *
  7694. * Return: true is peer is authorized, false otherwise
  7695. */
  7696. static bool
  7697. dp_peer_get_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7698. uint8_t *peer_mac)
  7699. {
  7700. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7701. bool authorize = false;
  7702. struct dp_peer *peer = dp_peer_find_hash_find(soc, peer_mac,
  7703. 0, vdev_id,
  7704. DP_MOD_ID_CDP);
  7705. if (!peer) {
  7706. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7707. return authorize;
  7708. }
  7709. authorize = peer->authorize;
  7710. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7711. return authorize;
  7712. }
  7713. void dp_vdev_unref_delete(struct dp_soc *soc, struct dp_vdev *vdev,
  7714. enum dp_mod_id mod_id)
  7715. {
  7716. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  7717. void *vdev_delete_context = NULL;
  7718. uint8_t vdev_id = vdev->vdev_id;
  7719. struct dp_pdev *pdev = vdev->pdev;
  7720. struct dp_vdev *tmp_vdev = NULL;
  7721. uint8_t found = 0;
  7722. QDF_ASSERT(qdf_atomic_dec_return(&vdev->mod_refs[mod_id]) >= 0);
  7723. /* Return if this is not the last reference*/
  7724. if (!qdf_atomic_dec_and_test(&vdev->ref_cnt))
  7725. return;
  7726. /*
  7727. * This should be set as last reference need to released
  7728. * after cdp_vdev_detach() is called
  7729. *
  7730. * if this assert is hit there is a ref count issue
  7731. */
  7732. QDF_ASSERT(vdev->delete.pending);
  7733. vdev_delete_cb = vdev->delete.callback;
  7734. vdev_delete_context = vdev->delete.context;
  7735. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")- its last peer is done",
  7736. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7737. if (wlan_op_mode_monitor == vdev->opmode) {
  7738. dp_monitor_vdev_delete(soc, vdev);
  7739. goto free_vdev;
  7740. }
  7741. /* all peers are gone, go ahead and delete it */
  7742. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  7743. FLOW_TYPE_VDEV, vdev_id);
  7744. dp_tx_vdev_detach(vdev);
  7745. dp_monitor_vdev_detach(vdev);
  7746. free_vdev:
  7747. qdf_spinlock_destroy(&vdev->peer_list_lock);
  7748. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  7749. TAILQ_FOREACH(tmp_vdev, &soc->inactive_vdev_list,
  7750. inactive_list_elem) {
  7751. if (tmp_vdev == vdev) {
  7752. found = 1;
  7753. break;
  7754. }
  7755. }
  7756. if (found)
  7757. TAILQ_REMOVE(&soc->inactive_vdev_list, vdev,
  7758. inactive_list_elem);
  7759. /* delete this peer from the list */
  7760. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  7761. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_UNREF_DEL,
  7762. vdev);
  7763. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")",
  7764. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7765. wlan_minidump_remove(vdev, sizeof(*vdev), soc->ctrl_psoc,
  7766. WLAN_MD_DP_VDEV, "dp_vdev");
  7767. qdf_mem_free(vdev);
  7768. vdev = NULL;
  7769. if (vdev_delete_cb)
  7770. vdev_delete_cb(vdev_delete_context);
  7771. }
  7772. qdf_export_symbol(dp_vdev_unref_delete);
  7773. void dp_peer_unref_delete(struct dp_peer *peer, enum dp_mod_id mod_id)
  7774. {
  7775. struct dp_vdev *vdev = peer->vdev;
  7776. struct dp_pdev *pdev = vdev->pdev;
  7777. struct dp_soc *soc = pdev->soc;
  7778. uint16_t peer_id;
  7779. struct dp_peer *tmp_peer;
  7780. bool found = false;
  7781. if (mod_id > DP_MOD_ID_RX)
  7782. QDF_ASSERT(qdf_atomic_dec_return(&peer->mod_refs[mod_id]) >= 0);
  7783. /*
  7784. * Hold the lock all the way from checking if the peer ref count
  7785. * is zero until the peer references are removed from the hash
  7786. * table and vdev list (if the peer ref count is zero).
  7787. * This protects against a new HL tx operation starting to use the
  7788. * peer object just after this function concludes it's done being used.
  7789. * Furthermore, the lock needs to be held while checking whether the
  7790. * vdev's list of peers is empty, to make sure that list is not modified
  7791. * concurrently with the empty check.
  7792. */
  7793. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  7794. peer_id = peer->peer_id;
  7795. /*
  7796. * Make sure that the reference to the peer in
  7797. * peer object map is removed
  7798. */
  7799. QDF_ASSERT(peer_id == HTT_INVALID_PEER);
  7800. dp_peer_info("Deleting peer %pK ("QDF_MAC_ADDR_FMT")", peer,
  7801. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  7802. dp_peer_sawf_ctx_free(soc, peer);
  7803. wlan_minidump_remove(peer, sizeof(*peer), soc->ctrl_psoc,
  7804. WLAN_MD_DP_PEER, "dp_peer");
  7805. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  7806. TAILQ_FOREACH(tmp_peer, &soc->inactive_peer_list,
  7807. inactive_list_elem) {
  7808. if (tmp_peer == peer) {
  7809. found = 1;
  7810. break;
  7811. }
  7812. }
  7813. if (found)
  7814. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  7815. inactive_list_elem);
  7816. /* delete this peer from the list */
  7817. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  7818. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  7819. dp_peer_update_state(soc, peer, DP_PEER_STATE_FREED);
  7820. /* cleanup the peer data */
  7821. dp_peer_cleanup(vdev, peer);
  7822. if (!IS_MLO_DP_MLD_PEER(peer))
  7823. dp_monitor_peer_detach(soc, peer);
  7824. qdf_spinlock_destroy(&peer->peer_state_lock);
  7825. dp_txrx_peer_detach(soc, peer);
  7826. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_UNREF_DEL,
  7827. peer, vdev, 0);
  7828. qdf_mem_free(peer);
  7829. /*
  7830. * Decrement ref count taken at peer create
  7831. */
  7832. dp_peer_info("Deleted peer. Unref vdev %pK, vdev_ref_cnt %d",
  7833. vdev, qdf_atomic_read(&vdev->ref_cnt));
  7834. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CHILD);
  7835. }
  7836. }
  7837. qdf_export_symbol(dp_peer_unref_delete);
  7838. void dp_txrx_peer_unref_delete(dp_txrx_ref_handle handle,
  7839. enum dp_mod_id mod_id)
  7840. {
  7841. dp_peer_unref_delete((struct dp_peer *)handle, mod_id);
  7842. }
  7843. qdf_export_symbol(dp_txrx_peer_unref_delete);
  7844. /**
  7845. * dp_peer_delete_wifi3() - Delete txrx peer
  7846. * @soc_hdl: soc handle
  7847. * @vdev_id: id of dp handle
  7848. * @peer_mac: mac of datapath PEER handle
  7849. * @bitmap: bitmap indicating special handling of request.
  7850. * @peer_type: peer type (link or MLD)
  7851. *
  7852. */
  7853. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  7854. uint8_t vdev_id,
  7855. uint8_t *peer_mac, uint32_t bitmap,
  7856. enum cdp_peer_type peer_type)
  7857. {
  7858. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7859. struct dp_peer *peer;
  7860. struct cdp_peer_info peer_info = { 0 };
  7861. struct dp_vdev *vdev = NULL;
  7862. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac,
  7863. false, peer_type);
  7864. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  7865. /* Peer can be null for monitor vap mac address */
  7866. if (!peer) {
  7867. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7868. "%s: Invalid peer\n", __func__);
  7869. return QDF_STATUS_E_FAILURE;
  7870. }
  7871. if (!peer->valid) {
  7872. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7873. dp_err("Invalid peer: "QDF_MAC_ADDR_FMT,
  7874. QDF_MAC_ADDR_REF(peer_mac));
  7875. return QDF_STATUS_E_ALREADY;
  7876. }
  7877. vdev = peer->vdev;
  7878. if (!vdev) {
  7879. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7880. return QDF_STATUS_E_FAILURE;
  7881. }
  7882. peer->valid = 0;
  7883. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_DELETE, peer,
  7884. vdev, 0);
  7885. dp_init_info("%pK: peer %pK (" QDF_MAC_ADDR_FMT ") pending-refs %d",
  7886. soc, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7887. qdf_atomic_read(&peer->ref_cnt));
  7888. dp_peer_rx_reo_shared_qaddr_delete(soc, peer);
  7889. dp_local_peer_id_free(peer->vdev->pdev, peer);
  7890. /* Drop all rx packets before deleting peer */
  7891. dp_clear_peer_internal(soc, peer);
  7892. qdf_spinlock_destroy(&peer->peer_info_lock);
  7893. dp_peer_multipass_list_remove(peer);
  7894. /* remove the reference to the peer from the hash table */
  7895. dp_peer_find_hash_remove(soc, peer);
  7896. dp_peer_vdev_list_remove(soc, vdev, peer);
  7897. dp_peer_mlo_delete(peer);
  7898. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  7899. TAILQ_INSERT_TAIL(&soc->inactive_peer_list, peer,
  7900. inactive_list_elem);
  7901. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  7902. /*
  7903. * Remove the reference added during peer_attach.
  7904. * The peer will still be left allocated until the
  7905. * PEER_UNMAP message arrives to remove the other
  7906. * reference, added by the PEER_MAP message.
  7907. */
  7908. dp_peer_unref_delete(peer, DP_MOD_ID_CONFIG);
  7909. /*
  7910. * Remove the reference taken above
  7911. */
  7912. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7913. return QDF_STATUS_SUCCESS;
  7914. }
  7915. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  7916. static QDF_STATUS dp_update_roaming_peer_wifi3(struct cdp_soc_t *soc_hdl,
  7917. uint8_t vdev_id,
  7918. uint8_t *peer_mac,
  7919. uint32_t auth_status)
  7920. {
  7921. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7922. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7923. DP_MOD_ID_CDP);
  7924. if (!vdev)
  7925. return QDF_STATUS_E_FAILURE;
  7926. vdev->roaming_peer_status = auth_status;
  7927. qdf_mem_copy(vdev->roaming_peer_mac.raw, peer_mac,
  7928. QDF_MAC_ADDR_SIZE);
  7929. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7930. return QDF_STATUS_SUCCESS;
  7931. }
  7932. #endif
  7933. /**
  7934. * dp_get_vdev_mac_addr_wifi3() - Detach txrx peer
  7935. * @soc_hdl: Datapath soc handle
  7936. * @vdev_id: virtual interface id
  7937. *
  7938. * Return: MAC address on success, NULL on failure.
  7939. *
  7940. */
  7941. static uint8_t *dp_get_vdev_mac_addr_wifi3(struct cdp_soc_t *soc_hdl,
  7942. uint8_t vdev_id)
  7943. {
  7944. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7945. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7946. DP_MOD_ID_CDP);
  7947. uint8_t *mac = NULL;
  7948. if (!vdev)
  7949. return NULL;
  7950. mac = vdev->mac_addr.raw;
  7951. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7952. return mac;
  7953. }
  7954. /**
  7955. * dp_vdev_set_wds() - Enable per packet stats
  7956. * @soc_hdl: DP soc handle
  7957. * @vdev_id: id of DP VDEV handle
  7958. * @val: value
  7959. *
  7960. * Return: none
  7961. */
  7962. static int dp_vdev_set_wds(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7963. uint32_t val)
  7964. {
  7965. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7966. struct dp_vdev *vdev =
  7967. dp_vdev_get_ref_by_id((struct dp_soc *)soc, vdev_id,
  7968. DP_MOD_ID_CDP);
  7969. if (!vdev)
  7970. return QDF_STATUS_E_FAILURE;
  7971. vdev->wds_enabled = val;
  7972. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7973. return QDF_STATUS_SUCCESS;
  7974. }
  7975. static int dp_get_opmode(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  7976. {
  7977. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7978. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7979. DP_MOD_ID_CDP);
  7980. int opmode;
  7981. if (!vdev) {
  7982. dp_err_rl("vdev for id %d is NULL", vdev_id);
  7983. return -EINVAL;
  7984. }
  7985. opmode = vdev->opmode;
  7986. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7987. return opmode;
  7988. }
  7989. /**
  7990. * dp_get_os_rx_handles_from_vdev_wifi3() - Get os rx handles for a vdev
  7991. * @soc_hdl: ol_txrx_soc_handle handle
  7992. * @vdev_id: vdev id for which os rx handles are needed
  7993. * @stack_fn_p: pointer to stack function pointer
  7994. * @osif_vdev_p: pointer to ol_osif_vdev_handle
  7995. *
  7996. * Return: void
  7997. */
  7998. static
  7999. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_soc_t *soc_hdl,
  8000. uint8_t vdev_id,
  8001. ol_txrx_rx_fp *stack_fn_p,
  8002. ol_osif_vdev_handle *osif_vdev_p)
  8003. {
  8004. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8005. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  8006. DP_MOD_ID_CDP);
  8007. if (qdf_unlikely(!vdev)) {
  8008. *stack_fn_p = NULL;
  8009. *osif_vdev_p = NULL;
  8010. return;
  8011. }
  8012. *stack_fn_p = vdev->osif_rx_stack;
  8013. *osif_vdev_p = vdev->osif_vdev;
  8014. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8015. }
  8016. /**
  8017. * dp_get_ctrl_pdev_from_vdev_wifi3() - Get control pdev of vdev
  8018. * @soc_hdl: datapath soc handle
  8019. * @vdev_id: virtual device/interface id
  8020. *
  8021. * Return: Handle to control pdev
  8022. */
  8023. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(
  8024. struct cdp_soc_t *soc_hdl,
  8025. uint8_t vdev_id)
  8026. {
  8027. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8028. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  8029. DP_MOD_ID_CDP);
  8030. struct dp_pdev *pdev;
  8031. if (!vdev)
  8032. return NULL;
  8033. pdev = vdev->pdev;
  8034. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8035. return pdev ? (struct cdp_cfg *)pdev->wlan_cfg_ctx : NULL;
  8036. }
  8037. /**
  8038. * dp_get_tx_pending() - read pending tx
  8039. * @pdev_handle: Datapath PDEV handle
  8040. *
  8041. * Return: outstanding tx
  8042. */
  8043. static int32_t dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  8044. {
  8045. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8046. return qdf_atomic_read(&pdev->num_tx_outstanding);
  8047. }
  8048. /**
  8049. * dp_get_peer_mac_from_peer_id() - get peer mac
  8050. * @soc: CDP SoC handle
  8051. * @peer_id: Peer ID
  8052. * @peer_mac: MAC addr of PEER
  8053. *
  8054. * Return: QDF_STATUS
  8055. */
  8056. static QDF_STATUS dp_get_peer_mac_from_peer_id(struct cdp_soc_t *soc,
  8057. uint32_t peer_id,
  8058. uint8_t *peer_mac)
  8059. {
  8060. struct dp_peer *peer;
  8061. if (soc && peer_mac) {
  8062. peer = dp_peer_get_ref_by_id((struct dp_soc *)soc,
  8063. (uint16_t)peer_id,
  8064. DP_MOD_ID_CDP);
  8065. if (peer) {
  8066. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  8067. QDF_MAC_ADDR_SIZE);
  8068. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8069. return QDF_STATUS_SUCCESS;
  8070. }
  8071. }
  8072. return QDF_STATUS_E_FAILURE;
  8073. }
  8074. #ifdef MESH_MODE_SUPPORT
  8075. static
  8076. void dp_vdev_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  8077. {
  8078. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8079. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8080. vdev->mesh_vdev = val;
  8081. if (val)
  8082. vdev->skip_sw_tid_classification |=
  8083. DP_TX_MESH_ENABLED;
  8084. else
  8085. vdev->skip_sw_tid_classification &=
  8086. ~DP_TX_MESH_ENABLED;
  8087. }
  8088. /**
  8089. * dp_vdev_set_mesh_rx_filter() - to set the mesh rx filter
  8090. * @vdev_hdl: virtual device object
  8091. * @val: value to be set
  8092. *
  8093. * Return: void
  8094. */
  8095. static
  8096. void dp_vdev_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  8097. {
  8098. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8099. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8100. vdev->mesh_rx_filter = val;
  8101. }
  8102. #endif
  8103. /**
  8104. * dp_vdev_set_hlos_tid_override() - to set hlos tid override
  8105. * @vdev: virtual device object
  8106. * @val: value to be set
  8107. *
  8108. * Return: void
  8109. */
  8110. static
  8111. void dp_vdev_set_hlos_tid_override(struct dp_vdev *vdev, uint32_t val)
  8112. {
  8113. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8114. if (val)
  8115. vdev->skip_sw_tid_classification |=
  8116. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8117. else
  8118. vdev->skip_sw_tid_classification &=
  8119. ~DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8120. }
  8121. /**
  8122. * dp_vdev_get_hlos_tid_override() - to get hlos tid override flag
  8123. * @vdev_hdl: virtual device object
  8124. *
  8125. * Return: 1 if this flag is set
  8126. */
  8127. static
  8128. uint8_t dp_vdev_get_hlos_tid_override(struct cdp_vdev *vdev_hdl)
  8129. {
  8130. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8131. return !!(vdev->skip_sw_tid_classification &
  8132. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED);
  8133. }
  8134. #ifdef VDEV_PEER_PROTOCOL_COUNT
  8135. static void dp_enable_vdev_peer_protocol_count(struct cdp_soc_t *soc_hdl,
  8136. int8_t vdev_id,
  8137. bool enable)
  8138. {
  8139. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8140. struct dp_vdev *vdev;
  8141. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8142. if (!vdev)
  8143. return;
  8144. dp_info("enable %d vdev_id %d", enable, vdev_id);
  8145. vdev->peer_protocol_count_track = enable;
  8146. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8147. }
  8148. static void dp_enable_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8149. int8_t vdev_id,
  8150. int drop_mask)
  8151. {
  8152. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8153. struct dp_vdev *vdev;
  8154. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8155. if (!vdev)
  8156. return;
  8157. dp_info("drop_mask %d vdev_id %d", drop_mask, vdev_id);
  8158. vdev->peer_protocol_count_dropmask = drop_mask;
  8159. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8160. }
  8161. static int dp_is_vdev_peer_protocol_count_enabled(struct cdp_soc_t *soc_hdl,
  8162. int8_t vdev_id)
  8163. {
  8164. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8165. struct dp_vdev *vdev;
  8166. int peer_protocol_count_track;
  8167. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8168. if (!vdev)
  8169. return 0;
  8170. dp_info("enable %d vdev_id %d", vdev->peer_protocol_count_track,
  8171. vdev_id);
  8172. peer_protocol_count_track =
  8173. vdev->peer_protocol_count_track;
  8174. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8175. return peer_protocol_count_track;
  8176. }
  8177. static int dp_get_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8178. int8_t vdev_id)
  8179. {
  8180. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8181. struct dp_vdev *vdev;
  8182. int peer_protocol_count_dropmask;
  8183. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8184. if (!vdev)
  8185. return 0;
  8186. dp_info("drop_mask %d vdev_id %d", vdev->peer_protocol_count_dropmask,
  8187. vdev_id);
  8188. peer_protocol_count_dropmask =
  8189. vdev->peer_protocol_count_dropmask;
  8190. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8191. return peer_protocol_count_dropmask;
  8192. }
  8193. #endif
  8194. bool dp_check_pdev_exists(struct dp_soc *soc, struct dp_pdev *data)
  8195. {
  8196. uint8_t pdev_count;
  8197. for (pdev_count = 0; pdev_count < MAX_PDEV_CNT; pdev_count++) {
  8198. if (soc->pdev_list[pdev_count] &&
  8199. soc->pdev_list[pdev_count] == data)
  8200. return true;
  8201. }
  8202. return false;
  8203. }
  8204. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  8205. union hal_reo_status *reo_status)
  8206. {
  8207. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  8208. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  8209. if (!dp_check_pdev_exists(soc, pdev)) {
  8210. dp_err_rl("pdev doesn't exist");
  8211. return;
  8212. }
  8213. if (!qdf_atomic_read(&soc->cmn_init_done))
  8214. return;
  8215. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  8216. DP_PRINT_STATS("REO stats failure %d",
  8217. queue_status->header.status);
  8218. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8219. return;
  8220. }
  8221. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  8222. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8223. }
  8224. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  8225. struct cdp_vdev_stats *vdev_stats)
  8226. {
  8227. if (!vdev || !vdev->pdev)
  8228. return;
  8229. dp_update_vdev_ingress_stats(vdev);
  8230. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  8231. dp_vdev_iterate_peer(vdev, dp_update_vdev_stats, vdev_stats,
  8232. DP_MOD_ID_GENERIC_STATS);
  8233. dp_update_vdev_rate_stats(vdev_stats, &vdev->stats);
  8234. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8235. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8236. vdev_stats, vdev->vdev_id,
  8237. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8238. #endif
  8239. }
  8240. void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  8241. {
  8242. struct dp_vdev *vdev = NULL;
  8243. struct dp_soc *soc;
  8244. struct cdp_vdev_stats *vdev_stats =
  8245. qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8246. if (!vdev_stats) {
  8247. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8248. pdev->soc);
  8249. return;
  8250. }
  8251. soc = pdev->soc;
  8252. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  8253. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  8254. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  8255. qdf_mem_zero(&pdev->stats.rx_i, sizeof(pdev->stats.rx_i));
  8256. if (dp_monitor_is_enable_mcopy_mode(pdev))
  8257. dp_monitor_invalid_peer_update_pdev_stats(soc, pdev);
  8258. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  8259. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  8260. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8261. dp_update_pdev_stats(pdev, vdev_stats);
  8262. dp_update_pdev_ingress_stats(pdev, vdev);
  8263. }
  8264. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  8265. qdf_mem_free(vdev_stats);
  8266. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8267. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  8268. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  8269. #endif
  8270. }
  8271. /**
  8272. * dp_vdev_getstats() - get vdev packet level stats
  8273. * @vdev_handle: Datapath VDEV handle
  8274. * @stats: cdp network device stats structure
  8275. *
  8276. * Return: QDF_STATUS
  8277. */
  8278. static QDF_STATUS dp_vdev_getstats(struct cdp_vdev *vdev_handle,
  8279. struct cdp_dev_stats *stats)
  8280. {
  8281. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8282. struct dp_pdev *pdev;
  8283. struct dp_soc *soc;
  8284. struct cdp_vdev_stats *vdev_stats;
  8285. if (!vdev)
  8286. return QDF_STATUS_E_FAILURE;
  8287. pdev = vdev->pdev;
  8288. if (!pdev)
  8289. return QDF_STATUS_E_FAILURE;
  8290. soc = pdev->soc;
  8291. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8292. if (!vdev_stats) {
  8293. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8294. soc);
  8295. return QDF_STATUS_E_FAILURE;
  8296. }
  8297. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8298. stats->tx_packets = vdev_stats->tx.comp_pkt.num;
  8299. stats->tx_bytes = vdev_stats->tx.comp_pkt.bytes;
  8300. stats->tx_errors = vdev_stats->tx.tx_failed;
  8301. stats->tx_dropped = vdev_stats->tx_i.dropped.dropped_pkt.num +
  8302. vdev_stats->tx_i.sg.dropped_host.num +
  8303. vdev_stats->tx_i.mcast_en.dropped_map_error +
  8304. vdev_stats->tx_i.mcast_en.dropped_self_mac +
  8305. vdev_stats->tx_i.mcast_en.dropped_send_fail +
  8306. vdev_stats->tx.nawds_mcast_drop;
  8307. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  8308. stats->rx_packets = vdev_stats->rx.to_stack.num;
  8309. stats->rx_bytes = vdev_stats->rx.to_stack.bytes;
  8310. } else {
  8311. stats->rx_packets = vdev_stats->rx_i.reo_rcvd_pkt.num +
  8312. vdev_stats->rx_i.null_q_desc_pkt.num +
  8313. vdev_stats->rx_i.routed_eapol_pkt.num;
  8314. stats->rx_bytes = vdev_stats->rx_i.reo_rcvd_pkt.bytes +
  8315. vdev_stats->rx_i.null_q_desc_pkt.bytes +
  8316. vdev_stats->rx_i.routed_eapol_pkt.bytes;
  8317. }
  8318. stats->rx_errors = vdev_stats->rx.err.mic_err +
  8319. vdev_stats->rx.err.decrypt_err +
  8320. vdev_stats->rx.err.fcserr +
  8321. vdev_stats->rx.err.pn_err +
  8322. vdev_stats->rx.err.oor_err +
  8323. vdev_stats->rx.err.jump_2k_err +
  8324. vdev_stats->rx.err.rxdma_wifi_parse_err;
  8325. stats->rx_dropped = vdev_stats->rx.mec_drop.num +
  8326. vdev_stats->rx.multipass_rx_pkt_drop +
  8327. vdev_stats->rx.peer_unauth_rx_pkt_drop +
  8328. vdev_stats->rx.policy_check_drop +
  8329. vdev_stats->rx.nawds_mcast_drop +
  8330. vdev_stats->rx.mcast_3addr_drop;
  8331. qdf_mem_free(vdev_stats);
  8332. return QDF_STATUS_SUCCESS;
  8333. }
  8334. /**
  8335. * dp_pdev_getstats() - get pdev packet level stats
  8336. * @pdev_handle: Datapath PDEV handle
  8337. * @stats: cdp network device stats structure
  8338. *
  8339. * Return: QDF_STATUS
  8340. */
  8341. static void dp_pdev_getstats(struct cdp_pdev *pdev_handle,
  8342. struct cdp_dev_stats *stats)
  8343. {
  8344. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8345. dp_aggregate_pdev_stats(pdev);
  8346. stats->tx_packets = pdev->stats.tx.comp_pkt.num;
  8347. stats->tx_bytes = pdev->stats.tx.comp_pkt.bytes;
  8348. stats->tx_errors = pdev->stats.tx.tx_failed;
  8349. stats->tx_dropped = pdev->stats.tx_i.dropped.dropped_pkt.num +
  8350. pdev->stats.tx_i.sg.dropped_host.num +
  8351. pdev->stats.tx_i.mcast_en.dropped_map_error +
  8352. pdev->stats.tx_i.mcast_en.dropped_self_mac +
  8353. pdev->stats.tx_i.mcast_en.dropped_send_fail +
  8354. pdev->stats.tx.nawds_mcast_drop +
  8355. pdev->stats.tso_stats.dropped_host.num;
  8356. if (!wlan_cfg_get_vdev_stats_hw_offload_config(pdev->soc->wlan_cfg_ctx)) {
  8357. stats->rx_packets = pdev->stats.rx.to_stack.num;
  8358. stats->rx_bytes = pdev->stats.rx.to_stack.bytes;
  8359. } else {
  8360. stats->rx_packets = pdev->stats.rx_i.reo_rcvd_pkt.num +
  8361. pdev->stats.rx_i.null_q_desc_pkt.num +
  8362. pdev->stats.rx_i.routed_eapol_pkt.num;
  8363. stats->rx_bytes = pdev->stats.rx_i.reo_rcvd_pkt.bytes +
  8364. pdev->stats.rx_i.null_q_desc_pkt.bytes +
  8365. pdev->stats.rx_i.routed_eapol_pkt.bytes;
  8366. }
  8367. stats->rx_errors = pdev->stats.err.ip_csum_err +
  8368. pdev->stats.err.tcp_udp_csum_err +
  8369. pdev->stats.rx.err.mic_err +
  8370. pdev->stats.rx.err.decrypt_err +
  8371. pdev->stats.rx.err.fcserr +
  8372. pdev->stats.rx.err.pn_err +
  8373. pdev->stats.rx.err.oor_err +
  8374. pdev->stats.rx.err.jump_2k_err +
  8375. pdev->stats.rx.err.rxdma_wifi_parse_err;
  8376. stats->rx_dropped = pdev->stats.dropped.msdu_not_done +
  8377. pdev->stats.dropped.mec +
  8378. pdev->stats.dropped.mesh_filter +
  8379. pdev->stats.dropped.wifi_parse +
  8380. pdev->stats.dropped.mon_rx_drop +
  8381. pdev->stats.dropped.mon_radiotap_update_err +
  8382. pdev->stats.rx.mec_drop.num +
  8383. pdev->stats.rx.multipass_rx_pkt_drop +
  8384. pdev->stats.rx.peer_unauth_rx_pkt_drop +
  8385. pdev->stats.rx.policy_check_drop +
  8386. pdev->stats.rx.nawds_mcast_drop +
  8387. pdev->stats.rx.mcast_3addr_drop;
  8388. }
  8389. /**
  8390. * dp_get_device_stats() - get interface level packet stats
  8391. * @soc_hdl: soc handle
  8392. * @id: vdev_id or pdev_id based on type
  8393. * @stats: cdp network device stats structure
  8394. * @type: device type pdev/vdev
  8395. *
  8396. * Return: QDF_STATUS
  8397. */
  8398. static QDF_STATUS dp_get_device_stats(struct cdp_soc_t *soc_hdl, uint8_t id,
  8399. struct cdp_dev_stats *stats,
  8400. uint8_t type)
  8401. {
  8402. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8403. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  8404. struct dp_vdev *vdev;
  8405. switch (type) {
  8406. case UPDATE_VDEV_STATS:
  8407. vdev = dp_vdev_get_ref_by_id(soc, id, DP_MOD_ID_CDP);
  8408. if (vdev) {
  8409. status = dp_vdev_getstats((struct cdp_vdev *)vdev,
  8410. stats);
  8411. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8412. }
  8413. return status;
  8414. case UPDATE_PDEV_STATS:
  8415. {
  8416. struct dp_pdev *pdev =
  8417. dp_get_pdev_from_soc_pdev_id_wifi3(
  8418. (struct dp_soc *)soc,
  8419. id);
  8420. if (pdev) {
  8421. dp_pdev_getstats((struct cdp_pdev *)pdev,
  8422. stats);
  8423. return QDF_STATUS_SUCCESS;
  8424. }
  8425. }
  8426. break;
  8427. default:
  8428. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8429. "apstats cannot be updated for this input "
  8430. "type %d", type);
  8431. break;
  8432. }
  8433. return QDF_STATUS_E_FAILURE;
  8434. }
  8435. const
  8436. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  8437. {
  8438. switch (ring_type) {
  8439. case REO_DST:
  8440. return "Reo_dst";
  8441. case REO_EXCEPTION:
  8442. return "Reo_exception";
  8443. case REO_CMD:
  8444. return "Reo_cmd";
  8445. case REO_REINJECT:
  8446. return "Reo_reinject";
  8447. case REO_STATUS:
  8448. return "Reo_status";
  8449. case WBM2SW_RELEASE:
  8450. return "wbm2sw_release";
  8451. case TCL_DATA:
  8452. return "tcl_data";
  8453. case TCL_CMD_CREDIT:
  8454. return "tcl_cmd_credit";
  8455. case TCL_STATUS:
  8456. return "tcl_status";
  8457. case SW2WBM_RELEASE:
  8458. return "sw2wbm_release";
  8459. case RXDMA_BUF:
  8460. return "Rxdma_buf";
  8461. case RXDMA_DST:
  8462. return "Rxdma_dst";
  8463. case RXDMA_MONITOR_BUF:
  8464. return "Rxdma_monitor_buf";
  8465. case RXDMA_MONITOR_DESC:
  8466. return "Rxdma_monitor_desc";
  8467. case RXDMA_MONITOR_STATUS:
  8468. return "Rxdma_monitor_status";
  8469. case RXDMA_MONITOR_DST:
  8470. return "Rxdma_monitor_destination";
  8471. case WBM_IDLE_LINK:
  8472. return "WBM_hw_idle_link";
  8473. case PPE2TCL:
  8474. return "PPE2TCL";
  8475. case REO2PPE:
  8476. return "REO2PPE";
  8477. case TX_MONITOR_DST:
  8478. return "tx_monitor_destination";
  8479. case TX_MONITOR_BUF:
  8480. return "tx_monitor_buf";
  8481. default:
  8482. dp_err("Invalid ring type");
  8483. break;
  8484. }
  8485. return "Invalid";
  8486. }
  8487. void dp_print_napi_stats(struct dp_soc *soc)
  8488. {
  8489. hif_print_napi_stats(soc->hif_handle);
  8490. }
  8491. /**
  8492. * dp_txrx_host_peer_stats_clr() - Reinitialize the txrx peer stats
  8493. * @soc: Datapath soc
  8494. * @peer: Datatpath peer
  8495. * @arg: argument to iter function
  8496. *
  8497. * Return: QDF_STATUS
  8498. */
  8499. static inline void
  8500. dp_txrx_host_peer_stats_clr(struct dp_soc *soc,
  8501. struct dp_peer *peer,
  8502. void *arg)
  8503. {
  8504. struct dp_txrx_peer *txrx_peer = NULL;
  8505. struct dp_peer *tgt_peer = NULL;
  8506. struct cdp_interface_peer_stats peer_stats_intf;
  8507. qdf_mem_zero(&peer_stats_intf, sizeof(struct cdp_interface_peer_stats));
  8508. DP_STATS_CLR(peer);
  8509. /* Clear monitor peer stats */
  8510. dp_monitor_peer_reset_stats(soc, peer);
  8511. /* Clear MLD peer stats only when link peer is primary */
  8512. if (dp_peer_is_primary_link_peer(peer)) {
  8513. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8514. if (tgt_peer) {
  8515. DP_STATS_CLR(tgt_peer);
  8516. txrx_peer = tgt_peer->txrx_peer;
  8517. dp_txrx_peer_stats_clr(txrx_peer);
  8518. }
  8519. }
  8520. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8521. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, peer->vdev->pdev->soc,
  8522. &peer_stats_intf, peer->peer_id,
  8523. UPDATE_PEER_STATS, peer->vdev->pdev->pdev_id);
  8524. #endif
  8525. }
  8526. #ifdef WLAN_DP_SRNG_USAGE_WM_TRACKING
  8527. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8528. {
  8529. int ring;
  8530. for (ring = 0; ring < soc->num_reo_dest_rings; ring++)
  8531. hal_srng_clear_ring_usage_wm_locked(soc->hal_soc,
  8532. soc->reo_dest_ring[ring].hal_srng);
  8533. }
  8534. #else
  8535. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8536. {
  8537. }
  8538. #endif
  8539. /**
  8540. * dp_txrx_host_stats_clr() - Reinitialize the txrx stats
  8541. * @vdev: DP_VDEV handle
  8542. * @soc: DP_SOC handle
  8543. *
  8544. * Return: QDF_STATUS
  8545. */
  8546. static inline QDF_STATUS
  8547. dp_txrx_host_stats_clr(struct dp_vdev *vdev, struct dp_soc *soc)
  8548. {
  8549. if (!vdev || !vdev->pdev)
  8550. return QDF_STATUS_E_FAILURE;
  8551. /*
  8552. * if NSS offload is enabled, then send message
  8553. * to NSS FW to clear the stats. Once NSS FW clears the statistics
  8554. * then clear host statistics.
  8555. */
  8556. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  8557. if (soc->cdp_soc.ol_ops->nss_stats_clr)
  8558. soc->cdp_soc.ol_ops->nss_stats_clr(soc->ctrl_psoc,
  8559. vdev->vdev_id);
  8560. }
  8561. dp_vdev_stats_hw_offload_target_clear(soc, vdev->pdev->pdev_id,
  8562. (1 << vdev->vdev_id));
  8563. DP_STATS_CLR(vdev->pdev);
  8564. DP_STATS_CLR(vdev->pdev->soc);
  8565. DP_STATS_CLR(vdev);
  8566. hif_clear_napi_stats(vdev->pdev->soc->hif_handle);
  8567. dp_vdev_iterate_peer(vdev, dp_txrx_host_peer_stats_clr, NULL,
  8568. DP_MOD_ID_GENERIC_STATS);
  8569. dp_srng_clear_ring_usage_wm_stats(soc);
  8570. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8571. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8572. &vdev->stats, vdev->vdev_id,
  8573. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8574. #endif
  8575. return QDF_STATUS_SUCCESS;
  8576. }
  8577. /**
  8578. * dp_get_peer_calibr_stats()- Get peer calibrated stats
  8579. * @peer: Datapath peer
  8580. * @peer_stats: buffer for peer stats
  8581. *
  8582. * Return: none
  8583. */
  8584. static inline
  8585. void dp_get_peer_calibr_stats(struct dp_peer *peer,
  8586. struct cdp_peer_stats *peer_stats)
  8587. {
  8588. struct dp_peer *tgt_peer;
  8589. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8590. if (!tgt_peer)
  8591. return;
  8592. peer_stats->tx.last_per = tgt_peer->stats.tx.last_per;
  8593. peer_stats->tx.tx_bytes_success_last =
  8594. tgt_peer->stats.tx.tx_bytes_success_last;
  8595. peer_stats->tx.tx_data_success_last =
  8596. tgt_peer->stats.tx.tx_data_success_last;
  8597. peer_stats->tx.tx_byte_rate = tgt_peer->stats.tx.tx_byte_rate;
  8598. peer_stats->tx.tx_data_rate = tgt_peer->stats.tx.tx_data_rate;
  8599. peer_stats->tx.tx_data_ucast_last =
  8600. tgt_peer->stats.tx.tx_data_ucast_last;
  8601. peer_stats->tx.tx_data_ucast_rate =
  8602. tgt_peer->stats.tx.tx_data_ucast_rate;
  8603. peer_stats->tx.inactive_time = tgt_peer->stats.tx.inactive_time;
  8604. peer_stats->rx.rx_bytes_success_last =
  8605. tgt_peer->stats.rx.rx_bytes_success_last;
  8606. peer_stats->rx.rx_data_success_last =
  8607. tgt_peer->stats.rx.rx_data_success_last;
  8608. peer_stats->rx.rx_byte_rate = tgt_peer->stats.rx.rx_byte_rate;
  8609. peer_stats->rx.rx_data_rate = tgt_peer->stats.rx.rx_data_rate;
  8610. }
  8611. /**
  8612. * dp_get_peer_basic_stats()- Get peer basic stats
  8613. * @peer: Datapath peer
  8614. * @peer_stats: buffer for peer stats
  8615. *
  8616. * Return: none
  8617. */
  8618. static inline
  8619. void dp_get_peer_basic_stats(struct dp_peer *peer,
  8620. struct cdp_peer_stats *peer_stats)
  8621. {
  8622. struct dp_txrx_peer *txrx_peer;
  8623. txrx_peer = dp_get_txrx_peer(peer);
  8624. if (!txrx_peer)
  8625. return;
  8626. peer_stats->tx.comp_pkt.num += txrx_peer->comp_pkt.num;
  8627. peer_stats->tx.comp_pkt.bytes += txrx_peer->comp_pkt.bytes;
  8628. peer_stats->tx.tx_failed += txrx_peer->tx_failed;
  8629. peer_stats->rx.to_stack.num += txrx_peer->to_stack.num;
  8630. peer_stats->rx.to_stack.bytes += txrx_peer->to_stack.bytes;
  8631. }
  8632. /**
  8633. * dp_get_peer_per_pkt_stats()- Get peer per pkt stats
  8634. * @peer: Datapath peer
  8635. * @peer_stats: buffer for peer stats
  8636. *
  8637. * Return: none
  8638. */
  8639. static inline
  8640. void dp_get_peer_per_pkt_stats(struct dp_peer *peer,
  8641. struct cdp_peer_stats *peer_stats)
  8642. {
  8643. struct dp_txrx_peer *txrx_peer;
  8644. struct dp_peer_per_pkt_stats *per_pkt_stats;
  8645. txrx_peer = dp_get_txrx_peer(peer);
  8646. if (!txrx_peer)
  8647. return;
  8648. per_pkt_stats = &txrx_peer->stats.per_pkt_stats;
  8649. DP_UPDATE_PER_PKT_STATS(peer_stats, per_pkt_stats);
  8650. }
  8651. /**
  8652. * dp_get_peer_extd_stats()- Get peer extd stats
  8653. * @peer: Datapath peer
  8654. * @peer_stats: buffer for peer stats
  8655. *
  8656. * Return: none
  8657. */
  8658. #ifdef QCA_ENHANCED_STATS_SUPPORT
  8659. #ifdef WLAN_FEATURE_11BE_MLO
  8660. static inline
  8661. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8662. struct cdp_peer_stats *peer_stats)
  8663. {
  8664. struct dp_soc *soc = peer->vdev->pdev->soc;
  8665. if (IS_MLO_DP_MLD_PEER(peer)) {
  8666. uint8_t i;
  8667. struct dp_peer *link_peer;
  8668. struct dp_soc *link_peer_soc;
  8669. struct dp_mld_link_peers link_peers_info;
  8670. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  8671. &link_peers_info,
  8672. DP_MOD_ID_CDP);
  8673. for (i = 0; i < link_peers_info.num_links; i++) {
  8674. link_peer = link_peers_info.link_peers[i];
  8675. link_peer_soc = link_peer->vdev->pdev->soc;
  8676. dp_monitor_peer_get_stats(link_peer_soc, link_peer,
  8677. peer_stats,
  8678. UPDATE_PEER_STATS);
  8679. }
  8680. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  8681. } else {
  8682. dp_monitor_peer_get_stats(soc, peer, peer_stats,
  8683. UPDATE_PEER_STATS);
  8684. }
  8685. }
  8686. #else
  8687. static inline
  8688. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8689. struct cdp_peer_stats *peer_stats)
  8690. {
  8691. struct dp_soc *soc = peer->vdev->pdev->soc;
  8692. dp_monitor_peer_get_stats(soc, peer, peer_stats, UPDATE_PEER_STATS);
  8693. }
  8694. #endif
  8695. #else
  8696. static inline
  8697. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8698. struct cdp_peer_stats *peer_stats)
  8699. {
  8700. struct dp_txrx_peer *txrx_peer;
  8701. struct dp_peer_extd_stats *extd_stats;
  8702. txrx_peer = dp_get_txrx_peer(peer);
  8703. if (qdf_unlikely(!txrx_peer)) {
  8704. dp_err_rl("txrx_peer NULL");
  8705. return;
  8706. }
  8707. extd_stats = &txrx_peer->stats.extd_stats;
  8708. DP_UPDATE_EXTD_STATS(peer_stats, extd_stats);
  8709. }
  8710. #endif
  8711. /**
  8712. * dp_get_peer_tx_per()- Get peer packet error ratio
  8713. * @peer_stats: buffer for peer stats
  8714. *
  8715. * Return: none
  8716. */
  8717. static inline
  8718. void dp_get_peer_tx_per(struct cdp_peer_stats *peer_stats)
  8719. {
  8720. if (peer_stats->tx.tx_success.num + peer_stats->tx.retries > 0)
  8721. peer_stats->tx.per = (peer_stats->tx.retries * 100) /
  8722. (peer_stats->tx.tx_success.num +
  8723. peer_stats->tx.retries);
  8724. else
  8725. peer_stats->tx.per = 0;
  8726. }
  8727. void dp_get_peer_stats(struct dp_peer *peer, struct cdp_peer_stats *peer_stats)
  8728. {
  8729. dp_get_peer_calibr_stats(peer, peer_stats);
  8730. dp_get_peer_basic_stats(peer, peer_stats);
  8731. dp_get_peer_per_pkt_stats(peer, peer_stats);
  8732. dp_get_peer_extd_stats(peer, peer_stats);
  8733. dp_get_peer_tx_per(peer_stats);
  8734. }
  8735. /**
  8736. * dp_get_host_peer_stats()- function to print peer stats
  8737. * @soc: dp_soc handle
  8738. * @mac_addr: mac address of the peer
  8739. *
  8740. * Return: QDF_STATUS
  8741. */
  8742. static QDF_STATUS
  8743. dp_get_host_peer_stats(struct cdp_soc_t *soc, uint8_t *mac_addr)
  8744. {
  8745. struct dp_peer *peer = NULL;
  8746. struct cdp_peer_stats *peer_stats = NULL;
  8747. struct cdp_peer_info peer_info = { 0 };
  8748. if (!mac_addr) {
  8749. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8750. "%s: NULL peer mac addr\n", __func__);
  8751. return QDF_STATUS_E_FAILURE;
  8752. }
  8753. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  8754. CDP_WILD_PEER_TYPE);
  8755. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  8756. DP_MOD_ID_CDP);
  8757. if (!peer) {
  8758. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8759. "%s: Invalid peer\n", __func__);
  8760. return QDF_STATUS_E_FAILURE;
  8761. }
  8762. peer_stats = qdf_mem_malloc(sizeof(struct cdp_peer_stats));
  8763. if (!peer_stats) {
  8764. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8765. "%s: Memory allocation failed for cdp_peer_stats\n",
  8766. __func__);
  8767. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8768. return QDF_STATUS_E_NOMEM;
  8769. }
  8770. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  8771. dp_get_peer_stats(peer, peer_stats);
  8772. dp_print_peer_stats(peer, peer_stats);
  8773. dp_peer_rxtid_stats(dp_get_tgt_peer_from_peer(peer),
  8774. dp_rx_tid_stats_cb, NULL);
  8775. qdf_mem_free(peer_stats);
  8776. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8777. return QDF_STATUS_SUCCESS;
  8778. }
  8779. /**
  8780. * dp_dump_wbm_idle_hptp() - dump wbm idle ring, hw hp tp info.
  8781. * @soc: dp soc.
  8782. * @pdev: dp pdev.
  8783. *
  8784. * Return: None.
  8785. */
  8786. static void
  8787. dp_dump_wbm_idle_hptp(struct dp_soc *soc, struct dp_pdev *pdev)
  8788. {
  8789. uint32_t hw_head;
  8790. uint32_t hw_tail;
  8791. struct dp_srng *srng;
  8792. if (!soc) {
  8793. dp_err("soc is NULL");
  8794. return;
  8795. }
  8796. if (!pdev) {
  8797. dp_err("pdev is NULL");
  8798. return;
  8799. }
  8800. srng = &pdev->soc->wbm_idle_link_ring;
  8801. if (!srng) {
  8802. dp_err("wbm_idle_link_ring srng is NULL");
  8803. return;
  8804. }
  8805. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_head,
  8806. &hw_tail, WBM_IDLE_LINK);
  8807. dp_debug("WBM_IDLE_LINK: HW hp: %d, HW tp: %d",
  8808. hw_head, hw_tail);
  8809. }
  8810. /**
  8811. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  8812. *
  8813. * Return: None
  8814. */
  8815. static void dp_txrx_stats_help(void)
  8816. {
  8817. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  8818. dp_info("stats_option:");
  8819. dp_info(" 1 -- HTT Tx Statistics");
  8820. dp_info(" 2 -- HTT Rx Statistics");
  8821. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  8822. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  8823. dp_info(" 5 -- HTT Error Statistics");
  8824. dp_info(" 6 -- HTT TQM Statistics");
  8825. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  8826. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  8827. dp_info(" 9 -- HTT Tx Rate Statistics");
  8828. dp_info(" 10 -- HTT Rx Rate Statistics");
  8829. dp_info(" 11 -- HTT Peer Statistics");
  8830. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  8831. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  8832. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  8833. dp_info(" 15 -- HTT SRNG Statistics");
  8834. dp_info(" 16 -- HTT SFM Info Statistics");
  8835. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  8836. dp_info(" 18 -- HTT Peer List Details");
  8837. dp_info(" 20 -- Clear Host Statistics");
  8838. dp_info(" 21 -- Host Rx Rate Statistics");
  8839. dp_info(" 22 -- Host Tx Rate Statistics");
  8840. dp_info(" 23 -- Host Tx Statistics");
  8841. dp_info(" 24 -- Host Rx Statistics");
  8842. dp_info(" 25 -- Host AST Statistics");
  8843. dp_info(" 26 -- Host SRNG PTR Statistics");
  8844. dp_info(" 27 -- Host Mon Statistics");
  8845. dp_info(" 28 -- Host REO Queue Statistics");
  8846. dp_info(" 29 -- Host Soc cfg param Statistics");
  8847. dp_info(" 30 -- Host pdev cfg param Statistics");
  8848. dp_info(" 31 -- Host NAPI stats");
  8849. dp_info(" 32 -- Host Interrupt stats");
  8850. dp_info(" 33 -- Host FISA stats");
  8851. dp_info(" 34 -- Host Register Work stats");
  8852. dp_info(" 35 -- HW REO Queue stats");
  8853. dp_info(" 36 -- Host WBM IDLE link desc ring HP/TP");
  8854. dp_info(" 37 -- Host SRNG usage watermark stats");
  8855. }
  8856. #ifdef DP_UMAC_HW_RESET_SUPPORT
  8857. /**
  8858. * dp_umac_rst_skel_enable_update() - Update skel dbg flag for umac reset
  8859. * @soc: dp soc handle
  8860. * @en: ebable/disable
  8861. *
  8862. * Return: void
  8863. */
  8864. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  8865. {
  8866. soc->umac_reset_ctx.skel_enable = en;
  8867. dp_cdp_debug("UMAC HW reset debug skeleton code enabled :%u",
  8868. soc->umac_reset_ctx.skel_enable);
  8869. }
  8870. /**
  8871. * dp_umac_rst_skel_enable_get() - Get skel dbg flag for umac reset
  8872. * @soc: dp soc handle
  8873. *
  8874. * Return: enable/disable flag
  8875. */
  8876. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  8877. {
  8878. return soc->umac_reset_ctx.skel_enable;
  8879. }
  8880. #else
  8881. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  8882. {
  8883. }
  8884. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  8885. {
  8886. return false;
  8887. }
  8888. #endif
  8889. /**
  8890. * dp_print_host_stats()- Function to print the stats aggregated at host
  8891. * @vdev: DP_VDEV handle
  8892. * @req: host stats type
  8893. * @soc: dp soc handler
  8894. *
  8895. * Return: 0 on success, print error message in case of failure
  8896. */
  8897. static int
  8898. dp_print_host_stats(struct dp_vdev *vdev,
  8899. struct cdp_txrx_stats_req *req,
  8900. struct dp_soc *soc)
  8901. {
  8902. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  8903. enum cdp_host_txrx_stats type =
  8904. dp_stats_mapping_table[req->stats][STATS_HOST];
  8905. dp_aggregate_pdev_stats(pdev);
  8906. switch (type) {
  8907. case TXRX_CLEAR_STATS:
  8908. dp_txrx_host_stats_clr(vdev, soc);
  8909. break;
  8910. case TXRX_RX_RATE_STATS:
  8911. dp_print_rx_rates(vdev);
  8912. break;
  8913. case TXRX_TX_RATE_STATS:
  8914. dp_print_tx_rates(vdev);
  8915. break;
  8916. case TXRX_TX_HOST_STATS:
  8917. dp_print_pdev_tx_stats(pdev);
  8918. dp_print_soc_tx_stats(pdev->soc);
  8919. dp_print_global_desc_count();
  8920. break;
  8921. case TXRX_RX_HOST_STATS:
  8922. dp_print_pdev_rx_stats(pdev);
  8923. dp_print_soc_rx_stats(pdev->soc);
  8924. break;
  8925. case TXRX_AST_STATS:
  8926. dp_print_ast_stats(pdev->soc);
  8927. dp_print_mec_stats(pdev->soc);
  8928. dp_print_peer_table(vdev);
  8929. break;
  8930. case TXRX_SRNG_PTR_STATS:
  8931. dp_print_ring_stats(pdev);
  8932. break;
  8933. case TXRX_RX_MON_STATS:
  8934. dp_monitor_print_pdev_rx_mon_stats(pdev);
  8935. break;
  8936. case TXRX_REO_QUEUE_STATS:
  8937. dp_get_host_peer_stats((struct cdp_soc_t *)pdev->soc,
  8938. req->peer_addr);
  8939. break;
  8940. case TXRX_SOC_CFG_PARAMS:
  8941. dp_print_soc_cfg_params(pdev->soc);
  8942. break;
  8943. case TXRX_PDEV_CFG_PARAMS:
  8944. dp_print_pdev_cfg_params(pdev);
  8945. break;
  8946. case TXRX_NAPI_STATS:
  8947. dp_print_napi_stats(pdev->soc);
  8948. break;
  8949. case TXRX_SOC_INTERRUPT_STATS:
  8950. dp_print_soc_interrupt_stats(pdev->soc);
  8951. break;
  8952. case TXRX_SOC_FSE_STATS:
  8953. dp_rx_dump_fisa_table(pdev->soc);
  8954. break;
  8955. case TXRX_HAL_REG_WRITE_STATS:
  8956. hal_dump_reg_write_stats(pdev->soc->hal_soc);
  8957. hal_dump_reg_write_srng_stats(pdev->soc->hal_soc);
  8958. break;
  8959. case TXRX_SOC_REO_HW_DESC_DUMP:
  8960. dp_get_rx_reo_queue_info((struct cdp_soc_t *)pdev->soc,
  8961. vdev->vdev_id);
  8962. break;
  8963. case TXRX_SOC_WBM_IDLE_HPTP_DUMP:
  8964. dp_dump_wbm_idle_hptp(pdev->soc, pdev);
  8965. break;
  8966. case TXRX_SRNG_USAGE_WM_STATS:
  8967. /* Dump usage watermark stats for all SRNGs */
  8968. dp_dump_srng_high_wm_stats(soc, 0xFF);
  8969. break;
  8970. default:
  8971. dp_info("Wrong Input For TxRx Host Stats");
  8972. dp_txrx_stats_help();
  8973. break;
  8974. }
  8975. return 0;
  8976. }
  8977. /**
  8978. * dp_pdev_tid_stats_ingress_inc() - increment ingress_stack counter
  8979. * @pdev: pdev handle
  8980. * @val: increase in value
  8981. *
  8982. * Return: void
  8983. */
  8984. static void
  8985. dp_pdev_tid_stats_ingress_inc(struct dp_pdev *pdev, uint32_t val)
  8986. {
  8987. pdev->stats.tid_stats.ingress_stack += val;
  8988. }
  8989. /**
  8990. * dp_pdev_tid_stats_osif_drop() - increment osif_drop counter
  8991. * @pdev: pdev handle
  8992. * @val: increase in value
  8993. *
  8994. * Return: void
  8995. */
  8996. static void
  8997. dp_pdev_tid_stats_osif_drop(struct dp_pdev *pdev, uint32_t val)
  8998. {
  8999. pdev->stats.tid_stats.osif_drop += val;
  9000. }
  9001. /**
  9002. * dp_get_fw_peer_stats()- function to print peer stats
  9003. * @soc: soc handle
  9004. * @pdev_id: id of the pdev handle
  9005. * @mac_addr: mac address of the peer
  9006. * @cap: Type of htt stats requested
  9007. * @is_wait: if set, wait on completion from firmware response
  9008. *
  9009. * Currently Supporting only MAC ID based requests Only
  9010. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  9011. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  9012. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  9013. *
  9014. * Return: QDF_STATUS
  9015. */
  9016. static QDF_STATUS
  9017. dp_get_fw_peer_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  9018. uint8_t *mac_addr,
  9019. uint32_t cap, uint32_t is_wait)
  9020. {
  9021. int i;
  9022. uint32_t config_param0 = 0;
  9023. uint32_t config_param1 = 0;
  9024. uint32_t config_param2 = 0;
  9025. uint32_t config_param3 = 0;
  9026. struct dp_pdev *pdev =
  9027. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9028. pdev_id);
  9029. if (!pdev)
  9030. return QDF_STATUS_E_FAILURE;
  9031. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  9032. config_param0 |= (1 << (cap + 1));
  9033. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  9034. config_param1 |= (1 << i);
  9035. }
  9036. config_param2 |= (mac_addr[0] & 0x000000ff);
  9037. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  9038. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  9039. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  9040. config_param3 |= (mac_addr[4] & 0x000000ff);
  9041. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  9042. if (is_wait) {
  9043. qdf_event_reset(&pdev->fw_peer_stats_event);
  9044. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9045. config_param0, config_param1,
  9046. config_param2, config_param3,
  9047. 0, DBG_STATS_COOKIE_DP_STATS, 0);
  9048. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  9049. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  9050. } else {
  9051. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9052. config_param0, config_param1,
  9053. config_param2, config_param3,
  9054. 0, DBG_STATS_COOKIE_DEFAULT, 0);
  9055. }
  9056. return QDF_STATUS_SUCCESS;
  9057. }
  9058. /* This struct definition will be removed from here
  9059. * once it get added in FW headers*/
  9060. struct httstats_cmd_req {
  9061. uint32_t config_param0;
  9062. uint32_t config_param1;
  9063. uint32_t config_param2;
  9064. uint32_t config_param3;
  9065. int cookie;
  9066. u_int8_t stats_id;
  9067. };
  9068. /**
  9069. * dp_get_htt_stats: function to process the httstas request
  9070. * @soc: DP soc handle
  9071. * @pdev_id: id of pdev handle
  9072. * @data: pointer to request data
  9073. * @data_len: length for request data
  9074. *
  9075. * Return: QDF_STATUS
  9076. */
  9077. static QDF_STATUS
  9078. dp_get_htt_stats(struct cdp_soc_t *soc, uint8_t pdev_id, void *data,
  9079. uint32_t data_len)
  9080. {
  9081. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  9082. struct dp_pdev *pdev =
  9083. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9084. pdev_id);
  9085. if (!pdev)
  9086. return QDF_STATUS_E_FAILURE;
  9087. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  9088. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  9089. req->config_param0, req->config_param1,
  9090. req->config_param2, req->config_param3,
  9091. req->cookie, DBG_STATS_COOKIE_DEFAULT, 0);
  9092. return QDF_STATUS_SUCCESS;
  9093. }
  9094. /**
  9095. * dp_set_pdev_tidmap_prty_wifi3() - update tidmap priority in pdev
  9096. * @pdev: DP_PDEV handle
  9097. * @prio: tidmap priority value passed by the user
  9098. *
  9099. * Return: QDF_STATUS_SUCCESS on success
  9100. */
  9101. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct dp_pdev *pdev,
  9102. uint8_t prio)
  9103. {
  9104. struct dp_soc *soc = pdev->soc;
  9105. soc->tidmap_prty = prio;
  9106. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  9107. return QDF_STATUS_SUCCESS;
  9108. }
  9109. /**
  9110. * dp_get_peer_param: function to get parameters in peer
  9111. * @cdp_soc: DP soc handle
  9112. * @vdev_id: id of vdev handle
  9113. * @peer_mac: peer mac address
  9114. * @param: parameter type to be set
  9115. * @val: address of buffer
  9116. *
  9117. * Return: val
  9118. */
  9119. static QDF_STATUS dp_get_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9120. uint8_t *peer_mac,
  9121. enum cdp_peer_param_type param,
  9122. cdp_config_param_type *val)
  9123. {
  9124. return QDF_STATUS_SUCCESS;
  9125. }
  9126. /**
  9127. * dp_set_peer_param: function to set parameters in peer
  9128. * @cdp_soc: DP soc handle
  9129. * @vdev_id: id of vdev handle
  9130. * @peer_mac: peer mac address
  9131. * @param: parameter type to be set
  9132. * @val: value of parameter to be set
  9133. *
  9134. * Return: 0 for success. nonzero for failure.
  9135. */
  9136. static QDF_STATUS dp_set_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9137. uint8_t *peer_mac,
  9138. enum cdp_peer_param_type param,
  9139. cdp_config_param_type val)
  9140. {
  9141. struct dp_peer *peer =
  9142. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)cdp_soc,
  9143. peer_mac, 0, vdev_id,
  9144. DP_MOD_ID_CDP);
  9145. struct dp_txrx_peer *txrx_peer;
  9146. if (!peer)
  9147. return QDF_STATUS_E_FAILURE;
  9148. txrx_peer = peer->txrx_peer;
  9149. if (!txrx_peer) {
  9150. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9151. return QDF_STATUS_E_FAILURE;
  9152. }
  9153. switch (param) {
  9154. case CDP_CONFIG_NAWDS:
  9155. txrx_peer->nawds_enabled = val.cdp_peer_param_nawds;
  9156. break;
  9157. case CDP_CONFIG_ISOLATION:
  9158. dp_set_peer_isolation(txrx_peer, val.cdp_peer_param_isolation);
  9159. break;
  9160. case CDP_CONFIG_IN_TWT:
  9161. txrx_peer->in_twt = !!(val.cdp_peer_param_in_twt);
  9162. break;
  9163. default:
  9164. break;
  9165. }
  9166. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9167. return QDF_STATUS_SUCCESS;
  9168. }
  9169. /**
  9170. * dp_get_pdev_param() - function to get parameters from pdev
  9171. * @cdp_soc: DP soc handle
  9172. * @pdev_id: id of pdev handle
  9173. * @param: parameter type to be get
  9174. * @val: buffer for value
  9175. *
  9176. * Return: status
  9177. */
  9178. static QDF_STATUS dp_get_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9179. enum cdp_pdev_param_type param,
  9180. cdp_config_param_type *val)
  9181. {
  9182. struct cdp_pdev *pdev = (struct cdp_pdev *)
  9183. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9184. pdev_id);
  9185. if (!pdev)
  9186. return QDF_STATUS_E_FAILURE;
  9187. switch (param) {
  9188. case CDP_CONFIG_VOW:
  9189. val->cdp_pdev_param_cfg_vow =
  9190. ((struct dp_pdev *)pdev)->delay_stats_flag;
  9191. break;
  9192. case CDP_TX_PENDING:
  9193. val->cdp_pdev_param_tx_pending = dp_get_tx_pending(pdev);
  9194. break;
  9195. case CDP_FILTER_MCAST_DATA:
  9196. val->cdp_pdev_param_fltr_mcast =
  9197. dp_monitor_pdev_get_filter_mcast_data(pdev);
  9198. break;
  9199. case CDP_FILTER_NO_DATA:
  9200. val->cdp_pdev_param_fltr_none =
  9201. dp_monitor_pdev_get_filter_non_data(pdev);
  9202. break;
  9203. case CDP_FILTER_UCAST_DATA:
  9204. val->cdp_pdev_param_fltr_ucast =
  9205. dp_monitor_pdev_get_filter_ucast_data(pdev);
  9206. break;
  9207. case CDP_MONITOR_CHANNEL:
  9208. val->cdp_pdev_param_monitor_chan =
  9209. dp_monitor_get_chan_num((struct dp_pdev *)pdev);
  9210. break;
  9211. case CDP_MONITOR_FREQUENCY:
  9212. val->cdp_pdev_param_mon_freq =
  9213. dp_monitor_get_chan_freq((struct dp_pdev *)pdev);
  9214. break;
  9215. default:
  9216. return QDF_STATUS_E_FAILURE;
  9217. }
  9218. return QDF_STATUS_SUCCESS;
  9219. }
  9220. /**
  9221. * dp_set_pdev_param() - function to set parameters in pdev
  9222. * @cdp_soc: DP soc handle
  9223. * @pdev_id: id of pdev handle
  9224. * @param: parameter type to be set
  9225. * @val: value of parameter to be set
  9226. *
  9227. * Return: 0 for success. nonzero for failure.
  9228. */
  9229. static QDF_STATUS dp_set_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9230. enum cdp_pdev_param_type param,
  9231. cdp_config_param_type val)
  9232. {
  9233. int target_type;
  9234. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9235. struct dp_pdev *pdev =
  9236. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9237. pdev_id);
  9238. enum reg_wifi_band chan_band;
  9239. if (!pdev)
  9240. return QDF_STATUS_E_FAILURE;
  9241. target_type = hal_get_target_type(soc->hal_soc);
  9242. switch (target_type) {
  9243. case TARGET_TYPE_QCA6750:
  9244. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9245. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9246. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9247. break;
  9248. case TARGET_TYPE_KIWI:
  9249. case TARGET_TYPE_MANGO:
  9250. case TARGET_TYPE_PEACH:
  9251. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9252. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9253. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9254. break;
  9255. default:
  9256. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC1_LMAC_ID;
  9257. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9258. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9259. break;
  9260. }
  9261. switch (param) {
  9262. case CDP_CONFIG_TX_CAPTURE:
  9263. return dp_monitor_config_debug_sniffer(pdev,
  9264. val.cdp_pdev_param_tx_capture);
  9265. case CDP_CONFIG_DEBUG_SNIFFER:
  9266. return dp_monitor_config_debug_sniffer(pdev,
  9267. val.cdp_pdev_param_dbg_snf);
  9268. case CDP_CONFIG_BPR_ENABLE:
  9269. return dp_monitor_set_bpr_enable(pdev,
  9270. val.cdp_pdev_param_bpr_enable);
  9271. case CDP_CONFIG_PRIMARY_RADIO:
  9272. pdev->is_primary = val.cdp_pdev_param_primary_radio;
  9273. break;
  9274. case CDP_CONFIG_CAPTURE_LATENCY:
  9275. pdev->latency_capture_enable = val.cdp_pdev_param_cptr_latcy;
  9276. break;
  9277. case CDP_INGRESS_STATS:
  9278. dp_pdev_tid_stats_ingress_inc(pdev,
  9279. val.cdp_pdev_param_ingrs_stats);
  9280. break;
  9281. case CDP_OSIF_DROP:
  9282. dp_pdev_tid_stats_osif_drop(pdev,
  9283. val.cdp_pdev_param_osif_drop);
  9284. break;
  9285. case CDP_CONFIG_ENH_RX_CAPTURE:
  9286. return dp_monitor_config_enh_rx_capture(pdev,
  9287. val.cdp_pdev_param_en_rx_cap);
  9288. case CDP_CONFIG_ENH_TX_CAPTURE:
  9289. return dp_monitor_config_enh_tx_capture(pdev,
  9290. val.cdp_pdev_param_en_tx_cap);
  9291. case CDP_CONFIG_HMMC_TID_OVERRIDE:
  9292. pdev->hmmc_tid_override_en = val.cdp_pdev_param_hmmc_tid_ovrd;
  9293. break;
  9294. case CDP_CONFIG_HMMC_TID_VALUE:
  9295. pdev->hmmc_tid = val.cdp_pdev_param_hmmc_tid;
  9296. break;
  9297. case CDP_CHAN_NOISE_FLOOR:
  9298. pdev->chan_noise_floor = val.cdp_pdev_param_chn_noise_flr;
  9299. break;
  9300. case CDP_TIDMAP_PRTY:
  9301. dp_set_pdev_tidmap_prty_wifi3(pdev,
  9302. val.cdp_pdev_param_tidmap_prty);
  9303. break;
  9304. case CDP_FILTER_NEIGH_PEERS:
  9305. dp_monitor_set_filter_neigh_peers(pdev,
  9306. val.cdp_pdev_param_fltr_neigh_peers);
  9307. break;
  9308. case CDP_MONITOR_CHANNEL:
  9309. dp_monitor_set_chan_num(pdev, val.cdp_pdev_param_monitor_chan);
  9310. break;
  9311. case CDP_MONITOR_FREQUENCY:
  9312. chan_band = wlan_reg_freq_to_band(val.cdp_pdev_param_mon_freq);
  9313. dp_monitor_set_chan_freq(pdev, val.cdp_pdev_param_mon_freq);
  9314. dp_monitor_set_chan_band(pdev, chan_band);
  9315. break;
  9316. case CDP_CONFIG_BSS_COLOR:
  9317. dp_monitor_set_bsscolor(pdev, val.cdp_pdev_param_bss_color);
  9318. break;
  9319. case CDP_SET_ATF_STATS_ENABLE:
  9320. dp_monitor_set_atf_stats_enable(pdev,
  9321. val.cdp_pdev_param_atf_stats_enable);
  9322. break;
  9323. case CDP_CONFIG_SPECIAL_VAP:
  9324. dp_monitor_pdev_config_scan_spcl_vap(pdev,
  9325. val.cdp_pdev_param_config_special_vap);
  9326. dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  9327. break;
  9328. case CDP_RESET_SCAN_SPCL_VAP_STATS_ENABLE:
  9329. dp_monitor_pdev_reset_scan_spcl_vap_stats_enable(pdev,
  9330. val.cdp_pdev_param_reset_scan_spcl_vap_stats_enable);
  9331. break;
  9332. case CDP_CONFIG_ENHANCED_STATS_ENABLE:
  9333. pdev->enhanced_stats_en = val.cdp_pdev_param_enhanced_stats_enable;
  9334. break;
  9335. case CDP_ISOLATION:
  9336. pdev->isolation = val.cdp_pdev_param_isolation;
  9337. break;
  9338. case CDP_CONFIG_UNDECODED_METADATA_CAPTURE_ENABLE:
  9339. return dp_monitor_config_undecoded_metadata_capture(pdev,
  9340. val.cdp_pdev_param_undecoded_metadata_enable);
  9341. break;
  9342. default:
  9343. return QDF_STATUS_E_INVAL;
  9344. }
  9345. return QDF_STATUS_SUCCESS;
  9346. }
  9347. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  9348. static
  9349. QDF_STATUS dp_set_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9350. uint8_t pdev_id, uint32_t mask,
  9351. uint32_t mask_cont)
  9352. {
  9353. struct dp_pdev *pdev =
  9354. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9355. pdev_id);
  9356. if (!pdev)
  9357. return QDF_STATUS_E_FAILURE;
  9358. return dp_monitor_config_undecoded_metadata_phyrx_error_mask(pdev,
  9359. mask, mask_cont);
  9360. }
  9361. static
  9362. QDF_STATUS dp_get_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9363. uint8_t pdev_id, uint32_t *mask,
  9364. uint32_t *mask_cont)
  9365. {
  9366. struct dp_pdev *pdev =
  9367. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9368. pdev_id);
  9369. if (!pdev)
  9370. return QDF_STATUS_E_FAILURE;
  9371. return dp_monitor_get_undecoded_metadata_phyrx_error_mask(pdev,
  9372. mask, mask_cont);
  9373. }
  9374. #endif
  9375. #ifdef QCA_PEER_EXT_STATS
  9376. static void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9377. qdf_nbuf_t nbuf)
  9378. {
  9379. struct dp_peer *peer = NULL;
  9380. uint16_t peer_id, ring_id;
  9381. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  9382. struct dp_peer_delay_stats *delay_stats = NULL;
  9383. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  9384. if (peer_id > soc->max_peer_id)
  9385. return;
  9386. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_CDP);
  9387. if (qdf_unlikely(!peer))
  9388. return;
  9389. if (qdf_unlikely(!peer->txrx_peer)) {
  9390. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9391. return;
  9392. }
  9393. if (qdf_likely(peer->txrx_peer->delay_stats)) {
  9394. delay_stats = peer->txrx_peer->delay_stats;
  9395. ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  9396. dp_rx_compute_tid_delay(&delay_stats->delay_tid_stats[tid][ring_id],
  9397. nbuf);
  9398. }
  9399. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9400. }
  9401. #else
  9402. static inline void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9403. qdf_nbuf_t nbuf)
  9404. {
  9405. }
  9406. #endif
  9407. /**
  9408. * dp_calculate_delay_stats() - function to get rx delay stats
  9409. * @cdp_soc: DP soc handle
  9410. * @vdev_id: id of DP vdev handle
  9411. * @nbuf: skb
  9412. *
  9413. * Return: QDF_STATUS
  9414. */
  9415. static QDF_STATUS
  9416. dp_calculate_delay_stats(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9417. qdf_nbuf_t nbuf)
  9418. {
  9419. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9420. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9421. DP_MOD_ID_CDP);
  9422. if (!vdev)
  9423. return QDF_STATUS_SUCCESS;
  9424. if (vdev->pdev->delay_stats_flag)
  9425. dp_rx_compute_delay(vdev, nbuf);
  9426. else
  9427. dp_rx_update_peer_delay_stats(soc, nbuf);
  9428. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9429. return QDF_STATUS_SUCCESS;
  9430. }
  9431. /**
  9432. * dp_get_vdev_param() - function to get parameters from vdev
  9433. * @cdp_soc: DP soc handle
  9434. * @vdev_id: id of DP vdev handle
  9435. * @param: parameter type to get value
  9436. * @val: buffer address
  9437. *
  9438. * Return: status
  9439. */
  9440. static QDF_STATUS dp_get_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9441. enum cdp_vdev_param_type param,
  9442. cdp_config_param_type *val)
  9443. {
  9444. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9445. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9446. DP_MOD_ID_CDP);
  9447. if (!vdev)
  9448. return QDF_STATUS_E_FAILURE;
  9449. switch (param) {
  9450. case CDP_ENABLE_WDS:
  9451. val->cdp_vdev_param_wds = vdev->wds_enabled;
  9452. break;
  9453. case CDP_ENABLE_MEC:
  9454. val->cdp_vdev_param_mec = vdev->mec_enabled;
  9455. break;
  9456. case CDP_ENABLE_DA_WAR:
  9457. val->cdp_vdev_param_da_war = vdev->pdev->soc->da_war_enabled;
  9458. break;
  9459. case CDP_ENABLE_IGMP_MCAST_EN:
  9460. val->cdp_vdev_param_igmp_mcast_en = vdev->igmp_mcast_enhanc_en;
  9461. break;
  9462. case CDP_ENABLE_MCAST_EN:
  9463. val->cdp_vdev_param_mcast_en = vdev->mcast_enhancement_en;
  9464. break;
  9465. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9466. val->cdp_vdev_param_hlos_tid_override =
  9467. dp_vdev_get_hlos_tid_override((struct cdp_vdev *)vdev);
  9468. break;
  9469. case CDP_ENABLE_PEER_AUTHORIZE:
  9470. val->cdp_vdev_param_peer_authorize =
  9471. vdev->peer_authorize;
  9472. break;
  9473. case CDP_TX_ENCAP_TYPE:
  9474. val->cdp_vdev_param_tx_encap = vdev->tx_encap_type;
  9475. break;
  9476. case CDP_ENABLE_CIPHER:
  9477. val->cdp_vdev_param_cipher_en = vdev->sec_type;
  9478. break;
  9479. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9480. case CDP_ENABLE_PEER_TID_LATENCY:
  9481. val->cdp_vdev_param_peer_tid_latency_enable =
  9482. vdev->peer_tid_latency_enabled;
  9483. break;
  9484. case CDP_SET_VAP_MESH_TID:
  9485. val->cdp_vdev_param_mesh_tid =
  9486. vdev->mesh_tid_latency_config.latency_tid;
  9487. break;
  9488. #endif
  9489. case CDP_DROP_3ADDR_MCAST:
  9490. val->cdp_drop_3addr_mcast = vdev->drop_3addr_mcast;
  9491. break;
  9492. case CDP_SET_MCAST_VDEV:
  9493. soc->arch_ops.txrx_get_vdev_mcast_param(soc, vdev, val);
  9494. break;
  9495. #ifdef QCA_SUPPORT_WDS_EXTENDED
  9496. case CDP_DROP_TX_MCAST:
  9497. val->cdp_drop_tx_mcast = vdev->drop_tx_mcast;
  9498. break;
  9499. #endif
  9500. #ifdef MESH_MODE_SUPPORT
  9501. case CDP_MESH_RX_FILTER:
  9502. val->cdp_vdev_param_mesh_rx_filter = vdev->mesh_rx_filter;
  9503. break;
  9504. case CDP_MESH_MODE:
  9505. val->cdp_vdev_param_mesh_mode = vdev->mesh_vdev;
  9506. break;
  9507. #endif
  9508. case CDP_ENABLE_NAWDS:
  9509. val->cdp_vdev_param_nawds = vdev->nawds_enabled;
  9510. break;
  9511. case CDP_ENABLE_WRAP:
  9512. val->cdp_vdev_param_wrap = vdev->wrap_vdev;
  9513. break;
  9514. #ifdef DP_TRAFFIC_END_INDICATION
  9515. case CDP_ENABLE_TRAFFIC_END_INDICATION:
  9516. val->cdp_vdev_param_traffic_end_ind = vdev->traffic_end_ind_en;
  9517. break;
  9518. #endif
  9519. default:
  9520. dp_cdp_err("%pK: param value %d is wrong",
  9521. soc, param);
  9522. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9523. return QDF_STATUS_E_FAILURE;
  9524. }
  9525. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9526. return QDF_STATUS_SUCCESS;
  9527. }
  9528. /**
  9529. * dp_set_vdev_param() - function to set parameters in vdev
  9530. * @cdp_soc: DP soc handle
  9531. * @vdev_id: id of DP vdev handle
  9532. * @param: parameter type to get value
  9533. * @val: value
  9534. *
  9535. * Return: QDF_STATUS
  9536. */
  9537. static QDF_STATUS
  9538. dp_set_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9539. enum cdp_vdev_param_type param, cdp_config_param_type val)
  9540. {
  9541. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  9542. struct dp_vdev *vdev =
  9543. dp_vdev_get_ref_by_id(dsoc, vdev_id, DP_MOD_ID_CDP);
  9544. uint32_t var = 0;
  9545. if (!vdev)
  9546. return QDF_STATUS_E_FAILURE;
  9547. switch (param) {
  9548. case CDP_ENABLE_WDS:
  9549. dp_cdp_err("%pK: wds_enable %d for vdev(%pK) id(%d)\n",
  9550. dsoc, val.cdp_vdev_param_wds, vdev, vdev->vdev_id);
  9551. vdev->wds_enabled = val.cdp_vdev_param_wds;
  9552. break;
  9553. case CDP_ENABLE_MEC:
  9554. dp_cdp_err("%pK: mec_enable %d for vdev(%pK) id(%d)\n",
  9555. dsoc, val.cdp_vdev_param_mec, vdev, vdev->vdev_id);
  9556. vdev->mec_enabled = val.cdp_vdev_param_mec;
  9557. break;
  9558. case CDP_ENABLE_DA_WAR:
  9559. dp_cdp_err("%pK: da_war_enable %d for vdev(%pK) id(%d)\n",
  9560. dsoc, val.cdp_vdev_param_da_war, vdev, vdev->vdev_id);
  9561. vdev->pdev->soc->da_war_enabled = val.cdp_vdev_param_da_war;
  9562. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  9563. vdev->pdev->soc));
  9564. break;
  9565. case CDP_ENABLE_NAWDS:
  9566. vdev->nawds_enabled = val.cdp_vdev_param_nawds;
  9567. break;
  9568. case CDP_ENABLE_MCAST_EN:
  9569. vdev->mcast_enhancement_en = val.cdp_vdev_param_mcast_en;
  9570. break;
  9571. case CDP_ENABLE_IGMP_MCAST_EN:
  9572. vdev->igmp_mcast_enhanc_en = val.cdp_vdev_param_igmp_mcast_en;
  9573. break;
  9574. case CDP_ENABLE_PROXYSTA:
  9575. vdev->proxysta_vdev = val.cdp_vdev_param_proxysta;
  9576. break;
  9577. case CDP_UPDATE_TDLS_FLAGS:
  9578. vdev->tdls_link_connected = val.cdp_vdev_param_tdls_flags;
  9579. break;
  9580. case CDP_CFG_WDS_AGING_TIMER:
  9581. var = val.cdp_vdev_param_aging_tmr;
  9582. if (!var)
  9583. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  9584. else if (var != vdev->wds_aging_timer_val)
  9585. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, var);
  9586. vdev->wds_aging_timer_val = var;
  9587. break;
  9588. case CDP_ENABLE_AP_BRIDGE:
  9589. if (wlan_op_mode_sta != vdev->opmode)
  9590. vdev->ap_bridge_enabled = val.cdp_vdev_param_ap_brdg_en;
  9591. else
  9592. vdev->ap_bridge_enabled = false;
  9593. break;
  9594. case CDP_ENABLE_CIPHER:
  9595. vdev->sec_type = val.cdp_vdev_param_cipher_en;
  9596. break;
  9597. case CDP_ENABLE_QWRAP_ISOLATION:
  9598. vdev->isolation_vdev = val.cdp_vdev_param_qwrap_isolation;
  9599. break;
  9600. case CDP_UPDATE_MULTIPASS:
  9601. vdev->multipass_en = val.cdp_vdev_param_update_multipass;
  9602. break;
  9603. case CDP_TX_ENCAP_TYPE:
  9604. vdev->tx_encap_type = val.cdp_vdev_param_tx_encap;
  9605. break;
  9606. case CDP_RX_DECAP_TYPE:
  9607. vdev->rx_decap_type = val.cdp_vdev_param_rx_decap;
  9608. break;
  9609. case CDP_TID_VDEV_PRTY:
  9610. vdev->tidmap_prty = val.cdp_vdev_param_tidmap_prty;
  9611. break;
  9612. case CDP_TIDMAP_TBL_ID:
  9613. vdev->tidmap_tbl_id = val.cdp_vdev_param_tidmap_tbl_id;
  9614. break;
  9615. #ifdef MESH_MODE_SUPPORT
  9616. case CDP_MESH_RX_FILTER:
  9617. dp_vdev_set_mesh_rx_filter((struct cdp_vdev *)vdev,
  9618. val.cdp_vdev_param_mesh_rx_filter);
  9619. break;
  9620. case CDP_MESH_MODE:
  9621. dp_vdev_set_mesh_mode((struct cdp_vdev *)vdev,
  9622. val.cdp_vdev_param_mesh_mode);
  9623. break;
  9624. #endif
  9625. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9626. dp_info("vdev_id %d enable hlod tid override %d", vdev_id,
  9627. val.cdp_vdev_param_hlos_tid_override);
  9628. dp_vdev_set_hlos_tid_override(vdev,
  9629. val.cdp_vdev_param_hlos_tid_override);
  9630. break;
  9631. #ifdef QCA_SUPPORT_WDS_EXTENDED
  9632. case CDP_CFG_WDS_EXT:
  9633. if (vdev->opmode == wlan_op_mode_ap)
  9634. vdev->wds_ext_enabled = val.cdp_vdev_param_wds_ext;
  9635. break;
  9636. case CDP_DROP_TX_MCAST:
  9637. dp_info("vdev_id %d drop tx mcast :%d", vdev_id,
  9638. val.cdp_drop_tx_mcast);
  9639. vdev->drop_tx_mcast = val.cdp_drop_tx_mcast;
  9640. break;
  9641. #endif
  9642. case CDP_ENABLE_PEER_AUTHORIZE:
  9643. vdev->peer_authorize = val.cdp_vdev_param_peer_authorize;
  9644. break;
  9645. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9646. case CDP_ENABLE_PEER_TID_LATENCY:
  9647. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9648. val.cdp_vdev_param_peer_tid_latency_enable);
  9649. vdev->peer_tid_latency_enabled =
  9650. val.cdp_vdev_param_peer_tid_latency_enable;
  9651. break;
  9652. case CDP_SET_VAP_MESH_TID:
  9653. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9654. val.cdp_vdev_param_mesh_tid);
  9655. vdev->mesh_tid_latency_config.latency_tid
  9656. = val.cdp_vdev_param_mesh_tid;
  9657. break;
  9658. #endif
  9659. #ifdef WLAN_VENDOR_SPECIFIC_BAR_UPDATE
  9660. case CDP_SKIP_BAR_UPDATE_AP:
  9661. dp_info("vdev_id %d skip BAR update: %u", vdev_id,
  9662. val.cdp_skip_bar_update);
  9663. vdev->skip_bar_update = val.cdp_skip_bar_update;
  9664. vdev->skip_bar_update_last_ts = 0;
  9665. break;
  9666. #endif
  9667. case CDP_DROP_3ADDR_MCAST:
  9668. dp_info("vdev_id %d drop 3 addr mcast :%d", vdev_id,
  9669. val.cdp_drop_3addr_mcast);
  9670. vdev->drop_3addr_mcast = val.cdp_drop_3addr_mcast;
  9671. break;
  9672. case CDP_ENABLE_WRAP:
  9673. vdev->wrap_vdev = val.cdp_vdev_param_wrap;
  9674. break;
  9675. #ifdef DP_TRAFFIC_END_INDICATION
  9676. case CDP_ENABLE_TRAFFIC_END_INDICATION:
  9677. vdev->traffic_end_ind_en = val.cdp_vdev_param_traffic_end_ind;
  9678. break;
  9679. #endif
  9680. #ifdef FEATURE_DIRECT_LINK
  9681. case CDP_VDEV_TX_TO_FW:
  9682. dp_info("vdev_id %d to_fw :%d", vdev_id, val.cdp_vdev_tx_to_fw);
  9683. vdev->to_fw = val.cdp_vdev_tx_to_fw;
  9684. break;
  9685. #endif
  9686. default:
  9687. break;
  9688. }
  9689. dp_tx_vdev_update_search_flags((struct dp_vdev *)vdev);
  9690. dsoc->arch_ops.txrx_set_vdev_param(dsoc, vdev, param, val);
  9691. /* Update PDEV flags as VDEV flags are updated */
  9692. dp_pdev_update_fast_rx_flag(dsoc, vdev->pdev);
  9693. dp_vdev_unref_delete(dsoc, vdev, DP_MOD_ID_CDP);
  9694. return QDF_STATUS_SUCCESS;
  9695. }
  9696. /**
  9697. * dp_set_psoc_param: function to set parameters in psoc
  9698. * @cdp_soc: DP soc handle
  9699. * @param: parameter type to be set
  9700. * @val: value of parameter to be set
  9701. *
  9702. * Return: QDF_STATUS
  9703. */
  9704. static QDF_STATUS
  9705. dp_set_psoc_param(struct cdp_soc_t *cdp_soc,
  9706. enum cdp_psoc_param_type param, cdp_config_param_type val)
  9707. {
  9708. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9709. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = soc->wlan_cfg_ctx;
  9710. switch (param) {
  9711. case CDP_ENABLE_RATE_STATS:
  9712. soc->peerstats_enabled = val.cdp_psoc_param_en_rate_stats;
  9713. break;
  9714. case CDP_SET_NSS_CFG:
  9715. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx,
  9716. val.cdp_psoc_param_en_nss_cfg);
  9717. /*
  9718. * TODO: masked out based on the per offloaded radio
  9719. */
  9720. switch (val.cdp_psoc_param_en_nss_cfg) {
  9721. case dp_nss_cfg_default:
  9722. break;
  9723. case dp_nss_cfg_first_radio:
  9724. /*
  9725. * This configuration is valid for single band radio which
  9726. * is also NSS offload.
  9727. */
  9728. case dp_nss_cfg_dbdc:
  9729. case dp_nss_cfg_dbtc:
  9730. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  9731. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  9732. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  9733. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  9734. break;
  9735. default:
  9736. dp_cdp_err("%pK: Invalid offload config %d",
  9737. soc, val.cdp_psoc_param_en_nss_cfg);
  9738. }
  9739. dp_cdp_err("%pK: nss-wifi<0> nss config is enabled"
  9740. , soc);
  9741. break;
  9742. case CDP_SET_PREFERRED_HW_MODE:
  9743. soc->preferred_hw_mode = val.cdp_psoc_param_preferred_hw_mode;
  9744. break;
  9745. case CDP_IPA_ENABLE:
  9746. soc->wlan_cfg_ctx->ipa_enabled = val.cdp_ipa_enabled;
  9747. break;
  9748. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9749. wlan_cfg_set_vdev_stats_hw_offload_config(wlan_cfg_ctx,
  9750. val.cdp_psoc_param_vdev_stats_hw_offload);
  9751. break;
  9752. case CDP_SAWF_ENABLE:
  9753. wlan_cfg_set_sawf_config(wlan_cfg_ctx, val.cdp_sawf_enabled);
  9754. break;
  9755. case CDP_UMAC_RST_SKEL_ENABLE:
  9756. dp_umac_rst_skel_enable_update(soc, val.cdp_umac_rst_skel);
  9757. break;
  9758. case CDP_SAWF_STATS:
  9759. wlan_cfg_set_sawf_stats_config(wlan_cfg_ctx,
  9760. val.cdp_sawf_stats);
  9761. break;
  9762. default:
  9763. break;
  9764. }
  9765. return QDF_STATUS_SUCCESS;
  9766. }
  9767. /**
  9768. * dp_get_psoc_param: function to get parameters in soc
  9769. * @cdp_soc: DP soc handle
  9770. * @param: parameter type to be set
  9771. * @val: address of buffer
  9772. *
  9773. * Return: status
  9774. */
  9775. static QDF_STATUS dp_get_psoc_param(struct cdp_soc_t *cdp_soc,
  9776. enum cdp_psoc_param_type param,
  9777. cdp_config_param_type *val)
  9778. {
  9779. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9780. if (!soc)
  9781. return QDF_STATUS_E_FAILURE;
  9782. switch (param) {
  9783. case CDP_CFG_PEER_EXT_STATS:
  9784. val->cdp_psoc_param_pext_stats =
  9785. wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  9786. break;
  9787. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9788. val->cdp_psoc_param_vdev_stats_hw_offload =
  9789. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  9790. break;
  9791. case CDP_UMAC_RST_SKEL_ENABLE:
  9792. val->cdp_umac_rst_skel = dp_umac_rst_skel_enable_get(soc);
  9793. break;
  9794. case CDP_PPEDS_ENABLE:
  9795. val->cdp_psoc_param_ppeds_enabled =
  9796. wlan_cfg_get_dp_soc_is_ppeds_enabled(soc->wlan_cfg_ctx);
  9797. break;
  9798. default:
  9799. dp_warn("Invalid param");
  9800. break;
  9801. }
  9802. return QDF_STATUS_SUCCESS;
  9803. }
  9804. /**
  9805. * dp_set_vdev_dscp_tid_map_wifi3() - Update Map ID selected for particular vdev
  9806. * @cdp_soc: CDP SOC handle
  9807. * @vdev_id: id of DP_VDEV handle
  9808. * @map_id:ID of map that needs to be updated
  9809. *
  9810. * Return: QDF_STATUS
  9811. */
  9812. static QDF_STATUS dp_set_vdev_dscp_tid_map_wifi3(ol_txrx_soc_handle cdp_soc,
  9813. uint8_t vdev_id,
  9814. uint8_t map_id)
  9815. {
  9816. cdp_config_param_type val;
  9817. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9818. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9819. DP_MOD_ID_CDP);
  9820. if (vdev) {
  9821. vdev->dscp_tid_map_id = map_id;
  9822. val.cdp_vdev_param_dscp_tid_map_id = map_id;
  9823. soc->arch_ops.txrx_set_vdev_param(soc,
  9824. vdev,
  9825. CDP_UPDATE_DSCP_TO_TID_MAP,
  9826. val);
  9827. /* Update flag for transmit tid classification */
  9828. if (vdev->dscp_tid_map_id < soc->num_hw_dscp_tid_map)
  9829. vdev->skip_sw_tid_classification |=
  9830. DP_TX_HW_DSCP_TID_MAP_VALID;
  9831. else
  9832. vdev->skip_sw_tid_classification &=
  9833. ~DP_TX_HW_DSCP_TID_MAP_VALID;
  9834. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9835. return QDF_STATUS_SUCCESS;
  9836. }
  9837. return QDF_STATUS_E_FAILURE;
  9838. }
  9839. #ifdef DP_RATETABLE_SUPPORT
  9840. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9841. int htflag, int gintval)
  9842. {
  9843. uint32_t rix;
  9844. uint16_t ratecode;
  9845. enum cdp_punctured_modes punc_mode = NO_PUNCTURE;
  9846. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  9847. (uint8_t)preamb, 1, punc_mode,
  9848. &rix, &ratecode);
  9849. }
  9850. #else
  9851. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9852. int htflag, int gintval)
  9853. {
  9854. return 0;
  9855. }
  9856. #endif
  9857. /**
  9858. * dp_txrx_get_pdev_stats() - Returns cdp_pdev_stats
  9859. * @soc: DP soc handle
  9860. * @pdev_id: id of DP pdev handle
  9861. * @pdev_stats: buffer to copy to
  9862. *
  9863. * Return: status success/failure
  9864. */
  9865. static QDF_STATUS
  9866. dp_txrx_get_pdev_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  9867. struct cdp_pdev_stats *pdev_stats)
  9868. {
  9869. struct dp_pdev *pdev =
  9870. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9871. pdev_id);
  9872. if (!pdev)
  9873. return QDF_STATUS_E_FAILURE;
  9874. dp_aggregate_pdev_stats(pdev);
  9875. qdf_mem_copy(pdev_stats, &pdev->stats, sizeof(struct cdp_pdev_stats));
  9876. return QDF_STATUS_SUCCESS;
  9877. }
  9878. /**
  9879. * dp_txrx_update_vdev_me_stats() - Update vdev ME stats sent from CDP
  9880. * @vdev: DP vdev handle
  9881. * @buf: buffer containing specific stats structure
  9882. *
  9883. * Return: void
  9884. */
  9885. static void dp_txrx_update_vdev_me_stats(struct dp_vdev *vdev,
  9886. void *buf)
  9887. {
  9888. struct cdp_tx_ingress_stats *host_stats = NULL;
  9889. if (!buf) {
  9890. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  9891. return;
  9892. }
  9893. host_stats = (struct cdp_tx_ingress_stats *)buf;
  9894. DP_STATS_INC_PKT(vdev, tx_i.mcast_en.mcast_pkt,
  9895. host_stats->mcast_en.mcast_pkt.num,
  9896. host_stats->mcast_en.mcast_pkt.bytes);
  9897. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error,
  9898. host_stats->mcast_en.dropped_map_error);
  9899. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_self_mac,
  9900. host_stats->mcast_en.dropped_self_mac);
  9901. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_send_fail,
  9902. host_stats->mcast_en.dropped_send_fail);
  9903. DP_STATS_INC(vdev, tx_i.mcast_en.ucast,
  9904. host_stats->mcast_en.ucast);
  9905. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc,
  9906. host_stats->mcast_en.fail_seg_alloc);
  9907. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail,
  9908. host_stats->mcast_en.clone_fail);
  9909. }
  9910. /**
  9911. * dp_txrx_update_vdev_igmp_me_stats() - Update vdev IGMP ME stats sent from CDP
  9912. * @vdev: DP vdev handle
  9913. * @buf: buffer containing specific stats structure
  9914. *
  9915. * Return: void
  9916. */
  9917. static void dp_txrx_update_vdev_igmp_me_stats(struct dp_vdev *vdev,
  9918. void *buf)
  9919. {
  9920. struct cdp_tx_ingress_stats *host_stats = NULL;
  9921. if (!buf) {
  9922. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  9923. return;
  9924. }
  9925. host_stats = (struct cdp_tx_ingress_stats *)buf;
  9926. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_rcvd,
  9927. host_stats->igmp_mcast_en.igmp_rcvd);
  9928. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_ucast_converted,
  9929. host_stats->igmp_mcast_en.igmp_ucast_converted);
  9930. }
  9931. /**
  9932. * dp_txrx_update_vdev_host_stats() - Update stats sent through CDP
  9933. * @soc_hdl: DP soc handle
  9934. * @vdev_id: id of DP vdev handle
  9935. * @buf: buffer containing specific stats structure
  9936. * @stats_id: stats type
  9937. *
  9938. * Return: QDF_STATUS
  9939. */
  9940. static QDF_STATUS dp_txrx_update_vdev_host_stats(struct cdp_soc_t *soc_hdl,
  9941. uint8_t vdev_id,
  9942. void *buf,
  9943. uint16_t stats_id)
  9944. {
  9945. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  9946. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9947. DP_MOD_ID_CDP);
  9948. if (!vdev) {
  9949. dp_cdp_err("%pK: Invalid vdev handle", soc);
  9950. return QDF_STATUS_E_FAILURE;
  9951. }
  9952. switch (stats_id) {
  9953. case DP_VDEV_STATS_PKT_CNT_ONLY:
  9954. break;
  9955. case DP_VDEV_STATS_TX_ME:
  9956. dp_txrx_update_vdev_me_stats(vdev, buf);
  9957. dp_txrx_update_vdev_igmp_me_stats(vdev, buf);
  9958. break;
  9959. default:
  9960. qdf_info("Invalid stats_id %d", stats_id);
  9961. break;
  9962. }
  9963. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9964. return QDF_STATUS_SUCCESS;
  9965. }
  9966. /**
  9967. * dp_txrx_get_peer_stats() - will return cdp_peer_stats
  9968. * @soc: soc handle
  9969. * @vdev_id: id of vdev handle
  9970. * @peer_mac: mac of DP_PEER handle
  9971. * @peer_stats: buffer to copy to
  9972. *
  9973. * Return: status success/failure
  9974. */
  9975. static QDF_STATUS
  9976. dp_txrx_get_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  9977. uint8_t *peer_mac, struct cdp_peer_stats *peer_stats)
  9978. {
  9979. struct dp_peer *peer = NULL;
  9980. struct cdp_peer_info peer_info = { 0 };
  9981. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  9982. CDP_WILD_PEER_TYPE);
  9983. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  9984. DP_MOD_ID_CDP);
  9985. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  9986. if (!peer)
  9987. return QDF_STATUS_E_FAILURE;
  9988. dp_get_peer_stats(peer, peer_stats);
  9989. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9990. return QDF_STATUS_SUCCESS;
  9991. }
  9992. /**
  9993. * dp_txrx_get_peer_stats_param() - will return specified cdp_peer_stats
  9994. * @soc: soc handle
  9995. * @vdev_id: vdev_id of vdev object
  9996. * @peer_mac: mac address of the peer
  9997. * @type: enum of required stats
  9998. * @buf: buffer to hold the value
  9999. *
  10000. * Return: status success/failure
  10001. */
  10002. static QDF_STATUS
  10003. dp_txrx_get_peer_stats_param(struct cdp_soc_t *soc, uint8_t vdev_id,
  10004. uint8_t *peer_mac, enum cdp_peer_stats_type type,
  10005. cdp_peer_stats_param_t *buf)
  10006. {
  10007. QDF_STATUS ret;
  10008. struct dp_peer *peer = NULL;
  10009. struct cdp_peer_info peer_info = { 0 };
  10010. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  10011. CDP_WILD_PEER_TYPE);
  10012. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  10013. DP_MOD_ID_CDP);
  10014. if (!peer) {
  10015. dp_peer_err("%pK: Invalid Peer for Mac " QDF_MAC_ADDR_FMT,
  10016. soc, QDF_MAC_ADDR_REF(peer_mac));
  10017. return QDF_STATUS_E_FAILURE;
  10018. }
  10019. if (type >= cdp_peer_per_pkt_stats_min &&
  10020. type < cdp_peer_per_pkt_stats_max) {
  10021. ret = dp_txrx_get_peer_per_pkt_stats_param(peer, type, buf);
  10022. } else if (type >= cdp_peer_extd_stats_min &&
  10023. type < cdp_peer_extd_stats_max) {
  10024. ret = dp_txrx_get_peer_extd_stats_param(peer, type, buf);
  10025. } else {
  10026. dp_err("%pK: Invalid stat type requested", soc);
  10027. ret = QDF_STATUS_E_FAILURE;
  10028. }
  10029. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10030. return ret;
  10031. }
  10032. /**
  10033. * dp_txrx_reset_peer_stats() - reset cdp_peer_stats for particular peer
  10034. * @soc_hdl: soc handle
  10035. * @vdev_id: id of vdev handle
  10036. * @peer_mac: mac of DP_PEER handle
  10037. *
  10038. * Return: QDF_STATUS
  10039. */
  10040. #ifdef WLAN_FEATURE_11BE_MLO
  10041. static QDF_STATUS
  10042. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10043. uint8_t *peer_mac)
  10044. {
  10045. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10046. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  10047. struct dp_peer *peer =
  10048. dp_peer_get_tgt_peer_hash_find(soc, peer_mac, 0,
  10049. vdev_id, DP_MOD_ID_CDP);
  10050. if (!peer)
  10051. return QDF_STATUS_E_FAILURE;
  10052. DP_STATS_CLR(peer);
  10053. dp_txrx_peer_stats_clr(peer->txrx_peer);
  10054. if (IS_MLO_DP_MLD_PEER(peer)) {
  10055. uint8_t i;
  10056. struct dp_peer *link_peer;
  10057. struct dp_soc *link_peer_soc;
  10058. struct dp_mld_link_peers link_peers_info;
  10059. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  10060. &link_peers_info,
  10061. DP_MOD_ID_CDP);
  10062. for (i = 0; i < link_peers_info.num_links; i++) {
  10063. link_peer = link_peers_info.link_peers[i];
  10064. link_peer_soc = link_peer->vdev->pdev->soc;
  10065. DP_STATS_CLR(link_peer);
  10066. dp_monitor_peer_reset_stats(link_peer_soc, link_peer);
  10067. }
  10068. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  10069. } else {
  10070. dp_monitor_peer_reset_stats(soc, peer);
  10071. }
  10072. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10073. return status;
  10074. }
  10075. #else
  10076. static QDF_STATUS
  10077. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  10078. uint8_t *peer_mac)
  10079. {
  10080. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10081. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  10082. peer_mac, 0, vdev_id,
  10083. DP_MOD_ID_CDP);
  10084. if (!peer)
  10085. return QDF_STATUS_E_FAILURE;
  10086. DP_STATS_CLR(peer);
  10087. dp_txrx_peer_stats_clr(peer->txrx_peer);
  10088. dp_monitor_peer_reset_stats((struct dp_soc *)soc, peer);
  10089. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10090. return status;
  10091. }
  10092. #endif
  10093. /**
  10094. * dp_txrx_get_vdev_stats() - Update buffer with cdp_vdev_stats
  10095. * @soc_hdl: CDP SoC handle
  10096. * @vdev_id: vdev Id
  10097. * @buf: buffer for vdev stats
  10098. * @is_aggregate: are aggregate stats being collected
  10099. *
  10100. * Return: int
  10101. */
  10102. static int dp_txrx_get_vdev_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10103. void *buf, bool is_aggregate)
  10104. {
  10105. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10106. struct cdp_vdev_stats *vdev_stats;
  10107. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10108. DP_MOD_ID_CDP);
  10109. if (!vdev)
  10110. return 1;
  10111. vdev_stats = (struct cdp_vdev_stats *)buf;
  10112. if (is_aggregate) {
  10113. dp_aggregate_vdev_stats(vdev, buf);
  10114. } else {
  10115. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  10116. }
  10117. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10118. return 0;
  10119. }
  10120. /**
  10121. * dp_get_total_per() - get total per
  10122. * @soc: DP soc handle
  10123. * @pdev_id: id of DP_PDEV handle
  10124. *
  10125. * Return: % error rate using retries per packet and success packets
  10126. */
  10127. static int dp_get_total_per(struct cdp_soc_t *soc, uint8_t pdev_id)
  10128. {
  10129. struct dp_pdev *pdev =
  10130. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10131. pdev_id);
  10132. if (!pdev)
  10133. return 0;
  10134. dp_aggregate_pdev_stats(pdev);
  10135. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  10136. return 0;
  10137. return ((pdev->stats.tx.retries * 100) /
  10138. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  10139. }
  10140. /**
  10141. * dp_txrx_stats_publish() - publish pdev stats into a buffer
  10142. * @soc: DP soc handle
  10143. * @pdev_id: id of DP_PDEV handle
  10144. * @buf: to hold pdev_stats
  10145. *
  10146. * Return: int
  10147. */
  10148. static int
  10149. dp_txrx_stats_publish(struct cdp_soc_t *soc, uint8_t pdev_id,
  10150. struct cdp_stats_extd *buf)
  10151. {
  10152. struct cdp_txrx_stats_req req = {0,};
  10153. QDF_STATUS status;
  10154. struct dp_pdev *pdev =
  10155. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10156. pdev_id);
  10157. if (!pdev)
  10158. return TXRX_STATS_LEVEL_OFF;
  10159. if (pdev->pending_fw_stats_response)
  10160. return TXRX_STATS_LEVEL_OFF;
  10161. dp_aggregate_pdev_stats(pdev);
  10162. pdev->pending_fw_stats_response = true;
  10163. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  10164. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10165. pdev->fw_stats_tlv_bitmap_rcvd = 0;
  10166. qdf_event_reset(&pdev->fw_stats_event);
  10167. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10168. req.param1, req.param2, req.param3, 0,
  10169. req.cookie_val, 0);
  10170. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  10171. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10172. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10173. req.param1, req.param2, req.param3, 0,
  10174. req.cookie_val, 0);
  10175. status =
  10176. qdf_wait_single_event(&pdev->fw_stats_event, DP_MAX_SLEEP_TIME);
  10177. if (status != QDF_STATUS_SUCCESS) {
  10178. if (status == QDF_STATUS_E_TIMEOUT)
  10179. qdf_debug("TIMEOUT_OCCURS");
  10180. pdev->pending_fw_stats_response = false;
  10181. return TXRX_STATS_LEVEL_OFF;
  10182. }
  10183. qdf_mem_copy(buf, &pdev->stats, sizeof(struct cdp_pdev_stats));
  10184. pdev->pending_fw_stats_response = false;
  10185. return TXRX_STATS_LEVEL;
  10186. }
  10187. /**
  10188. * dp_get_obss_stats() - Get Pdev OBSS stats from Fw
  10189. * @soc: DP soc handle
  10190. * @pdev_id: id of DP_PDEV handle
  10191. * @buf: to hold pdev obss stats
  10192. * @req: Pointer to CDP TxRx stats
  10193. *
  10194. * Return: status
  10195. */
  10196. static QDF_STATUS
  10197. dp_get_obss_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10198. struct cdp_pdev_obss_pd_stats_tlv *buf,
  10199. struct cdp_txrx_stats_req *req)
  10200. {
  10201. QDF_STATUS status;
  10202. struct dp_pdev *pdev =
  10203. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10204. pdev_id);
  10205. if (!pdev)
  10206. return QDF_STATUS_E_INVAL;
  10207. if (pdev->pending_fw_obss_stats_response)
  10208. return QDF_STATUS_E_AGAIN;
  10209. pdev->pending_fw_obss_stats_response = true;
  10210. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10211. req->cookie_val = DBG_STATS_COOKIE_HTT_OBSS;
  10212. qdf_event_reset(&pdev->fw_obss_stats_event);
  10213. status = dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10214. req->param1, req->param2,
  10215. req->param3, 0, req->cookie_val,
  10216. req->mac_id);
  10217. if (QDF_IS_STATUS_ERROR(status)) {
  10218. pdev->pending_fw_obss_stats_response = false;
  10219. return status;
  10220. }
  10221. status =
  10222. qdf_wait_single_event(&pdev->fw_obss_stats_event,
  10223. DP_MAX_SLEEP_TIME);
  10224. if (status != QDF_STATUS_SUCCESS) {
  10225. if (status == QDF_STATUS_E_TIMEOUT)
  10226. qdf_debug("TIMEOUT_OCCURS");
  10227. pdev->pending_fw_obss_stats_response = false;
  10228. return QDF_STATUS_E_TIMEOUT;
  10229. }
  10230. qdf_mem_copy(buf, &pdev->stats.htt_tx_pdev_stats.obss_pd_stats_tlv,
  10231. sizeof(struct cdp_pdev_obss_pd_stats_tlv));
  10232. pdev->pending_fw_obss_stats_response = false;
  10233. return status;
  10234. }
  10235. /**
  10236. * dp_clear_pdev_obss_pd_stats() - Clear pdev obss stats
  10237. * @soc: DP soc handle
  10238. * @pdev_id: id of DP_PDEV handle
  10239. * @req: Pointer to CDP TxRx stats request mac_id will be
  10240. * pre-filled and should not be overwritten
  10241. *
  10242. * Return: status
  10243. */
  10244. static QDF_STATUS
  10245. dp_clear_pdev_obss_pd_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10246. struct cdp_txrx_stats_req *req)
  10247. {
  10248. struct dp_pdev *pdev =
  10249. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10250. pdev_id);
  10251. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10252. if (!pdev)
  10253. return QDF_STATUS_E_INVAL;
  10254. /*
  10255. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10256. * from param0 to param3 according to below rule:
  10257. *
  10258. * PARAM:
  10259. * - config_param0 : start_offset (stats type)
  10260. * - config_param1 : stats bmask from start offset
  10261. * - config_param2 : stats bmask from start offset + 32
  10262. * - config_param3 : stats bmask from start offset + 64
  10263. */
  10264. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_RESET;
  10265. req->param0 = HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10266. req->param1 = 0x00000001;
  10267. return dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10268. req->param1, req->param2, req->param3, 0,
  10269. cookie_val, req->mac_id);
  10270. }
  10271. /**
  10272. * dp_set_pdev_dscp_tid_map_wifi3() - update dscp tid map in pdev
  10273. * @soc_handle: soc handle
  10274. * @pdev_id: id of DP_PDEV handle
  10275. * @map_id: ID of map that needs to be updated
  10276. * @tos: index value in map
  10277. * @tid: tid value passed by the user
  10278. *
  10279. * Return: QDF_STATUS
  10280. */
  10281. static QDF_STATUS
  10282. dp_set_pdev_dscp_tid_map_wifi3(struct cdp_soc_t *soc_handle,
  10283. uint8_t pdev_id,
  10284. uint8_t map_id,
  10285. uint8_t tos, uint8_t tid)
  10286. {
  10287. uint8_t dscp;
  10288. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  10289. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  10290. if (!pdev)
  10291. return QDF_STATUS_E_FAILURE;
  10292. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  10293. pdev->dscp_tid_map[map_id][dscp] = tid;
  10294. if (map_id < soc->num_hw_dscp_tid_map)
  10295. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  10296. map_id, dscp);
  10297. else
  10298. return QDF_STATUS_E_FAILURE;
  10299. return QDF_STATUS_SUCCESS;
  10300. }
  10301. #ifdef WLAN_SYSFS_DP_STATS
  10302. /**
  10303. * dp_sysfs_event_trigger() - Trigger event to wait for firmware
  10304. * stats request response.
  10305. * @soc: soc handle
  10306. * @cookie_val: cookie value
  10307. *
  10308. * Return: QDF_STATUS
  10309. */
  10310. static QDF_STATUS
  10311. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10312. {
  10313. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10314. /* wait for firmware response for sysfs stats request */
  10315. if (cookie_val == DBG_SYSFS_STATS_COOKIE) {
  10316. if (!soc) {
  10317. dp_cdp_err("soc is NULL");
  10318. return QDF_STATUS_E_FAILURE;
  10319. }
  10320. /* wait for event completion */
  10321. status = qdf_wait_single_event(&soc->sysfs_config->sysfs_txrx_fw_request_done,
  10322. WLAN_SYSFS_STAT_REQ_WAIT_MS);
  10323. if (status == QDF_STATUS_SUCCESS)
  10324. dp_cdp_info("sysfs_txrx_fw_request_done event completed");
  10325. else if (status == QDF_STATUS_E_TIMEOUT)
  10326. dp_cdp_warn("sysfs_txrx_fw_request_done event expired");
  10327. else
  10328. dp_cdp_warn("sysfs_txrx_fw_request_done event error code %d", status);
  10329. }
  10330. return status;
  10331. }
  10332. #else /* WLAN_SYSFS_DP_STATS */
  10333. static QDF_STATUS
  10334. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10335. {
  10336. return QDF_STATUS_SUCCESS;
  10337. }
  10338. #endif /* WLAN_SYSFS_DP_STATS */
  10339. /**
  10340. * dp_fw_stats_process() - Process TXRX FW stats request.
  10341. * @vdev: DP VDEV handle
  10342. * @req: stats request
  10343. *
  10344. * Return: QDF_STATUS
  10345. */
  10346. static QDF_STATUS
  10347. dp_fw_stats_process(struct dp_vdev *vdev,
  10348. struct cdp_txrx_stats_req *req)
  10349. {
  10350. struct dp_pdev *pdev = NULL;
  10351. struct dp_soc *soc = NULL;
  10352. uint32_t stats = req->stats;
  10353. uint8_t mac_id = req->mac_id;
  10354. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10355. if (!vdev) {
  10356. DP_TRACE(NONE, "VDEV not found");
  10357. return QDF_STATUS_E_FAILURE;
  10358. }
  10359. pdev = vdev->pdev;
  10360. if (!pdev) {
  10361. DP_TRACE(NONE, "PDEV not found");
  10362. return QDF_STATUS_E_FAILURE;
  10363. }
  10364. soc = pdev->soc;
  10365. if (!soc) {
  10366. DP_TRACE(NONE, "soc not found");
  10367. return QDF_STATUS_E_FAILURE;
  10368. }
  10369. /* In case request is from host sysfs for displaying stats on console */
  10370. if (req->cookie_val == DBG_SYSFS_STATS_COOKIE)
  10371. cookie_val = DBG_SYSFS_STATS_COOKIE;
  10372. /*
  10373. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10374. * from param0 to param3 according to below rule:
  10375. *
  10376. * PARAM:
  10377. * - config_param0 : start_offset (stats type)
  10378. * - config_param1 : stats bmask from start offset
  10379. * - config_param2 : stats bmask from start offset + 32
  10380. * - config_param3 : stats bmask from start offset + 64
  10381. */
  10382. if (req->stats == CDP_TXRX_STATS_0) {
  10383. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  10384. req->param1 = 0xFFFFFFFF;
  10385. req->param2 = 0xFFFFFFFF;
  10386. req->param3 = 0xFFFFFFFF;
  10387. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  10388. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  10389. }
  10390. if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT) {
  10391. dp_h2t_ext_stats_msg_send(pdev,
  10392. HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT,
  10393. req->param0, req->param1, req->param2,
  10394. req->param3, 0, cookie_val,
  10395. mac_id);
  10396. } else {
  10397. dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  10398. req->param1, req->param2, req->param3,
  10399. 0, cookie_val, mac_id);
  10400. }
  10401. dp_sysfs_event_trigger(soc, cookie_val);
  10402. return QDF_STATUS_SUCCESS;
  10403. }
  10404. /**
  10405. * dp_txrx_stats_request - function to map to firmware and host stats
  10406. * @soc_handle: soc handle
  10407. * @vdev_id: virtual device ID
  10408. * @req: stats request
  10409. *
  10410. * Return: QDF_STATUS
  10411. */
  10412. static
  10413. QDF_STATUS dp_txrx_stats_request(struct cdp_soc_t *soc_handle,
  10414. uint8_t vdev_id,
  10415. struct cdp_txrx_stats_req *req)
  10416. {
  10417. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_handle);
  10418. int host_stats;
  10419. int fw_stats;
  10420. enum cdp_stats stats;
  10421. int num_stats;
  10422. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10423. DP_MOD_ID_CDP);
  10424. QDF_STATUS status = QDF_STATUS_E_INVAL;
  10425. if (!vdev || !req) {
  10426. dp_cdp_err("%pK: Invalid vdev/req instance", soc);
  10427. status = QDF_STATUS_E_INVAL;
  10428. goto fail0;
  10429. }
  10430. if (req->mac_id >= WLAN_CFG_MAC_PER_TARGET) {
  10431. dp_err("Invalid mac id request");
  10432. status = QDF_STATUS_E_INVAL;
  10433. goto fail0;
  10434. }
  10435. stats = req->stats;
  10436. if (stats >= CDP_TXRX_MAX_STATS) {
  10437. status = QDF_STATUS_E_INVAL;
  10438. goto fail0;
  10439. }
  10440. /*
  10441. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10442. * has to be updated if new FW HTT stats added
  10443. */
  10444. if (stats > CDP_TXRX_STATS_HTT_MAX)
  10445. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10446. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10447. if (stats >= num_stats) {
  10448. dp_cdp_err("%pK : Invalid stats option: %d", soc, stats);
  10449. status = QDF_STATUS_E_INVAL;
  10450. goto fail0;
  10451. }
  10452. req->stats = stats;
  10453. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10454. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10455. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  10456. stats, fw_stats, host_stats);
  10457. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10458. /* update request with FW stats type */
  10459. req->stats = fw_stats;
  10460. status = dp_fw_stats_process(vdev, req);
  10461. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10462. (host_stats <= TXRX_HOST_STATS_MAX))
  10463. status = dp_print_host_stats(vdev, req, soc);
  10464. else
  10465. dp_cdp_info("%pK: Wrong Input for TxRx Stats", soc);
  10466. fail0:
  10467. if (vdev)
  10468. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10469. return status;
  10470. }
  10471. /**
  10472. * dp_txrx_dump_stats() - Dump statistics
  10473. * @psoc: CDP soc handle
  10474. * @value: Statistics option
  10475. * @level: verbosity level
  10476. */
  10477. static QDF_STATUS dp_txrx_dump_stats(struct cdp_soc_t *psoc, uint16_t value,
  10478. enum qdf_stats_verbosity_level level)
  10479. {
  10480. struct dp_soc *soc =
  10481. (struct dp_soc *)psoc;
  10482. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10483. if (!soc) {
  10484. dp_cdp_err("%pK: soc is NULL", soc);
  10485. return QDF_STATUS_E_INVAL;
  10486. }
  10487. switch (value) {
  10488. case CDP_TXRX_PATH_STATS:
  10489. dp_txrx_path_stats(soc);
  10490. dp_print_soc_interrupt_stats(soc);
  10491. hal_dump_reg_write_stats(soc->hal_soc);
  10492. dp_pdev_print_tx_delay_stats(soc);
  10493. /* Dump usage watermark stats for core TX/RX SRNGs */
  10494. dp_dump_srng_high_wm_stats(soc, (1 << REO_DST));
  10495. dp_print_fisa_stats(soc);
  10496. break;
  10497. case CDP_RX_RING_STATS:
  10498. dp_print_per_ring_stats(soc);
  10499. break;
  10500. case CDP_TXRX_TSO_STATS:
  10501. dp_print_tso_stats(soc, level);
  10502. break;
  10503. case CDP_DUMP_TX_FLOW_POOL_INFO:
  10504. if (level == QDF_STATS_VERBOSITY_LEVEL_HIGH)
  10505. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  10506. else
  10507. dp_tx_dump_flow_pool_info_compact(soc);
  10508. break;
  10509. case CDP_DP_NAPI_STATS:
  10510. dp_print_napi_stats(soc);
  10511. break;
  10512. case CDP_TXRX_DESC_STATS:
  10513. /* TODO: NOT IMPLEMENTED */
  10514. break;
  10515. case CDP_DP_RX_FISA_STATS:
  10516. dp_rx_dump_fisa_stats(soc);
  10517. break;
  10518. case CDP_DP_SWLM_STATS:
  10519. dp_print_swlm_stats(soc);
  10520. break;
  10521. case CDP_DP_TX_HW_LATENCY_STATS:
  10522. dp_pdev_print_tx_delay_stats(soc);
  10523. break;
  10524. default:
  10525. status = QDF_STATUS_E_INVAL;
  10526. break;
  10527. }
  10528. return status;
  10529. }
  10530. #ifdef WLAN_SYSFS_DP_STATS
  10531. static
  10532. void dp_sysfs_get_stat_type(struct dp_soc *soc, uint32_t *mac_id,
  10533. uint32_t *stat_type)
  10534. {
  10535. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10536. *stat_type = soc->sysfs_config->stat_type_requested;
  10537. *mac_id = soc->sysfs_config->mac_id;
  10538. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10539. }
  10540. static
  10541. void dp_sysfs_update_config_buf_params(struct dp_soc *soc,
  10542. uint32_t curr_len,
  10543. uint32_t max_buf_len,
  10544. char *buf)
  10545. {
  10546. qdf_spinlock_acquire(&soc->sysfs_config->sysfs_write_user_buffer);
  10547. /* set sysfs_config parameters */
  10548. soc->sysfs_config->buf = buf;
  10549. soc->sysfs_config->curr_buffer_length = curr_len;
  10550. soc->sysfs_config->max_buffer_length = max_buf_len;
  10551. qdf_spinlock_release(&soc->sysfs_config->sysfs_write_user_buffer);
  10552. }
  10553. static
  10554. QDF_STATUS dp_sysfs_fill_stats(ol_txrx_soc_handle soc_hdl,
  10555. char *buf, uint32_t buf_size)
  10556. {
  10557. uint32_t mac_id = 0;
  10558. uint32_t stat_type = 0;
  10559. uint32_t fw_stats = 0;
  10560. uint32_t host_stats = 0;
  10561. enum cdp_stats stats;
  10562. struct cdp_txrx_stats_req req;
  10563. uint32_t num_stats;
  10564. struct dp_soc *soc = NULL;
  10565. if (!soc_hdl) {
  10566. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10567. return QDF_STATUS_E_INVAL;
  10568. }
  10569. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10570. if (!soc) {
  10571. dp_cdp_err("%pK: soc is NULL", soc);
  10572. return QDF_STATUS_E_INVAL;
  10573. }
  10574. dp_sysfs_get_stat_type(soc, &mac_id, &stat_type);
  10575. stats = stat_type;
  10576. if (stats >= CDP_TXRX_MAX_STATS) {
  10577. dp_cdp_info("sysfs stat type requested is invalid");
  10578. return QDF_STATUS_E_INVAL;
  10579. }
  10580. /*
  10581. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10582. * has to be updated if new FW HTT stats added
  10583. */
  10584. if (stats > CDP_TXRX_MAX_STATS)
  10585. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10586. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10587. if (stats >= num_stats) {
  10588. dp_cdp_err("%pK : Invalid stats option: %d, max num stats: %d",
  10589. soc, stats, num_stats);
  10590. return QDF_STATUS_E_INVAL;
  10591. }
  10592. /* build request */
  10593. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10594. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10595. req.stats = stat_type;
  10596. req.mac_id = mac_id;
  10597. /* request stats to be printed */
  10598. qdf_mutex_acquire(&soc->sysfs_config->sysfs_read_lock);
  10599. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10600. /* update request with FW stats type */
  10601. req.cookie_val = DBG_SYSFS_STATS_COOKIE;
  10602. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10603. (host_stats <= TXRX_HOST_STATS_MAX)) {
  10604. req.cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10605. soc->sysfs_config->process_id = qdf_get_current_pid();
  10606. soc->sysfs_config->printing_mode = PRINTING_MODE_ENABLED;
  10607. }
  10608. dp_sysfs_update_config_buf_params(soc, 0, buf_size, buf);
  10609. dp_txrx_stats_request(soc_hdl, mac_id, &req);
  10610. soc->sysfs_config->process_id = 0;
  10611. soc->sysfs_config->printing_mode = PRINTING_MODE_DISABLED;
  10612. dp_sysfs_update_config_buf_params(soc, 0, 0, NULL);
  10613. qdf_mutex_release(&soc->sysfs_config->sysfs_read_lock);
  10614. return QDF_STATUS_SUCCESS;
  10615. }
  10616. static
  10617. QDF_STATUS dp_sysfs_set_stat_type(ol_txrx_soc_handle soc_hdl,
  10618. uint32_t stat_type, uint32_t mac_id)
  10619. {
  10620. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10621. if (!soc_hdl) {
  10622. dp_cdp_err("%pK: soc is NULL", soc);
  10623. return QDF_STATUS_E_INVAL;
  10624. }
  10625. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10626. soc->sysfs_config->stat_type_requested = stat_type;
  10627. soc->sysfs_config->mac_id = mac_id;
  10628. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10629. return QDF_STATUS_SUCCESS;
  10630. }
  10631. static
  10632. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10633. {
  10634. struct dp_soc *soc;
  10635. QDF_STATUS status;
  10636. if (!soc_hdl) {
  10637. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10638. return QDF_STATUS_E_INVAL;
  10639. }
  10640. soc = soc_hdl;
  10641. soc->sysfs_config = qdf_mem_malloc(sizeof(struct sysfs_stats_config));
  10642. if (!soc->sysfs_config) {
  10643. dp_cdp_err("failed to allocate memory for sysfs_config no memory");
  10644. return QDF_STATUS_E_NOMEM;
  10645. }
  10646. status = qdf_event_create(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10647. /* create event for fw stats request from sysfs */
  10648. if (status != QDF_STATUS_SUCCESS) {
  10649. dp_cdp_err("failed to create event sysfs_txrx_fw_request_done");
  10650. qdf_mem_free(soc->sysfs_config);
  10651. soc->sysfs_config = NULL;
  10652. return QDF_STATUS_E_FAILURE;
  10653. }
  10654. qdf_spinlock_create(&soc->sysfs_config->rw_stats_lock);
  10655. qdf_mutex_create(&soc->sysfs_config->sysfs_read_lock);
  10656. qdf_spinlock_create(&soc->sysfs_config->sysfs_write_user_buffer);
  10657. return QDF_STATUS_SUCCESS;
  10658. }
  10659. static
  10660. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10661. {
  10662. struct dp_soc *soc;
  10663. QDF_STATUS status;
  10664. if (!soc_hdl) {
  10665. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10666. return QDF_STATUS_E_INVAL;
  10667. }
  10668. soc = soc_hdl;
  10669. if (!soc->sysfs_config) {
  10670. dp_cdp_err("soc->sysfs_config is NULL");
  10671. return QDF_STATUS_E_FAILURE;
  10672. }
  10673. status = qdf_event_destroy(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10674. if (status != QDF_STATUS_SUCCESS)
  10675. dp_cdp_err("Failed to destroy event sysfs_txrx_fw_request_done");
  10676. qdf_mutex_destroy(&soc->sysfs_config->sysfs_read_lock);
  10677. qdf_spinlock_destroy(&soc->sysfs_config->rw_stats_lock);
  10678. qdf_spinlock_destroy(&soc->sysfs_config->sysfs_write_user_buffer);
  10679. qdf_mem_free(soc->sysfs_config);
  10680. return QDF_STATUS_SUCCESS;
  10681. }
  10682. #else /* WLAN_SYSFS_DP_STATS */
  10683. static
  10684. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10685. {
  10686. return QDF_STATUS_SUCCESS;
  10687. }
  10688. static
  10689. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10690. {
  10691. return QDF_STATUS_SUCCESS;
  10692. }
  10693. #endif /* WLAN_SYSFS_DP_STATS */
  10694. /**
  10695. * dp_txrx_clear_dump_stats() - clear dumpStats
  10696. * @soc_hdl: soc handle
  10697. * @pdev_id: pdev ID
  10698. * @value: stats option
  10699. *
  10700. * Return: 0 - Success, non-zero - failure
  10701. */
  10702. static
  10703. QDF_STATUS dp_txrx_clear_dump_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  10704. uint8_t value)
  10705. {
  10706. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10707. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10708. if (!soc) {
  10709. dp_err("soc is NULL");
  10710. return QDF_STATUS_E_INVAL;
  10711. }
  10712. switch (value) {
  10713. case CDP_TXRX_TSO_STATS:
  10714. dp_txrx_clear_tso_stats(soc);
  10715. break;
  10716. case CDP_DP_TX_HW_LATENCY_STATS:
  10717. dp_pdev_clear_tx_delay_stats(soc);
  10718. break;
  10719. default:
  10720. status = QDF_STATUS_E_INVAL;
  10721. break;
  10722. }
  10723. return status;
  10724. }
  10725. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  10726. /**
  10727. * dp_update_flow_control_parameters() - API to store datapath
  10728. * config parameters
  10729. * @soc: soc handle
  10730. * @params: ini parameter handle
  10731. *
  10732. * Return: void
  10733. */
  10734. static inline
  10735. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10736. struct cdp_config_params *params)
  10737. {
  10738. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  10739. params->tx_flow_stop_queue_threshold;
  10740. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  10741. params->tx_flow_start_queue_offset;
  10742. }
  10743. #else
  10744. static inline
  10745. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10746. struct cdp_config_params *params)
  10747. {
  10748. }
  10749. #endif
  10750. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  10751. /* Max packet limit for TX Comp packet loop (dp_tx_comp_handler) */
  10752. #define DP_TX_COMP_LOOP_PKT_LIMIT_MAX 1024
  10753. /* Max packet limit for RX REAP Loop (dp_rx_process) */
  10754. #define DP_RX_REAP_LOOP_PKT_LIMIT_MAX 1024
  10755. static
  10756. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10757. struct cdp_config_params *params)
  10758. {
  10759. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit =
  10760. params->tx_comp_loop_pkt_limit;
  10761. if (params->tx_comp_loop_pkt_limit < DP_TX_COMP_LOOP_PKT_LIMIT_MAX)
  10762. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = true;
  10763. else
  10764. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = false;
  10765. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit =
  10766. params->rx_reap_loop_pkt_limit;
  10767. if (params->rx_reap_loop_pkt_limit < DP_RX_REAP_LOOP_PKT_LIMIT_MAX)
  10768. soc->wlan_cfg_ctx->rx_enable_eol_data_check = true;
  10769. else
  10770. soc->wlan_cfg_ctx->rx_enable_eol_data_check = false;
  10771. soc->wlan_cfg_ctx->rx_hp_oos_update_limit =
  10772. params->rx_hp_oos_update_limit;
  10773. dp_info("tx_comp_loop_pkt_limit %u tx_comp_enable_eol_data_check %u rx_reap_loop_pkt_limit %u rx_enable_eol_data_check %u rx_hp_oos_update_limit %u",
  10774. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit,
  10775. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check,
  10776. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit,
  10777. soc->wlan_cfg_ctx->rx_enable_eol_data_check,
  10778. soc->wlan_cfg_ctx->rx_hp_oos_update_limit);
  10779. }
  10780. static void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10781. uint32_t rx_limit)
  10782. {
  10783. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit = tx_limit;
  10784. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit = rx_limit;
  10785. }
  10786. #else
  10787. static inline
  10788. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10789. struct cdp_config_params *params)
  10790. { }
  10791. static inline
  10792. void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10793. uint32_t rx_limit)
  10794. {
  10795. }
  10796. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  10797. /**
  10798. * dp_update_config_parameters() - API to store datapath
  10799. * config parameters
  10800. * @psoc: soc handle
  10801. * @params: ini parameter handle
  10802. *
  10803. * Return: status
  10804. */
  10805. static
  10806. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  10807. struct cdp_config_params *params)
  10808. {
  10809. struct dp_soc *soc = (struct dp_soc *)psoc;
  10810. if (!(soc)) {
  10811. dp_cdp_err("%pK: Invalid handle", soc);
  10812. return QDF_STATUS_E_INVAL;
  10813. }
  10814. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  10815. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  10816. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  10817. soc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload =
  10818. params->p2p_tcp_udp_checksumoffload;
  10819. soc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload =
  10820. params->nan_tcp_udp_checksumoffload;
  10821. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  10822. params->tcp_udp_checksumoffload;
  10823. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  10824. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  10825. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  10826. dp_update_rx_soft_irq_limit_params(soc, params);
  10827. dp_update_flow_control_parameters(soc, params);
  10828. return QDF_STATUS_SUCCESS;
  10829. }
  10830. static struct cdp_wds_ops dp_ops_wds = {
  10831. .vdev_set_wds = dp_vdev_set_wds,
  10832. #ifdef WDS_VENDOR_EXTENSION
  10833. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  10834. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  10835. #endif
  10836. };
  10837. /**
  10838. * dp_txrx_data_tx_cb_set() - set the callback for non standard tx
  10839. * @soc_hdl: datapath soc handle
  10840. * @vdev_id: virtual interface id
  10841. * @callback: callback function
  10842. * @ctxt: callback context
  10843. *
  10844. */
  10845. static void
  10846. dp_txrx_data_tx_cb_set(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10847. ol_txrx_data_tx_cb callback, void *ctxt)
  10848. {
  10849. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10850. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10851. DP_MOD_ID_CDP);
  10852. if (!vdev)
  10853. return;
  10854. vdev->tx_non_std_data_callback.func = callback;
  10855. vdev->tx_non_std_data_callback.ctxt = ctxt;
  10856. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10857. }
  10858. /**
  10859. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  10860. * @soc: datapath soc handle
  10861. * @pdev_id: id of datapath pdev handle
  10862. *
  10863. * Return: opaque pointer to dp txrx handle
  10864. */
  10865. static void *dp_pdev_get_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id)
  10866. {
  10867. struct dp_pdev *pdev =
  10868. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10869. pdev_id);
  10870. if (qdf_unlikely(!pdev))
  10871. return NULL;
  10872. return pdev->dp_txrx_handle;
  10873. }
  10874. /**
  10875. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  10876. * @soc: datapath soc handle
  10877. * @pdev_id: id of datapath pdev handle
  10878. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  10879. *
  10880. * Return: void
  10881. */
  10882. static void
  10883. dp_pdev_set_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id,
  10884. void *dp_txrx_hdl)
  10885. {
  10886. struct dp_pdev *pdev =
  10887. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10888. pdev_id);
  10889. if (!pdev)
  10890. return;
  10891. pdev->dp_txrx_handle = dp_txrx_hdl;
  10892. }
  10893. /**
  10894. * dp_vdev_get_dp_ext_handle() - get dp handle from vdev
  10895. * @soc_hdl: datapath soc handle
  10896. * @vdev_id: vdev id
  10897. *
  10898. * Return: opaque pointer to dp txrx handle
  10899. */
  10900. static void *dp_vdev_get_dp_ext_handle(ol_txrx_soc_handle soc_hdl,
  10901. uint8_t vdev_id)
  10902. {
  10903. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10904. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10905. DP_MOD_ID_CDP);
  10906. void *dp_ext_handle;
  10907. if (!vdev)
  10908. return NULL;
  10909. dp_ext_handle = vdev->vdev_dp_ext_handle;
  10910. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10911. return dp_ext_handle;
  10912. }
  10913. /**
  10914. * dp_vdev_set_dp_ext_handle() - set dp handle in vdev
  10915. * @soc_hdl: datapath soc handle
  10916. * @vdev_id: vdev id
  10917. * @size: size of advance dp handle
  10918. *
  10919. * Return: QDF_STATUS
  10920. */
  10921. static QDF_STATUS
  10922. dp_vdev_set_dp_ext_handle(ol_txrx_soc_handle soc_hdl, uint8_t vdev_id,
  10923. uint16_t size)
  10924. {
  10925. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10926. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10927. DP_MOD_ID_CDP);
  10928. void *dp_ext_handle;
  10929. if (!vdev)
  10930. return QDF_STATUS_E_FAILURE;
  10931. dp_ext_handle = qdf_mem_malloc(size);
  10932. if (!dp_ext_handle) {
  10933. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10934. return QDF_STATUS_E_FAILURE;
  10935. }
  10936. vdev->vdev_dp_ext_handle = dp_ext_handle;
  10937. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10938. return QDF_STATUS_SUCCESS;
  10939. }
  10940. /**
  10941. * dp_vdev_inform_ll_conn() - Inform vdev to add/delete a latency critical
  10942. * connection for this vdev
  10943. * @soc_hdl: CDP soc handle
  10944. * @vdev_id: vdev ID
  10945. * @action: Add/Delete action
  10946. *
  10947. * Return: QDF_STATUS.
  10948. */
  10949. static QDF_STATUS
  10950. dp_vdev_inform_ll_conn(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10951. enum vdev_ll_conn_actions action)
  10952. {
  10953. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10954. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10955. DP_MOD_ID_CDP);
  10956. if (!vdev) {
  10957. dp_err("LL connection action for invalid vdev %d", vdev_id);
  10958. return QDF_STATUS_E_FAILURE;
  10959. }
  10960. switch (action) {
  10961. case CDP_VDEV_LL_CONN_ADD:
  10962. vdev->num_latency_critical_conn++;
  10963. break;
  10964. case CDP_VDEV_LL_CONN_DEL:
  10965. vdev->num_latency_critical_conn--;
  10966. break;
  10967. default:
  10968. dp_err("LL connection action invalid %d", action);
  10969. break;
  10970. }
  10971. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10972. return QDF_STATUS_SUCCESS;
  10973. }
  10974. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  10975. /**
  10976. * dp_soc_set_swlm_enable() - Enable/Disable SWLM if initialized.
  10977. * @soc_hdl: CDP Soc handle
  10978. * @value: Enable/Disable value
  10979. *
  10980. * Return: QDF_STATUS
  10981. */
  10982. static QDF_STATUS dp_soc_set_swlm_enable(struct cdp_soc_t *soc_hdl,
  10983. uint8_t value)
  10984. {
  10985. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10986. if (!soc->swlm.is_init) {
  10987. dp_err("SWLM is not initialized");
  10988. return QDF_STATUS_E_FAILURE;
  10989. }
  10990. soc->swlm.is_enabled = !!value;
  10991. return QDF_STATUS_SUCCESS;
  10992. }
  10993. /**
  10994. * dp_soc_is_swlm_enabled() - Check if SWLM is enabled.
  10995. * @soc_hdl: CDP Soc handle
  10996. *
  10997. * Return: QDF_STATUS
  10998. */
  10999. static uint8_t dp_soc_is_swlm_enabled(struct cdp_soc_t *soc_hdl)
  11000. {
  11001. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11002. return soc->swlm.is_enabled;
  11003. }
  11004. #endif
  11005. /**
  11006. * dp_display_srng_info() - Dump the srng HP TP info
  11007. * @soc_hdl: CDP Soc handle
  11008. *
  11009. * This function dumps the SW hp/tp values for the important rings.
  11010. * HW hp/tp values are not being dumped, since it can lead to
  11011. * READ NOC error when UMAC is in low power state. MCC does not have
  11012. * device force wake working yet.
  11013. *
  11014. * Return: none
  11015. */
  11016. static void dp_display_srng_info(struct cdp_soc_t *soc_hdl)
  11017. {
  11018. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11019. hal_soc_handle_t hal_soc = soc->hal_soc;
  11020. uint32_t hp, tp, i;
  11021. dp_info("SRNG HP-TP data:");
  11022. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  11023. hal_get_sw_hptp(hal_soc, soc->tcl_data_ring[i].hal_srng,
  11024. &tp, &hp);
  11025. dp_info("TCL DATA ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11026. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, i) ==
  11027. INVALID_WBM_RING_NUM)
  11028. continue;
  11029. hal_get_sw_hptp(hal_soc, soc->tx_comp_ring[i].hal_srng,
  11030. &tp, &hp);
  11031. dp_info("TX comp ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11032. }
  11033. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  11034. hal_get_sw_hptp(hal_soc, soc->reo_dest_ring[i].hal_srng,
  11035. &tp, &hp);
  11036. dp_info("REO DST ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11037. }
  11038. hal_get_sw_hptp(hal_soc, soc->reo_exception_ring.hal_srng, &tp, &hp);
  11039. dp_info("REO exception ring: hp=0x%x, tp=0x%x", hp, tp);
  11040. hal_get_sw_hptp(hal_soc, soc->rx_rel_ring.hal_srng, &tp, &hp);
  11041. dp_info("WBM RX release ring: hp=0x%x, tp=0x%x", hp, tp);
  11042. hal_get_sw_hptp(hal_soc, soc->wbm_desc_rel_ring.hal_srng, &tp, &hp);
  11043. dp_info("WBM desc release ring: hp=0x%x, tp=0x%x", hp, tp);
  11044. }
  11045. /**
  11046. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  11047. * @soc_handle: datapath soc handle
  11048. *
  11049. * Return: opaque pointer to external dp (non-core DP)
  11050. */
  11051. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  11052. {
  11053. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11054. return soc->external_txrx_handle;
  11055. }
  11056. /**
  11057. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  11058. * @soc_handle: datapath soc handle
  11059. * @txrx_handle: opaque pointer to external dp (non-core DP)
  11060. *
  11061. * Return: void
  11062. */
  11063. static void
  11064. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  11065. {
  11066. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11067. soc->external_txrx_handle = txrx_handle;
  11068. }
  11069. /**
  11070. * dp_soc_map_pdev_to_lmac() - Save pdev_id to lmac_id mapping
  11071. * @soc_hdl: datapath soc handle
  11072. * @pdev_id: id of the datapath pdev handle
  11073. * @lmac_id: lmac id
  11074. *
  11075. * Return: QDF_STATUS
  11076. */
  11077. static QDF_STATUS
  11078. dp_soc_map_pdev_to_lmac
  11079. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11080. uint32_t lmac_id)
  11081. {
  11082. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11083. wlan_cfg_set_hw_mac_idx(soc->wlan_cfg_ctx,
  11084. pdev_id,
  11085. lmac_id);
  11086. /*Set host PDEV ID for lmac_id*/
  11087. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11088. pdev_id,
  11089. lmac_id);
  11090. return QDF_STATUS_SUCCESS;
  11091. }
  11092. /**
  11093. * dp_soc_handle_pdev_mode_change() - Update pdev to lmac mapping
  11094. * @soc_hdl: datapath soc handle
  11095. * @pdev_id: id of the datapath pdev handle
  11096. * @lmac_id: lmac id
  11097. *
  11098. * In the event of a dynamic mode change, update the pdev to lmac mapping
  11099. *
  11100. * Return: QDF_STATUS
  11101. */
  11102. static QDF_STATUS
  11103. dp_soc_handle_pdev_mode_change
  11104. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11105. uint32_t lmac_id)
  11106. {
  11107. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11108. struct dp_vdev *vdev = NULL;
  11109. uint8_t hw_pdev_id, mac_id;
  11110. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc,
  11111. pdev_id);
  11112. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  11113. if (qdf_unlikely(!pdev))
  11114. return QDF_STATUS_E_FAILURE;
  11115. pdev->lmac_id = lmac_id;
  11116. pdev->target_pdev_id =
  11117. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  11118. dp_info(" mode change %d %d\n", pdev->pdev_id, pdev->lmac_id);
  11119. /*Set host PDEV ID for lmac_id*/
  11120. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11121. pdev->pdev_id,
  11122. lmac_id);
  11123. hw_pdev_id =
  11124. dp_get_target_pdev_id_for_host_pdev_id(soc,
  11125. pdev->pdev_id);
  11126. /*
  11127. * When NSS offload is enabled, send pdev_id->lmac_id
  11128. * and pdev_id to hw_pdev_id to NSS FW
  11129. */
  11130. if (nss_config) {
  11131. mac_id = pdev->lmac_id;
  11132. if (soc->cdp_soc.ol_ops->pdev_update_lmac_n_target_pdev_id)
  11133. soc->cdp_soc.ol_ops->
  11134. pdev_update_lmac_n_target_pdev_id(
  11135. soc->ctrl_psoc,
  11136. &pdev_id, &mac_id, &hw_pdev_id);
  11137. }
  11138. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  11139. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11140. DP_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  11141. hw_pdev_id);
  11142. vdev->lmac_id = pdev->lmac_id;
  11143. }
  11144. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  11145. return QDF_STATUS_SUCCESS;
  11146. }
  11147. /**
  11148. * dp_soc_set_pdev_status_down() - set pdev down/up status
  11149. * @soc: datapath soc handle
  11150. * @pdev_id: id of datapath pdev handle
  11151. * @is_pdev_down: pdev down/up status
  11152. *
  11153. * Return: QDF_STATUS
  11154. */
  11155. static QDF_STATUS
  11156. dp_soc_set_pdev_status_down(struct cdp_soc_t *soc, uint8_t pdev_id,
  11157. bool is_pdev_down)
  11158. {
  11159. struct dp_pdev *pdev =
  11160. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11161. pdev_id);
  11162. if (!pdev)
  11163. return QDF_STATUS_E_FAILURE;
  11164. pdev->is_pdev_down = is_pdev_down;
  11165. return QDF_STATUS_SUCCESS;
  11166. }
  11167. /**
  11168. * dp_get_cfg_capabilities() - get dp capabilities
  11169. * @soc_handle: datapath soc handle
  11170. * @dp_caps: enum for dp capabilities
  11171. *
  11172. * Return: bool to determine if dp caps is enabled
  11173. */
  11174. static bool
  11175. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  11176. enum cdp_capabilities dp_caps)
  11177. {
  11178. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11179. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  11180. }
  11181. #ifdef FEATURE_AST
  11182. static QDF_STATUS
  11183. dp_peer_teardown_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  11184. uint8_t *peer_mac)
  11185. {
  11186. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11187. QDF_STATUS status = QDF_STATUS_SUCCESS;
  11188. struct dp_peer *peer =
  11189. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  11190. DP_MOD_ID_CDP);
  11191. /* Peer can be null for monitor vap mac address */
  11192. if (!peer) {
  11193. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  11194. "%s: Invalid peer\n", __func__);
  11195. return QDF_STATUS_E_FAILURE;
  11196. }
  11197. dp_peer_update_state(soc, peer, DP_PEER_STATE_LOGICAL_DELETE);
  11198. qdf_spin_lock_bh(&soc->ast_lock);
  11199. dp_peer_send_wds_disconnect(soc, peer);
  11200. dp_peer_delete_ast_entries(soc, peer);
  11201. qdf_spin_unlock_bh(&soc->ast_lock);
  11202. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11203. return status;
  11204. }
  11205. #endif
  11206. #ifndef WLAN_SUPPORT_RX_TAG_STATISTICS
  11207. /**
  11208. * dp_dump_pdev_rx_protocol_tag_stats - dump the number of packets tagged for
  11209. * given protocol type (RX_PROTOCOL_TAG_ALL indicates for all protocol)
  11210. * @soc: cdp_soc handle
  11211. * @pdev_id: id of cdp_pdev handle
  11212. * @protocol_type: protocol type for which stats should be displayed
  11213. *
  11214. * Return: none
  11215. */
  11216. static inline void
  11217. dp_dump_pdev_rx_protocol_tag_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  11218. uint16_t protocol_type)
  11219. {
  11220. }
  11221. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  11222. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  11223. /**
  11224. * dp_update_pdev_rx_protocol_tag() - Add/remove a protocol tag that should be
  11225. * applied to the desired protocol type packets
  11226. * @soc: soc handle
  11227. * @pdev_id: id of cdp_pdev handle
  11228. * @enable_rx_protocol_tag: bitmask that indicates what protocol types
  11229. * are enabled for tagging. zero indicates disable feature, non-zero indicates
  11230. * enable feature
  11231. * @protocol_type: new protocol type for which the tag is being added
  11232. * @tag: user configured tag for the new protocol
  11233. *
  11234. * Return: Success
  11235. */
  11236. static inline QDF_STATUS
  11237. dp_update_pdev_rx_protocol_tag(struct cdp_soc_t *soc, uint8_t pdev_id,
  11238. uint32_t enable_rx_protocol_tag,
  11239. uint16_t protocol_type,
  11240. uint16_t tag)
  11241. {
  11242. return QDF_STATUS_SUCCESS;
  11243. }
  11244. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  11245. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  11246. /**
  11247. * dp_set_rx_flow_tag() - add/delete a flow
  11248. * @cdp_soc: CDP soc handle
  11249. * @pdev_id: id of cdp_pdev handle
  11250. * @flow_info: flow tuple that is to be added to/deleted from flow search table
  11251. *
  11252. * Return: Success
  11253. */
  11254. static inline QDF_STATUS
  11255. dp_set_rx_flow_tag(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11256. struct cdp_rx_flow_info *flow_info)
  11257. {
  11258. return QDF_STATUS_SUCCESS;
  11259. }
  11260. /**
  11261. * dp_dump_rx_flow_tag_stats() - dump the number of packets tagged for
  11262. * given flow 5-tuple
  11263. * @cdp_soc: soc handle
  11264. * @pdev_id: id of cdp_pdev handle
  11265. * @flow_info: flow 5-tuple for which stats should be displayed
  11266. *
  11267. * Return: Success
  11268. */
  11269. static inline QDF_STATUS
  11270. dp_dump_rx_flow_tag_stats(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11271. struct cdp_rx_flow_info *flow_info)
  11272. {
  11273. return QDF_STATUS_SUCCESS;
  11274. }
  11275. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  11276. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  11277. uint32_t max_peers,
  11278. uint32_t max_ast_index,
  11279. uint8_t peer_map_unmap_versions)
  11280. {
  11281. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11282. QDF_STATUS status;
  11283. soc->max_peers = max_peers;
  11284. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  11285. status = soc->arch_ops.txrx_peer_map_attach(soc);
  11286. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11287. dp_err("failure in allocating peer tables");
  11288. return QDF_STATUS_E_FAILURE;
  11289. }
  11290. dp_info("max_peers %u, calculated max_peers %u max_ast_index: %u\n",
  11291. max_peers, soc->max_peer_id, max_ast_index);
  11292. status = dp_peer_find_attach(soc);
  11293. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11294. dp_err("Peer find attach failure");
  11295. goto fail;
  11296. }
  11297. soc->peer_map_unmap_versions = peer_map_unmap_versions;
  11298. soc->peer_map_attach_success = TRUE;
  11299. return QDF_STATUS_SUCCESS;
  11300. fail:
  11301. soc->arch_ops.txrx_peer_map_detach(soc);
  11302. return status;
  11303. }
  11304. static QDF_STATUS dp_soc_set_param(struct cdp_soc_t *soc_hdl,
  11305. enum cdp_soc_param_t param,
  11306. uint32_t value)
  11307. {
  11308. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11309. switch (param) {
  11310. case DP_SOC_PARAM_MSDU_EXCEPTION_DESC:
  11311. soc->num_msdu_exception_desc = value;
  11312. dp_info("num_msdu exception_desc %u",
  11313. value);
  11314. break;
  11315. case DP_SOC_PARAM_CMEM_FSE_SUPPORT:
  11316. if (wlan_cfg_is_fst_in_cmem_enabled(soc->wlan_cfg_ctx))
  11317. soc->fst_in_cmem = !!value;
  11318. dp_info("FW supports CMEM FSE %u", value);
  11319. break;
  11320. case DP_SOC_PARAM_MAX_AST_AGEOUT:
  11321. soc->max_ast_ageout_count = value;
  11322. dp_info("Max ast ageout count %u", soc->max_ast_ageout_count);
  11323. break;
  11324. case DP_SOC_PARAM_EAPOL_OVER_CONTROL_PORT:
  11325. soc->eapol_over_control_port = value;
  11326. dp_info("Eapol over control_port:%d",
  11327. soc->eapol_over_control_port);
  11328. break;
  11329. case DP_SOC_PARAM_MULTI_PEER_GRP_CMD_SUPPORT:
  11330. soc->multi_peer_grp_cmd_supported = value;
  11331. dp_info("Multi Peer group command support:%d",
  11332. soc->multi_peer_grp_cmd_supported);
  11333. break;
  11334. case DP_SOC_PARAM_RSSI_DBM_CONV_SUPPORT:
  11335. soc->features.rssi_dbm_conv_support = value;
  11336. dp_info("Rssi dbm conversion support:%u",
  11337. soc->features.rssi_dbm_conv_support);
  11338. break;
  11339. case DP_SOC_PARAM_UMAC_HW_RESET_SUPPORT:
  11340. soc->features.umac_hw_reset_support = value;
  11341. dp_info("UMAC HW reset support :%u",
  11342. soc->features.umac_hw_reset_support);
  11343. break;
  11344. default:
  11345. dp_info("not handled param %d ", param);
  11346. break;
  11347. }
  11348. return QDF_STATUS_SUCCESS;
  11349. }
  11350. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  11351. void *stats_ctx)
  11352. {
  11353. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11354. soc->rate_stats_ctx = (struct cdp_soc_rate_stats_ctx *)stats_ctx;
  11355. }
  11356. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11357. /**
  11358. * dp_peer_flush_rate_stats_req() - Flush peer rate stats
  11359. * @soc: Datapath SOC handle
  11360. * @peer: Datapath peer
  11361. * @arg: argument to iter function
  11362. *
  11363. * Return: QDF_STATUS
  11364. */
  11365. static void
  11366. dp_peer_flush_rate_stats_req(struct dp_soc *soc, struct dp_peer *peer,
  11367. void *arg)
  11368. {
  11369. if (peer->bss_peer)
  11370. return;
  11371. dp_wdi_event_handler(
  11372. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11373. soc, dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11374. peer->peer_id,
  11375. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11376. }
  11377. /**
  11378. * dp_flush_rate_stats_req() - Flush peer rate stats in pdev
  11379. * @soc_hdl: Datapath SOC handle
  11380. * @pdev_id: pdev_id
  11381. *
  11382. * Return: QDF_STATUS
  11383. */
  11384. static QDF_STATUS dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11385. uint8_t pdev_id)
  11386. {
  11387. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11388. struct dp_pdev *pdev =
  11389. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11390. pdev_id);
  11391. if (!pdev)
  11392. return QDF_STATUS_E_FAILURE;
  11393. dp_pdev_iterate_peer(pdev, dp_peer_flush_rate_stats_req, NULL,
  11394. DP_MOD_ID_CDP);
  11395. return QDF_STATUS_SUCCESS;
  11396. }
  11397. #else
  11398. static inline QDF_STATUS
  11399. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11400. uint8_t pdev_id)
  11401. {
  11402. return QDF_STATUS_SUCCESS;
  11403. }
  11404. #endif
  11405. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11406. #ifdef WLAN_FEATURE_11BE_MLO
  11407. /**
  11408. * dp_get_peer_extd_rate_link_stats() - function to get peer
  11409. * extended rate and link stats
  11410. * @soc_hdl: dp soc handler
  11411. * @mac_addr: mac address of peer
  11412. *
  11413. * Return: QDF_STATUS
  11414. */
  11415. static QDF_STATUS
  11416. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11417. {
  11418. uint8_t i;
  11419. struct dp_peer *link_peer;
  11420. struct dp_soc *link_peer_soc;
  11421. struct dp_mld_link_peers link_peers_info;
  11422. struct dp_peer *peer = NULL;
  11423. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11424. struct cdp_peer_info peer_info = { 0 };
  11425. if (!mac_addr) {
  11426. dp_err("NULL peer mac addr\n");
  11427. return QDF_STATUS_E_FAILURE;
  11428. }
  11429. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  11430. CDP_WILD_PEER_TYPE);
  11431. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  11432. if (!peer) {
  11433. dp_err("Invalid peer\n");
  11434. return QDF_STATUS_E_FAILURE;
  11435. }
  11436. if (IS_MLO_DP_MLD_PEER(peer)) {
  11437. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  11438. &link_peers_info,
  11439. DP_MOD_ID_CDP);
  11440. for (i = 0; i < link_peers_info.num_links; i++) {
  11441. link_peer = link_peers_info.link_peers[i];
  11442. link_peer_soc = link_peer->vdev->pdev->soc;
  11443. dp_wdi_event_handler(WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11444. link_peer_soc,
  11445. dp_monitor_peer_get_peerstats_ctx
  11446. (link_peer_soc, link_peer),
  11447. link_peer->peer_id,
  11448. WDI_NO_VAL,
  11449. link_peer->vdev->pdev->pdev_id);
  11450. }
  11451. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  11452. } else {
  11453. dp_wdi_event_handler(
  11454. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11455. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11456. peer->peer_id,
  11457. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11458. }
  11459. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11460. return QDF_STATUS_SUCCESS;
  11461. }
  11462. #else
  11463. static QDF_STATUS
  11464. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11465. {
  11466. struct dp_peer *peer = NULL;
  11467. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11468. if (!mac_addr) {
  11469. dp_err("NULL peer mac addr\n");
  11470. return QDF_STATUS_E_FAILURE;
  11471. }
  11472. peer = dp_peer_find_hash_find(soc, mac_addr, 0,
  11473. DP_VDEV_ALL, DP_MOD_ID_CDP);
  11474. if (!peer) {
  11475. dp_err("Invalid peer\n");
  11476. return QDF_STATUS_E_FAILURE;
  11477. }
  11478. dp_wdi_event_handler(
  11479. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11480. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11481. peer->peer_id,
  11482. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11483. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11484. return QDF_STATUS_SUCCESS;
  11485. }
  11486. #endif
  11487. #else
  11488. static inline QDF_STATUS
  11489. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11490. {
  11491. return QDF_STATUS_SUCCESS;
  11492. }
  11493. #endif
  11494. static void *dp_peer_get_peerstats_ctx(struct cdp_soc_t *soc_hdl,
  11495. uint8_t vdev_id,
  11496. uint8_t *mac_addr)
  11497. {
  11498. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11499. struct dp_peer *peer;
  11500. void *peerstats_ctx = NULL;
  11501. if (mac_addr) {
  11502. peer = dp_peer_find_hash_find(soc, mac_addr,
  11503. 0, vdev_id,
  11504. DP_MOD_ID_CDP);
  11505. if (!peer)
  11506. return NULL;
  11507. if (!IS_MLO_DP_MLD_PEER(peer))
  11508. peerstats_ctx = dp_monitor_peer_get_peerstats_ctx(soc,
  11509. peer);
  11510. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11511. }
  11512. return peerstats_ctx;
  11513. }
  11514. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11515. static QDF_STATUS dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11516. uint8_t pdev_id,
  11517. void *buf)
  11518. {
  11519. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  11520. (struct dp_soc *)soc, buf, HTT_INVALID_PEER,
  11521. WDI_NO_VAL, pdev_id);
  11522. return QDF_STATUS_SUCCESS;
  11523. }
  11524. #else
  11525. static inline QDF_STATUS
  11526. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11527. uint8_t pdev_id,
  11528. void *buf)
  11529. {
  11530. return QDF_STATUS_SUCCESS;
  11531. }
  11532. #endif
  11533. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  11534. {
  11535. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11536. return soc->rate_stats_ctx;
  11537. }
  11538. /**
  11539. * dp_get_cfg() - get dp cfg
  11540. * @soc: cdp soc handle
  11541. * @cfg: cfg enum
  11542. *
  11543. * Return: cfg value
  11544. */
  11545. static uint32_t dp_get_cfg(struct cdp_soc_t *soc, enum cdp_dp_cfg cfg)
  11546. {
  11547. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  11548. uint32_t value = 0;
  11549. switch (cfg) {
  11550. case cfg_dp_enable_data_stall:
  11551. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  11552. break;
  11553. case cfg_dp_enable_p2p_ip_tcp_udp_checksum_offload:
  11554. value = dpsoc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload;
  11555. break;
  11556. case cfg_dp_enable_nan_ip_tcp_udp_checksum_offload:
  11557. value = dpsoc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload;
  11558. break;
  11559. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  11560. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  11561. break;
  11562. case cfg_dp_disable_legacy_mode_csum_offload:
  11563. value = dpsoc->wlan_cfg_ctx->
  11564. legacy_mode_checksumoffload_disable;
  11565. break;
  11566. case cfg_dp_tso_enable:
  11567. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  11568. break;
  11569. case cfg_dp_lro_enable:
  11570. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  11571. break;
  11572. case cfg_dp_gro_enable:
  11573. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  11574. break;
  11575. case cfg_dp_tc_based_dyn_gro_enable:
  11576. value = dpsoc->wlan_cfg_ctx->tc_based_dynamic_gro;
  11577. break;
  11578. case cfg_dp_tc_ingress_prio:
  11579. value = dpsoc->wlan_cfg_ctx->tc_ingress_prio;
  11580. break;
  11581. case cfg_dp_sg_enable:
  11582. value = dpsoc->wlan_cfg_ctx->sg_enabled;
  11583. break;
  11584. case cfg_dp_tx_flow_start_queue_offset:
  11585. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  11586. break;
  11587. case cfg_dp_tx_flow_stop_queue_threshold:
  11588. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  11589. break;
  11590. case cfg_dp_disable_intra_bss_fwd:
  11591. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  11592. break;
  11593. case cfg_dp_pktlog_buffer_size:
  11594. value = dpsoc->wlan_cfg_ctx->pktlog_buffer_size;
  11595. break;
  11596. case cfg_dp_wow_check_rx_pending:
  11597. value = dpsoc->wlan_cfg_ctx->wow_check_rx_pending_enable;
  11598. break;
  11599. default:
  11600. value = 0;
  11601. }
  11602. return value;
  11603. }
  11604. #ifdef PEER_FLOW_CONTROL
  11605. /**
  11606. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  11607. * @soc_handle: datapath soc handle
  11608. * @pdev_id: id of datapath pdev handle
  11609. * @param: ol ath params
  11610. * @value: value of the flag
  11611. * @buff: Buffer to be passed
  11612. *
  11613. * Implemented this function same as legacy function. In legacy code, single
  11614. * function is used to display stats and update pdev params.
  11615. *
  11616. * Return: 0 for success. nonzero for failure.
  11617. */
  11618. static uint32_t dp_tx_flow_ctrl_configure_pdev(struct cdp_soc_t *soc_handle,
  11619. uint8_t pdev_id,
  11620. enum _dp_param_t param,
  11621. uint32_t value, void *buff)
  11622. {
  11623. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11624. struct dp_pdev *pdev =
  11625. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11626. pdev_id);
  11627. if (qdf_unlikely(!pdev))
  11628. return 1;
  11629. soc = pdev->soc;
  11630. if (!soc)
  11631. return 1;
  11632. switch (param) {
  11633. #ifdef QCA_ENH_V3_STATS_SUPPORT
  11634. case DP_PARAM_VIDEO_DELAY_STATS_FC:
  11635. if (value)
  11636. pdev->delay_stats_flag = true;
  11637. else
  11638. pdev->delay_stats_flag = false;
  11639. break;
  11640. case DP_PARAM_VIDEO_STATS_FC:
  11641. qdf_print("------- TID Stats ------\n");
  11642. dp_pdev_print_tid_stats(pdev);
  11643. qdf_print("------ Delay Stats ------\n");
  11644. dp_pdev_print_delay_stats(pdev);
  11645. qdf_print("------ Rx Error Stats ------\n");
  11646. dp_pdev_print_rx_error_stats(pdev);
  11647. break;
  11648. #endif
  11649. case DP_PARAM_TOTAL_Q_SIZE:
  11650. {
  11651. uint32_t tx_min, tx_max;
  11652. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  11653. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  11654. if (!buff) {
  11655. if ((value >= tx_min) && (value <= tx_max)) {
  11656. pdev->num_tx_allowed = value;
  11657. } else {
  11658. dp_tx_info("%pK: Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  11659. soc, tx_min, tx_max);
  11660. break;
  11661. }
  11662. } else {
  11663. *(int *)buff = pdev->num_tx_allowed;
  11664. }
  11665. }
  11666. break;
  11667. default:
  11668. dp_tx_info("%pK: not handled param %d ", soc, param);
  11669. break;
  11670. }
  11671. return 0;
  11672. }
  11673. #endif
  11674. /**
  11675. * dp_set_pdev_pcp_tid_map_wifi3() - update pcp tid map in pdev
  11676. * @psoc: dp soc handle
  11677. * @pdev_id: id of DP_PDEV handle
  11678. * @pcp: pcp value
  11679. * @tid: tid value passed by the user
  11680. *
  11681. * Return: QDF_STATUS_SUCCESS on success
  11682. */
  11683. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(ol_txrx_soc_handle psoc,
  11684. uint8_t pdev_id,
  11685. uint8_t pcp, uint8_t tid)
  11686. {
  11687. struct dp_soc *soc = (struct dp_soc *)psoc;
  11688. soc->pcp_tid_map[pcp] = tid;
  11689. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  11690. return QDF_STATUS_SUCCESS;
  11691. }
  11692. /**
  11693. * dp_set_vdev_pcp_tid_map_wifi3() - update pcp tid map in vdev
  11694. * @soc_hdl: DP soc handle
  11695. * @vdev_id: id of DP_VDEV handle
  11696. * @pcp: pcp value
  11697. * @tid: tid value passed by the user
  11698. *
  11699. * Return: QDF_STATUS_SUCCESS on success
  11700. */
  11701. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_soc_t *soc_hdl,
  11702. uint8_t vdev_id,
  11703. uint8_t pcp, uint8_t tid)
  11704. {
  11705. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11706. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  11707. DP_MOD_ID_CDP);
  11708. if (!vdev)
  11709. return QDF_STATUS_E_FAILURE;
  11710. vdev->pcp_tid_map[pcp] = tid;
  11711. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  11712. return QDF_STATUS_SUCCESS;
  11713. }
  11714. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  11715. static void dp_drain_txrx(struct cdp_soc_t *soc_handle)
  11716. {
  11717. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11718. uint32_t cur_tx_limit, cur_rx_limit;
  11719. uint32_t budget = 0xffff;
  11720. uint32_t val;
  11721. int i;
  11722. int cpu = dp_srng_get_cpu();
  11723. cur_tx_limit = soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit;
  11724. cur_rx_limit = soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit;
  11725. /* Temporarily increase soft irq limits when going to drain
  11726. * the UMAC/LMAC SRNGs and restore them after polling.
  11727. * Though the budget is on higher side, the TX/RX reaping loops
  11728. * will not execute longer as both TX and RX would be suspended
  11729. * by the time this API is called.
  11730. */
  11731. dp_update_soft_irq_limits(soc, budget, budget);
  11732. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  11733. dp_service_srngs(&soc->intr_ctx[i], budget, cpu);
  11734. dp_update_soft_irq_limits(soc, cur_tx_limit, cur_rx_limit);
  11735. /* Do a dummy read at offset 0; this will ensure all
  11736. * pendings writes(HP/TP) are flushed before read returns.
  11737. */
  11738. val = HAL_REG_READ((struct hal_soc *)soc->hal_soc, 0);
  11739. dp_debug("Register value at offset 0: %u\n", val);
  11740. }
  11741. #endif
  11742. #ifdef DP_UMAC_HW_RESET_SUPPORT
  11743. /**
  11744. * dp_reset_interrupt_ring_masks() - Reset rx interrupt masks
  11745. * @soc: dp soc handle
  11746. *
  11747. * Return: void
  11748. */
  11749. static void dp_reset_interrupt_ring_masks(struct dp_soc *soc)
  11750. {
  11751. struct dp_intr_bkp *intr_bkp;
  11752. struct dp_intr *intr_ctx;
  11753. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11754. int i;
  11755. intr_bkp =
  11756. (struct dp_intr_bkp *)qdf_mem_malloc_atomic(sizeof(struct dp_intr_bkp) *
  11757. num_ctxt);
  11758. qdf_assert_always(intr_bkp);
  11759. soc->umac_reset_ctx.intr_ctx_bkp = intr_bkp;
  11760. for (i = 0; i < num_ctxt; i++) {
  11761. intr_ctx = &soc->intr_ctx[i];
  11762. intr_bkp->tx_ring_mask = intr_ctx->tx_ring_mask;
  11763. intr_bkp->rx_ring_mask = intr_ctx->rx_ring_mask;
  11764. intr_bkp->rx_mon_ring_mask = intr_ctx->rx_mon_ring_mask;
  11765. intr_bkp->rx_err_ring_mask = intr_ctx->rx_err_ring_mask;
  11766. intr_bkp->rx_wbm_rel_ring_mask = intr_ctx->rx_wbm_rel_ring_mask;
  11767. intr_bkp->reo_status_ring_mask = intr_ctx->reo_status_ring_mask;
  11768. intr_bkp->rxdma2host_ring_mask = intr_ctx->rxdma2host_ring_mask;
  11769. intr_bkp->host2rxdma_ring_mask = intr_ctx->host2rxdma_ring_mask;
  11770. intr_bkp->host2rxdma_mon_ring_mask =
  11771. intr_ctx->host2rxdma_mon_ring_mask;
  11772. intr_bkp->tx_mon_ring_mask = intr_ctx->tx_mon_ring_mask;
  11773. intr_ctx->tx_ring_mask = 0;
  11774. intr_ctx->rx_ring_mask = 0;
  11775. intr_ctx->rx_mon_ring_mask = 0;
  11776. intr_ctx->rx_err_ring_mask = 0;
  11777. intr_ctx->rx_wbm_rel_ring_mask = 0;
  11778. intr_ctx->reo_status_ring_mask = 0;
  11779. intr_ctx->rxdma2host_ring_mask = 0;
  11780. intr_ctx->host2rxdma_ring_mask = 0;
  11781. intr_ctx->host2rxdma_mon_ring_mask = 0;
  11782. intr_ctx->tx_mon_ring_mask = 0;
  11783. intr_bkp++;
  11784. }
  11785. }
  11786. /**
  11787. * dp_restore_interrupt_ring_masks() - Restore rx interrupt masks
  11788. * @soc: dp soc handle
  11789. *
  11790. * Return: void
  11791. */
  11792. static void dp_restore_interrupt_ring_masks(struct dp_soc *soc)
  11793. {
  11794. struct dp_intr_bkp *intr_bkp = soc->umac_reset_ctx.intr_ctx_bkp;
  11795. struct dp_intr_bkp *intr_bkp_base = intr_bkp;
  11796. struct dp_intr *intr_ctx;
  11797. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11798. int i;
  11799. qdf_assert_always(intr_bkp);
  11800. for (i = 0; i < num_ctxt; i++) {
  11801. intr_ctx = &soc->intr_ctx[i];
  11802. intr_ctx->tx_ring_mask = intr_bkp->tx_ring_mask;
  11803. intr_ctx->rx_ring_mask = intr_bkp->rx_ring_mask;
  11804. intr_ctx->rx_mon_ring_mask = intr_bkp->rx_mon_ring_mask;
  11805. intr_ctx->rx_err_ring_mask = intr_bkp->rx_err_ring_mask;
  11806. intr_ctx->rx_wbm_rel_ring_mask = intr_bkp->rx_wbm_rel_ring_mask;
  11807. intr_ctx->reo_status_ring_mask = intr_bkp->reo_status_ring_mask;
  11808. intr_ctx->rxdma2host_ring_mask = intr_bkp->rxdma2host_ring_mask;
  11809. intr_ctx->host2rxdma_ring_mask = intr_bkp->host2rxdma_ring_mask;
  11810. intr_ctx->host2rxdma_mon_ring_mask =
  11811. intr_bkp->host2rxdma_mon_ring_mask;
  11812. intr_ctx->tx_mon_ring_mask = intr_bkp->tx_mon_ring_mask;
  11813. intr_bkp++;
  11814. }
  11815. qdf_mem_free(intr_bkp_base);
  11816. soc->umac_reset_ctx.intr_ctx_bkp = NULL;
  11817. }
  11818. /**
  11819. * dp_resume_tx_hardstart() - Restore the old Tx hardstart functions
  11820. * @soc: dp soc handle
  11821. *
  11822. * Return: void
  11823. */
  11824. static void dp_resume_tx_hardstart(struct dp_soc *soc)
  11825. {
  11826. struct dp_vdev *vdev;
  11827. struct ol_txrx_hardtart_ctxt ctxt = {0};
  11828. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11829. int i;
  11830. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11831. struct dp_pdev *pdev = soc->pdev_list[i];
  11832. if (!pdev)
  11833. continue;
  11834. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11835. uint8_t vdev_id = vdev->vdev_id;
  11836. dp_vdev_fetch_tx_handler(vdev, soc, &ctxt);
  11837. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  11838. vdev_id,
  11839. &ctxt);
  11840. }
  11841. }
  11842. }
  11843. /**
  11844. * dp_pause_tx_hardstart() - Register Tx hardstart functions to drop packets
  11845. * @soc: dp soc handle
  11846. *
  11847. * Return: void
  11848. */
  11849. static void dp_pause_tx_hardstart(struct dp_soc *soc)
  11850. {
  11851. struct dp_vdev *vdev;
  11852. struct ol_txrx_hardtart_ctxt ctxt;
  11853. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11854. int i;
  11855. ctxt.tx = &dp_tx_drop;
  11856. ctxt.tx_fast = &dp_tx_drop;
  11857. ctxt.tx_exception = &dp_tx_exc_drop;
  11858. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11859. struct dp_pdev *pdev = soc->pdev_list[i];
  11860. if (!pdev)
  11861. continue;
  11862. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11863. uint8_t vdev_id = vdev->vdev_id;
  11864. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  11865. vdev_id,
  11866. &ctxt);
  11867. }
  11868. }
  11869. }
  11870. /**
  11871. * dp_unregister_notify_umac_pre_reset_fw_callback() - unregister notify_fw_cb
  11872. * @soc: dp soc handle
  11873. *
  11874. * Return: void
  11875. */
  11876. static inline
  11877. void dp_unregister_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  11878. {
  11879. soc->notify_fw_callback = NULL;
  11880. }
  11881. /**
  11882. * dp_check_n_notify_umac_prereset_done() - Send pre reset done to firmware
  11883. * @soc: dp soc handle
  11884. *
  11885. * Return: void
  11886. */
  11887. static inline
  11888. void dp_check_n_notify_umac_prereset_done(struct dp_soc *soc)
  11889. {
  11890. /* Some Cpu(s) is processing the umac rings*/
  11891. if (soc->service_rings_running)
  11892. return;
  11893. /* Notify the firmware that Umac pre reset is complete */
  11894. dp_umac_reset_notify_action_completion(soc,
  11895. UMAC_RESET_ACTION_DO_PRE_RESET);
  11896. /* Unregister the callback */
  11897. dp_unregister_notify_umac_pre_reset_fw_callback(soc);
  11898. }
  11899. /**
  11900. * dp_register_notify_umac_pre_reset_fw_callback() - register notify_fw_cb
  11901. * @soc: dp soc handle
  11902. *
  11903. * Return: void
  11904. */
  11905. static inline
  11906. void dp_register_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  11907. {
  11908. soc->notify_fw_callback = dp_check_n_notify_umac_prereset_done;
  11909. }
  11910. #ifdef DP_UMAC_HW_HARD_RESET
  11911. /**
  11912. * dp_set_umac_regs() - Reinitialize host umac registers
  11913. * @soc: dp soc handle
  11914. *
  11915. * Return: void
  11916. */
  11917. static void dp_set_umac_regs(struct dp_soc *soc)
  11918. {
  11919. int i;
  11920. struct hal_reo_params reo_params;
  11921. qdf_mem_zero(&reo_params, sizeof(reo_params));
  11922. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  11923. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  11924. &reo_params.remap1,
  11925. &reo_params.remap2))
  11926. reo_params.rx_hash_enabled = true;
  11927. else
  11928. reo_params.rx_hash_enabled = false;
  11929. }
  11930. reo_params.reo_qref = &soc->reo_qref;
  11931. hal_reo_setup(soc->hal_soc, &reo_params, 0);
  11932. soc->arch_ops.dp_cc_reg_cfg_init(soc, true);
  11933. for (i = 0; i < PCP_TID_MAP_MAX; i++)
  11934. hal_tx_update_pcp_tid_map(soc->hal_soc, soc->pcp_tid_map[i], i);
  11935. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11936. struct dp_vdev *vdev = NULL;
  11937. struct dp_pdev *pdev = soc->pdev_list[i];
  11938. if (!pdev)
  11939. continue;
  11940. for (i = 0; i < soc->num_hw_dscp_tid_map; i++)
  11941. hal_tx_set_dscp_tid_map(soc->hal_soc,
  11942. pdev->dscp_tid_map[i], i);
  11943. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11944. soc->arch_ops.dp_bank_reconfig(soc, vdev);
  11945. soc->arch_ops.dp_reconfig_tx_vdev_mcast_ctrl(soc,
  11946. vdev);
  11947. }
  11948. }
  11949. }
  11950. #else
  11951. static void dp_set_umac_regs(struct dp_soc *soc)
  11952. {
  11953. }
  11954. #endif
  11955. /**
  11956. * dp_reinit_rings() - Reinitialize host managed rings
  11957. * @soc: dp soc handle
  11958. *
  11959. * Return: QDF_STATUS
  11960. */
  11961. static void dp_reinit_rings(struct dp_soc *soc)
  11962. {
  11963. unsigned long end;
  11964. dp_soc_srng_deinit(soc);
  11965. dp_hw_link_desc_ring_deinit(soc);
  11966. /* Busy wait for 2 ms to make sure the rings are in idle state
  11967. * before we enable them again
  11968. */
  11969. end = jiffies + msecs_to_jiffies(2);
  11970. while (time_before(jiffies, end))
  11971. ;
  11972. dp_hw_link_desc_ring_init(soc);
  11973. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  11974. dp_soc_srng_init(soc);
  11975. }
  11976. /**
  11977. * dp_umac_reset_handle_pre_reset() - Handle Umac prereset interrupt from FW
  11978. * @soc: dp soc handle
  11979. *
  11980. * Return: QDF_STATUS
  11981. */
  11982. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc)
  11983. {
  11984. dp_reset_interrupt_ring_masks(soc);
  11985. dp_pause_tx_hardstart(soc);
  11986. dp_pause_reo_send_cmd(soc);
  11987. dp_check_n_notify_umac_prereset_done(soc);
  11988. soc->umac_reset_ctx.nbuf_list = NULL;
  11989. return QDF_STATUS_SUCCESS;
  11990. }
  11991. /**
  11992. * dp_umac_reset_handle_post_reset() - Handle Umac postreset interrupt from FW
  11993. * @soc: dp soc handle
  11994. *
  11995. * Return: QDF_STATUS
  11996. */
  11997. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc)
  11998. {
  11999. if (!soc->umac_reset_ctx.skel_enable) {
  12000. qdf_nbuf_t *nbuf_list = &soc->umac_reset_ctx.nbuf_list;
  12001. dp_set_umac_regs(soc);
  12002. dp_reinit_rings(soc);
  12003. dp_rx_desc_reuse(soc, nbuf_list);
  12004. dp_cleanup_reo_cmd_module(soc);
  12005. dp_tx_desc_pool_cleanup(soc, nbuf_list);
  12006. dp_reset_tid_q_setup(soc);
  12007. }
  12008. return dp_umac_reset_notify_action_completion(soc,
  12009. UMAC_RESET_ACTION_DO_POST_RESET_START);
  12010. }
  12011. /**
  12012. * dp_umac_reset_handle_post_reset_complete() - Handle Umac postreset_complete
  12013. * interrupt from FW
  12014. * @soc: dp soc handle
  12015. *
  12016. * Return: QDF_STATUS
  12017. */
  12018. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc)
  12019. {
  12020. QDF_STATUS status;
  12021. qdf_nbuf_t nbuf_list = soc->umac_reset_ctx.nbuf_list;
  12022. soc->umac_reset_ctx.nbuf_list = NULL;
  12023. dp_resume_reo_send_cmd(soc);
  12024. dp_restore_interrupt_ring_masks(soc);
  12025. dp_resume_tx_hardstart(soc);
  12026. status = dp_umac_reset_notify_action_completion(soc,
  12027. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  12028. while (nbuf_list) {
  12029. qdf_nbuf_t nbuf = nbuf_list->next;
  12030. qdf_nbuf_free(nbuf_list);
  12031. nbuf_list = nbuf;
  12032. }
  12033. dp_umac_reset_info("Umac reset done on soc %pK\n prereset : %u us\n"
  12034. "postreset : %u us \n postreset complete: %u us \n",
  12035. soc,
  12036. soc->umac_reset_ctx.ts.pre_reset_done -
  12037. soc->umac_reset_ctx.ts.pre_reset_start,
  12038. soc->umac_reset_ctx.ts.post_reset_done -
  12039. soc->umac_reset_ctx.ts.post_reset_start,
  12040. soc->umac_reset_ctx.ts.post_reset_complete_done -
  12041. soc->umac_reset_ctx.ts.post_reset_complete_start);
  12042. return status;
  12043. }
  12044. #endif
  12045. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  12046. static void
  12047. dp_set_pkt_capture_mode(struct cdp_soc_t *soc_handle, bool val)
  12048. {
  12049. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  12050. soc->wlan_cfg_ctx->pkt_capture_mode = val;
  12051. }
  12052. #endif
  12053. #ifdef HW_TX_DELAY_STATS_ENABLE
  12054. /**
  12055. * dp_enable_disable_vdev_tx_delay_stats() - Start/Stop tx delay stats capture
  12056. * @soc_hdl: DP soc handle
  12057. * @vdev_id: vdev id
  12058. * @value: value
  12059. *
  12060. * Return: None
  12061. */
  12062. static void
  12063. dp_enable_disable_vdev_tx_delay_stats(struct cdp_soc_t *soc_hdl,
  12064. uint8_t vdev_id,
  12065. uint8_t value)
  12066. {
  12067. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12068. struct dp_vdev *vdev = NULL;
  12069. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12070. if (!vdev)
  12071. return;
  12072. vdev->hw_tx_delay_stats_enabled = value;
  12073. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12074. }
  12075. /**
  12076. * dp_check_vdev_tx_delay_stats_enabled() - check the feature is enabled or not
  12077. * @soc_hdl: DP soc handle
  12078. * @vdev_id: vdev id
  12079. *
  12080. * Return: 1 if enabled, 0 if disabled
  12081. */
  12082. static uint8_t
  12083. dp_check_vdev_tx_delay_stats_enabled(struct cdp_soc_t *soc_hdl,
  12084. uint8_t vdev_id)
  12085. {
  12086. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12087. struct dp_vdev *vdev;
  12088. uint8_t ret_val = 0;
  12089. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12090. if (!vdev)
  12091. return ret_val;
  12092. ret_val = vdev->hw_tx_delay_stats_enabled;
  12093. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12094. return ret_val;
  12095. }
  12096. #endif
  12097. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12098. static void
  12099. dp_recovery_vdev_flush_peers(struct cdp_soc_t *cdp_soc,
  12100. uint8_t vdev_id,
  12101. bool mlo_peers_only)
  12102. {
  12103. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  12104. struct dp_vdev *vdev;
  12105. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12106. if (!vdev)
  12107. return;
  12108. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, mlo_peers_only);
  12109. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12110. }
  12111. #endif
  12112. #ifdef QCA_GET_TSF_VIA_REG
  12113. /**
  12114. * dp_get_tsf_time() - get tsf time
  12115. * @soc_hdl: Datapath soc handle
  12116. * @tsf_id: TSF identifier
  12117. * @mac_id: mac_id
  12118. * @tsf: pointer to update tsf value
  12119. * @tsf_sync_soc_time: pointer to update tsf sync time
  12120. *
  12121. * Return: None.
  12122. */
  12123. static inline void
  12124. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12125. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12126. {
  12127. hal_get_tsf_time(((struct dp_soc *)soc_hdl)->hal_soc, tsf_id, mac_id,
  12128. tsf, tsf_sync_soc_time);
  12129. }
  12130. #else
  12131. static inline void
  12132. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12133. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12134. {
  12135. }
  12136. #endif
  12137. /**
  12138. * dp_get_tsf2_scratch_reg() - get tsf2 offset from the scratch register
  12139. * @soc_hdl: Datapath soc handle
  12140. * @mac_id: mac_id
  12141. * @value: pointer to update tsf2 offset value
  12142. *
  12143. * Return: None.
  12144. */
  12145. static inline void
  12146. dp_get_tsf2_scratch_reg(struct cdp_soc_t *soc_hdl, uint8_t mac_id,
  12147. uint64_t *value)
  12148. {
  12149. hal_get_tsf2_offset(((struct dp_soc *)soc_hdl)->hal_soc, mac_id, value);
  12150. }
  12151. /**
  12152. * dp_get_tqm_scratch_reg() - get tqm offset from the scratch register
  12153. * @soc_hdl: Datapath soc handle
  12154. * @value: pointer to update tqm offset value
  12155. *
  12156. * Return: None.
  12157. */
  12158. static inline void
  12159. dp_get_tqm_scratch_reg(struct cdp_soc_t *soc_hdl, uint64_t *value)
  12160. {
  12161. hal_get_tqm_offset(((struct dp_soc *)soc_hdl)->hal_soc, value);
  12162. }
  12163. /**
  12164. * dp_set_tx_pause() - Pause or resume tx path
  12165. * @soc_hdl: Datapath soc handle
  12166. * @flag: set or clear is_tx_pause
  12167. *
  12168. * Return: None.
  12169. */
  12170. static inline
  12171. void dp_set_tx_pause(struct cdp_soc_t *soc_hdl, bool flag)
  12172. {
  12173. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12174. soc->is_tx_pause = flag;
  12175. }
  12176. static struct cdp_cmn_ops dp_ops_cmn = {
  12177. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  12178. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  12179. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  12180. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  12181. .txrx_pdev_post_attach = dp_pdev_post_attach_wifi3,
  12182. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  12183. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  12184. .txrx_peer_create = dp_peer_create_wifi3,
  12185. .txrx_peer_setup = dp_peer_setup_wifi3,
  12186. #ifdef FEATURE_AST
  12187. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  12188. #else
  12189. .txrx_peer_teardown = NULL,
  12190. #endif
  12191. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  12192. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  12193. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  12194. .txrx_peer_get_ast_info_by_pdev =
  12195. dp_peer_get_ast_info_by_pdevid_wifi3,
  12196. .txrx_peer_ast_delete_by_soc =
  12197. dp_peer_ast_entry_del_by_soc,
  12198. .txrx_peer_ast_delete_by_pdev =
  12199. dp_peer_ast_entry_del_by_pdev,
  12200. .txrx_peer_delete = dp_peer_delete_wifi3,
  12201. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  12202. .txrx_update_roaming_peer = dp_update_roaming_peer_wifi3,
  12203. #endif
  12204. .txrx_vdev_register = dp_vdev_register_wifi3,
  12205. .txrx_soc_detach = dp_soc_detach_wifi3,
  12206. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  12207. .txrx_soc_init = dp_soc_init_wifi3,
  12208. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12209. .txrx_tso_soc_attach = dp_tso_soc_attach,
  12210. .txrx_tso_soc_detach = dp_tso_soc_detach,
  12211. .tx_send = dp_tx_send,
  12212. .tx_send_exc = dp_tx_send_exception,
  12213. #endif
  12214. .set_tx_pause = dp_set_tx_pause,
  12215. .txrx_pdev_init = dp_pdev_init_wifi3,
  12216. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  12217. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  12218. .txrx_ath_getstats = dp_get_device_stats,
  12219. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  12220. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  12221. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  12222. .delba_process = dp_delba_process_wifi3,
  12223. .set_addba_response = dp_set_addba_response,
  12224. .flush_cache_rx_queue = NULL,
  12225. .tid_update_ba_win_size = dp_rx_tid_update_ba_win_size,
  12226. /* TODO: get API's for dscp-tid need to be added*/
  12227. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  12228. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  12229. .txrx_get_total_per = dp_get_total_per,
  12230. .txrx_stats_request = dp_txrx_stats_request,
  12231. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  12232. .display_stats = dp_txrx_dump_stats,
  12233. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  12234. .txrx_intr_detach = dp_soc_interrupt_detach,
  12235. .txrx_ppeds_stop = dp_soc_ppeds_stop,
  12236. .set_pn_check = dp_set_pn_check_wifi3,
  12237. .set_key_sec_type = dp_set_key_sec_type_wifi3,
  12238. .update_config_parameters = dp_update_config_parameters,
  12239. /* TODO: Add other functions */
  12240. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  12241. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  12242. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  12243. .get_vdev_dp_ext_txrx_handle = dp_vdev_get_dp_ext_handle,
  12244. .set_vdev_dp_ext_txrx_handle = dp_vdev_set_dp_ext_handle,
  12245. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  12246. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  12247. .map_pdev_to_lmac = dp_soc_map_pdev_to_lmac,
  12248. .handle_mode_change = dp_soc_handle_pdev_mode_change,
  12249. .set_pdev_status_down = dp_soc_set_pdev_status_down,
  12250. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  12251. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  12252. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  12253. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  12254. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  12255. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  12256. .set_soc_param = dp_soc_set_param,
  12257. .txrx_get_os_rx_handles_from_vdev =
  12258. dp_get_os_rx_handles_from_vdev_wifi3,
  12259. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  12260. .get_dp_capabilities = dp_get_cfg_capabilities,
  12261. .txrx_get_cfg = dp_get_cfg,
  12262. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  12263. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  12264. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  12265. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  12266. .txrx_peer_get_peerstats_ctx = dp_peer_get_peerstats_ctx,
  12267. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  12268. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  12269. .txrx_cp_peer_del_response = dp_cp_peer_del_resp_handler,
  12270. #ifdef QCA_MULTIPASS_SUPPORT
  12271. .set_vlan_groupkey = dp_set_vlan_groupkey,
  12272. #endif
  12273. .get_peer_mac_list = dp_get_peer_mac_list,
  12274. .get_peer_id = dp_get_peer_id,
  12275. #ifdef QCA_SUPPORT_WDS_EXTENDED
  12276. .set_wds_ext_peer_rx = dp_wds_ext_set_peer_rx,
  12277. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  12278. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  12279. .txrx_drain = dp_drain_txrx,
  12280. #endif
  12281. #if defined(FEATURE_RUNTIME_PM)
  12282. .set_rtpm_tput_policy = dp_set_rtpm_tput_policy_requirement,
  12283. #endif
  12284. #ifdef WLAN_SYSFS_DP_STATS
  12285. .txrx_sysfs_fill_stats = dp_sysfs_fill_stats,
  12286. .txrx_sysfs_set_stat_type = dp_sysfs_set_stat_type,
  12287. #endif /* WLAN_SYSFS_DP_STATS */
  12288. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  12289. .set_pkt_capture_mode = dp_set_pkt_capture_mode,
  12290. #endif
  12291. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12292. .txrx_recovery_vdev_flush_peers = dp_recovery_vdev_flush_peers,
  12293. #endif
  12294. .txrx_umac_reset_deinit = dp_soc_umac_reset_deinit,
  12295. .txrx_get_tsf_time = dp_get_tsf_time,
  12296. .txrx_get_tsf2_offset = dp_get_tsf2_scratch_reg,
  12297. .txrx_get_tqm_offset = dp_get_tqm_scratch_reg,
  12298. };
  12299. static struct cdp_ctrl_ops dp_ops_ctrl = {
  12300. .txrx_peer_authorize = dp_peer_authorize,
  12301. .txrx_peer_get_authorize = dp_peer_get_authorize,
  12302. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12303. .txrx_enable_peer_protocol_count = dp_enable_vdev_peer_protocol_count,
  12304. .txrx_set_peer_protocol_drop_mask =
  12305. dp_enable_vdev_peer_protocol_drop_mask,
  12306. .txrx_is_peer_protocol_count_enabled =
  12307. dp_is_vdev_peer_protocol_count_enabled,
  12308. .txrx_get_peer_protocol_drop_mask = dp_get_vdev_peer_protocol_drop_mask,
  12309. #endif
  12310. .txrx_set_vdev_param = dp_set_vdev_param,
  12311. .txrx_set_psoc_param = dp_set_psoc_param,
  12312. .txrx_get_psoc_param = dp_get_psoc_param,
  12313. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  12314. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  12315. .txrx_get_sec_type = dp_get_sec_type,
  12316. .txrx_wdi_event_sub = dp_wdi_event_sub,
  12317. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  12318. .txrx_set_pdev_param = dp_set_pdev_param,
  12319. .txrx_get_pdev_param = dp_get_pdev_param,
  12320. .txrx_set_peer_param = dp_set_peer_param,
  12321. .txrx_get_peer_param = dp_get_peer_param,
  12322. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12323. .txrx_peer_protocol_cnt = dp_peer_stats_update_protocol_cnt,
  12324. #endif
  12325. #ifdef WLAN_SUPPORT_MSCS
  12326. .txrx_record_mscs_params = dp_record_mscs_params,
  12327. #endif
  12328. .set_key = dp_set_michael_key,
  12329. .txrx_get_vdev_param = dp_get_vdev_param,
  12330. .calculate_delay_stats = dp_calculate_delay_stats,
  12331. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  12332. .txrx_update_pdev_rx_protocol_tag = dp_update_pdev_rx_protocol_tag,
  12333. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  12334. .txrx_dump_pdev_rx_protocol_tag_stats =
  12335. dp_dump_pdev_rx_protocol_tag_stats,
  12336. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  12337. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  12338. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  12339. .txrx_set_rx_flow_tag = dp_set_rx_flow_tag,
  12340. .txrx_dump_rx_flow_tag_stats = dp_dump_rx_flow_tag_stats,
  12341. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  12342. #ifdef QCA_MULTIPASS_SUPPORT
  12343. .txrx_peer_set_vlan_id = dp_peer_set_vlan_id,
  12344. #endif /*QCA_MULTIPASS_SUPPORT*/
  12345. #if defined(WLAN_FEATURE_TSF_UPLINK_DELAY) || defined(WLAN_CONFIG_TX_DELAY)
  12346. .txrx_set_delta_tsf = dp_set_delta_tsf,
  12347. #endif
  12348. #ifdef WLAN_FEATURE_TSF_UPLINK_DELAY
  12349. .txrx_set_tsf_ul_delay_report = dp_set_tsf_ul_delay_report,
  12350. .txrx_get_uplink_delay = dp_get_uplink_delay,
  12351. #endif
  12352. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  12353. .txrx_set_pdev_phyrx_error_mask = dp_set_pdev_phyrx_error_mask,
  12354. .txrx_get_pdev_phyrx_error_mask = dp_get_pdev_phyrx_error_mask,
  12355. #endif
  12356. .txrx_peer_flush_frags = dp_peer_flush_frags,
  12357. };
  12358. static struct cdp_me_ops dp_ops_me = {
  12359. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12360. #ifdef ATH_SUPPORT_IQUE
  12361. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  12362. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  12363. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  12364. #endif
  12365. #endif
  12366. };
  12367. static struct cdp_host_stats_ops dp_ops_host_stats = {
  12368. .txrx_per_peer_stats = dp_get_host_peer_stats,
  12369. .get_fw_peer_stats = dp_get_fw_peer_stats,
  12370. .get_htt_stats = dp_get_htt_stats,
  12371. .txrx_stats_publish = dp_txrx_stats_publish,
  12372. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  12373. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  12374. .txrx_get_soc_stats = dp_txrx_get_soc_stats,
  12375. .txrx_get_peer_stats_param = dp_txrx_get_peer_stats_param,
  12376. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  12377. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  12378. #if defined(IPA_OFFLOAD) && defined(QCA_ENHANCED_STATS_SUPPORT)
  12379. .txrx_get_peer_stats = dp_ipa_txrx_get_peer_stats,
  12380. .txrx_get_vdev_stats = dp_ipa_txrx_get_vdev_stats,
  12381. .txrx_get_pdev_stats = dp_ipa_txrx_get_pdev_stats,
  12382. #endif
  12383. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  12384. .txrx_update_vdev_stats = dp_txrx_update_vdev_host_stats,
  12385. .txrx_get_peer_delay_stats = dp_txrx_get_peer_delay_stats,
  12386. .txrx_get_peer_jitter_stats = dp_txrx_get_peer_jitter_stats,
  12387. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  12388. .txrx_alloc_vdev_stats_id = dp_txrx_alloc_vdev_stats_id,
  12389. .txrx_reset_vdev_stats_id = dp_txrx_reset_vdev_stats_id,
  12390. #endif
  12391. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  12392. .get_peer_tx_capture_stats = dp_peer_get_tx_capture_stats,
  12393. .get_pdev_tx_capture_stats = dp_pdev_get_tx_capture_stats,
  12394. #endif /* WLAN_TX_PKT_CAPTURE_ENH */
  12395. #ifdef HW_TX_DELAY_STATS_ENABLE
  12396. .enable_disable_vdev_tx_delay_stats =
  12397. dp_enable_disable_vdev_tx_delay_stats,
  12398. .is_tx_delay_stats_enabled = dp_check_vdev_tx_delay_stats_enabled,
  12399. #endif
  12400. .txrx_get_pdev_tid_stats = dp_pdev_get_tid_stats,
  12401. #ifdef WLAN_TELEMETRY_STATS_SUPPORT
  12402. .txrx_pdev_telemetry_stats = dp_get_pdev_telemetry_stats,
  12403. .txrx_peer_telemetry_stats = dp_get_peer_telemetry_stats,
  12404. .txrx_pdev_deter_stats = dp_get_pdev_deter_stats,
  12405. .txrx_peer_deter_stats = dp_get_peer_deter_stats,
  12406. .txrx_update_pdev_chan_util_stats = dp_update_pdev_chan_util_stats,
  12407. #endif
  12408. .txrx_get_peer_extd_rate_link_stats =
  12409. dp_get_peer_extd_rate_link_stats,
  12410. .get_pdev_obss_stats = dp_get_obss_stats,
  12411. .clear_pdev_obss_pd_stats = dp_clear_pdev_obss_pd_stats,
  12412. /* TODO */
  12413. };
  12414. static struct cdp_raw_ops dp_ops_raw = {
  12415. /* TODO */
  12416. };
  12417. #ifdef PEER_FLOW_CONTROL
  12418. static struct cdp_pflow_ops dp_ops_pflow = {
  12419. dp_tx_flow_ctrl_configure_pdev,
  12420. };
  12421. #endif
  12422. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  12423. static struct cdp_cfr_ops dp_ops_cfr = {
  12424. .txrx_cfr_filter = NULL,
  12425. .txrx_get_cfr_rcc = dp_get_cfr_rcc,
  12426. .txrx_set_cfr_rcc = dp_set_cfr_rcc,
  12427. .txrx_get_cfr_dbg_stats = dp_get_cfr_dbg_stats,
  12428. .txrx_clear_cfr_dbg_stats = dp_clear_cfr_dbg_stats,
  12429. };
  12430. #endif
  12431. #ifdef WLAN_SUPPORT_MSCS
  12432. static struct cdp_mscs_ops dp_ops_mscs = {
  12433. .mscs_peer_lookup_n_get_priority = dp_mscs_peer_lookup_n_get_priority,
  12434. };
  12435. #endif
  12436. #ifdef WLAN_SUPPORT_MESH_LATENCY
  12437. static struct cdp_mesh_latency_ops dp_ops_mesh_latency = {
  12438. .mesh_latency_update_peer_parameter =
  12439. dp_mesh_latency_update_peer_parameter,
  12440. };
  12441. #endif
  12442. #ifdef WLAN_SUPPORT_SCS
  12443. static struct cdp_scs_ops dp_ops_scs = {
  12444. .scs_peer_lookup_n_rule_match = dp_scs_peer_lookup_n_rule_match,
  12445. };
  12446. #endif
  12447. #ifdef CONFIG_SAWF_DEF_QUEUES
  12448. static struct cdp_sawf_ops dp_ops_sawf = {
  12449. .sawf_def_queues_map_req = dp_sawf_def_queues_map_req,
  12450. .sawf_def_queues_unmap_req = dp_sawf_def_queues_unmap_req,
  12451. .sawf_def_queues_get_map_report =
  12452. dp_sawf_def_queues_get_map_report,
  12453. #ifdef CONFIG_SAWF_STATS
  12454. .txrx_get_peer_sawf_delay_stats = dp_sawf_get_peer_delay_stats,
  12455. .txrx_get_peer_sawf_tx_stats = dp_sawf_get_peer_tx_stats,
  12456. .sawf_mpdu_stats_req = dp_sawf_mpdu_stats_req,
  12457. .sawf_mpdu_details_stats_req = dp_sawf_mpdu_details_stats_req,
  12458. .txrx_sawf_set_mov_avg_params = dp_sawf_set_mov_avg_params,
  12459. .txrx_sawf_set_sla_params = dp_sawf_set_sla_params,
  12460. .txrx_sawf_init_telemtery_params = dp_sawf_init_telemetry_params,
  12461. .telemetry_get_throughput_stats = dp_sawf_get_tx_stats,
  12462. .telemetry_get_mpdu_stats = dp_sawf_get_mpdu_sched_stats,
  12463. .telemetry_get_drop_stats = dp_sawf_get_drop_stats,
  12464. .peer_config_ul = dp_sawf_peer_config_ul,
  12465. .swaf_peer_is_sla_configured = dp_swaf_peer_is_sla_configured,
  12466. #endif
  12467. };
  12468. #endif
  12469. #if defined(DP_POWER_SAVE) || defined(FEATURE_RUNTIME_PM)
  12470. /**
  12471. * dp_flush_ring_hptp() - Update ring shadow
  12472. * register HP/TP address when runtime
  12473. * resume
  12474. * @soc: DP soc context
  12475. * @hal_srng: srng
  12476. *
  12477. * Return: None
  12478. */
  12479. static
  12480. void dp_flush_ring_hptp(struct dp_soc *soc, hal_ring_handle_t hal_srng)
  12481. {
  12482. if (hal_srng && hal_srng_get_clear_event(hal_srng,
  12483. HAL_SRNG_FLUSH_EVENT)) {
  12484. /* Acquire the lock */
  12485. hal_srng_access_start(soc->hal_soc, hal_srng);
  12486. hal_srng_access_end(soc->hal_soc, hal_srng);
  12487. hal_srng_set_flush_last_ts(hal_srng);
  12488. dp_debug("flushed");
  12489. }
  12490. }
  12491. #endif
  12492. #ifdef DP_TX_TRACKING
  12493. #define DP_TX_COMP_MAX_LATENCY_MS 60000
  12494. /**
  12495. * dp_tx_comp_delay_check() - calculate time latency for tx completion per pkt
  12496. * @tx_desc: tx descriptor
  12497. *
  12498. * Calculate time latency for tx completion per pkt and trigger self recovery
  12499. * when the delay is more than threshold value.
  12500. *
  12501. * Return: True if delay is more than threshold
  12502. */
  12503. static bool dp_tx_comp_delay_check(struct dp_tx_desc_s *tx_desc)
  12504. {
  12505. uint64_t time_latency, timestamp_tick = tx_desc->timestamp_tick;
  12506. qdf_ktime_t current_time = qdf_ktime_real_get();
  12507. qdf_ktime_t timestamp = tx_desc->timestamp;
  12508. if (dp_tx_pkt_tracepoints_enabled()) {
  12509. if (!timestamp)
  12510. return false;
  12511. time_latency = qdf_ktime_to_ms(current_time) -
  12512. qdf_ktime_to_ms(timestamp);
  12513. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12514. dp_err_rl("enqueued: %llu ms, current : %llu ms",
  12515. timestamp, current_time);
  12516. return true;
  12517. }
  12518. } else {
  12519. if (!timestamp_tick)
  12520. return false;
  12521. current_time = qdf_system_ticks();
  12522. time_latency = qdf_system_ticks_to_msecs(current_time -
  12523. timestamp_tick);
  12524. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12525. dp_err_rl("enqueued: %u ms, current : %u ms",
  12526. qdf_system_ticks_to_msecs(timestamp_tick),
  12527. qdf_system_ticks_to_msecs(current_time));
  12528. return true;
  12529. }
  12530. }
  12531. return false;
  12532. }
  12533. /**
  12534. * dp_find_missing_tx_comp() - check for leaked descriptor in tx path
  12535. * @soc: DP SOC context
  12536. *
  12537. * Parse through descriptors in all pools and validate magic number and
  12538. * completion time. Trigger self recovery if magic value is corrupted.
  12539. *
  12540. * Return: None.
  12541. */
  12542. static void dp_find_missing_tx_comp(struct dp_soc *soc)
  12543. {
  12544. uint8_t i;
  12545. uint32_t j;
  12546. uint32_t num_desc, page_id, offset;
  12547. uint16_t num_desc_per_page;
  12548. struct dp_tx_desc_s *tx_desc = NULL;
  12549. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  12550. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  12551. tx_desc_pool = &soc->tx_desc[i];
  12552. if (!(tx_desc_pool->pool_size) ||
  12553. IS_TX_DESC_POOL_STATUS_INACTIVE(tx_desc_pool) ||
  12554. !(tx_desc_pool->desc_pages.cacheable_pages))
  12555. continue;
  12556. num_desc = tx_desc_pool->pool_size;
  12557. num_desc_per_page =
  12558. tx_desc_pool->desc_pages.num_element_per_page;
  12559. for (j = 0; j < num_desc; j++) {
  12560. page_id = j / num_desc_per_page;
  12561. offset = j % num_desc_per_page;
  12562. if (qdf_unlikely(!(tx_desc_pool->
  12563. desc_pages.cacheable_pages)))
  12564. break;
  12565. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  12566. if (tx_desc->magic == DP_TX_MAGIC_PATTERN_FREE) {
  12567. continue;
  12568. } else if (tx_desc->magic ==
  12569. DP_TX_MAGIC_PATTERN_INUSE) {
  12570. if (dp_tx_comp_delay_check(tx_desc)) {
  12571. dp_err_rl("Tx completion not rcvd for id: %u",
  12572. tx_desc->id);
  12573. if (tx_desc->vdev_id == DP_INVALID_VDEV_ID) {
  12574. tx_desc->flags |= DP_TX_DESC_FLAG_FLUSH;
  12575. dp_err_rl("Freed tx_desc %u",
  12576. tx_desc->id);
  12577. dp_tx_comp_free_buf(soc,
  12578. tx_desc,
  12579. false);
  12580. dp_tx_desc_release(tx_desc, i);
  12581. DP_STATS_INC(soc,
  12582. tx.tx_comp_force_freed, 1);
  12583. }
  12584. }
  12585. } else {
  12586. dp_err_rl("tx desc %u corrupted, flags: 0x%x",
  12587. tx_desc->id, tx_desc->flags);
  12588. }
  12589. }
  12590. }
  12591. }
  12592. #else
  12593. static inline void dp_find_missing_tx_comp(struct dp_soc *soc)
  12594. {
  12595. }
  12596. #endif
  12597. #ifdef FEATURE_RUNTIME_PM
  12598. /**
  12599. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  12600. * @soc_hdl: Datapath soc handle
  12601. * @pdev_id: id of data path pdev handle
  12602. *
  12603. * DP is ready to runtime suspend if there are no pending TX packets.
  12604. *
  12605. * Return: QDF_STATUS
  12606. */
  12607. static QDF_STATUS dp_runtime_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12608. {
  12609. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12610. struct dp_pdev *pdev;
  12611. uint8_t i;
  12612. int32_t tx_pending;
  12613. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12614. if (!pdev) {
  12615. dp_err("pdev is NULL");
  12616. return QDF_STATUS_E_INVAL;
  12617. }
  12618. /* Abort if there are any pending TX packets */
  12619. tx_pending = dp_get_tx_pending(dp_pdev_to_cdp_pdev(pdev));
  12620. if (tx_pending) {
  12621. dp_info_rl("%pK: Abort suspend due to pending TX packets %d",
  12622. soc, tx_pending);
  12623. dp_find_missing_tx_comp(soc);
  12624. /* perform a force flush if tx is pending */
  12625. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  12626. hal_srng_set_event(soc->tcl_data_ring[i].hal_srng,
  12627. HAL_SRNG_FLUSH_EVENT);
  12628. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12629. }
  12630. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12631. return QDF_STATUS_E_AGAIN;
  12632. }
  12633. if (dp_runtime_get_refcount(soc)) {
  12634. dp_init_info("refcount: %d", dp_runtime_get_refcount(soc));
  12635. return QDF_STATUS_E_AGAIN;
  12636. }
  12637. if (soc->intr_mode == DP_INTR_POLL)
  12638. qdf_timer_stop(&soc->int_timer);
  12639. dp_rx_fst_update_pm_suspend_status(soc, true);
  12640. return QDF_STATUS_SUCCESS;
  12641. }
  12642. #define DP_FLUSH_WAIT_CNT 10
  12643. #define DP_RUNTIME_SUSPEND_WAIT_MS 10
  12644. /**
  12645. * dp_runtime_resume() - ensure DP is ready to runtime resume
  12646. * @soc_hdl: Datapath soc handle
  12647. * @pdev_id: id of data path pdev handle
  12648. *
  12649. * Resume DP for runtime PM.
  12650. *
  12651. * Return: QDF_STATUS
  12652. */
  12653. static QDF_STATUS dp_runtime_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12654. {
  12655. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12656. int i, suspend_wait = 0;
  12657. if (soc->intr_mode == DP_INTR_POLL)
  12658. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  12659. /*
  12660. * Wait until dp runtime refcount becomes zero or time out, then flush
  12661. * pending tx for runtime suspend.
  12662. */
  12663. while (dp_runtime_get_refcount(soc) &&
  12664. suspend_wait < DP_FLUSH_WAIT_CNT) {
  12665. qdf_sleep(DP_RUNTIME_SUSPEND_WAIT_MS);
  12666. suspend_wait++;
  12667. }
  12668. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  12669. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12670. }
  12671. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12672. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  12673. dp_rx_fst_update_pm_suspend_status(soc, false);
  12674. return QDF_STATUS_SUCCESS;
  12675. }
  12676. #endif /* FEATURE_RUNTIME_PM */
  12677. /**
  12678. * dp_tx_get_success_ack_stats() - get tx success completion count
  12679. * @soc_hdl: Datapath soc handle
  12680. * @vdev_id: vdev identifier
  12681. *
  12682. * Return: tx success ack count
  12683. */
  12684. static uint32_t dp_tx_get_success_ack_stats(struct cdp_soc_t *soc_hdl,
  12685. uint8_t vdev_id)
  12686. {
  12687. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12688. struct cdp_vdev_stats *vdev_stats = NULL;
  12689. uint32_t tx_success;
  12690. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  12691. DP_MOD_ID_CDP);
  12692. if (!vdev) {
  12693. dp_cdp_err("%pK: Invalid vdev id %d", soc, vdev_id);
  12694. return 0;
  12695. }
  12696. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  12697. if (!vdev_stats) {
  12698. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats", soc);
  12699. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12700. return 0;
  12701. }
  12702. dp_aggregate_vdev_stats(vdev, vdev_stats);
  12703. tx_success = vdev_stats->tx.tx_success.num;
  12704. qdf_mem_free(vdev_stats);
  12705. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12706. return tx_success;
  12707. }
  12708. #ifdef WLAN_SUPPORT_DATA_STALL
  12709. /**
  12710. * dp_register_data_stall_detect_cb() - register data stall callback
  12711. * @soc_hdl: Datapath soc handle
  12712. * @pdev_id: id of data path pdev handle
  12713. * @data_stall_detect_callback: data stall callback function
  12714. *
  12715. * Return: QDF_STATUS Enumeration
  12716. */
  12717. static
  12718. QDF_STATUS dp_register_data_stall_detect_cb(
  12719. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12720. data_stall_detect_cb data_stall_detect_callback)
  12721. {
  12722. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12723. struct dp_pdev *pdev;
  12724. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12725. if (!pdev) {
  12726. dp_err("pdev NULL!");
  12727. return QDF_STATUS_E_INVAL;
  12728. }
  12729. pdev->data_stall_detect_callback = data_stall_detect_callback;
  12730. return QDF_STATUS_SUCCESS;
  12731. }
  12732. /**
  12733. * dp_deregister_data_stall_detect_cb() - de-register data stall callback
  12734. * @soc_hdl: Datapath soc handle
  12735. * @pdev_id: id of data path pdev handle
  12736. * @data_stall_detect_callback: data stall callback function
  12737. *
  12738. * Return: QDF_STATUS Enumeration
  12739. */
  12740. static
  12741. QDF_STATUS dp_deregister_data_stall_detect_cb(
  12742. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12743. data_stall_detect_cb data_stall_detect_callback)
  12744. {
  12745. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12746. struct dp_pdev *pdev;
  12747. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12748. if (!pdev) {
  12749. dp_err("pdev NULL!");
  12750. return QDF_STATUS_E_INVAL;
  12751. }
  12752. pdev->data_stall_detect_callback = NULL;
  12753. return QDF_STATUS_SUCCESS;
  12754. }
  12755. /**
  12756. * dp_txrx_post_data_stall_event() - post data stall event
  12757. * @soc_hdl: Datapath soc handle
  12758. * @indicator: Module triggering data stall
  12759. * @data_stall_type: data stall event type
  12760. * @pdev_id: pdev id
  12761. * @vdev_id_bitmap: vdev id bitmap
  12762. * @recovery_type: data stall recovery type
  12763. *
  12764. * Return: None
  12765. */
  12766. static void
  12767. dp_txrx_post_data_stall_event(struct cdp_soc_t *soc_hdl,
  12768. enum data_stall_log_event_indicator indicator,
  12769. enum data_stall_log_event_type data_stall_type,
  12770. uint32_t pdev_id, uint32_t vdev_id_bitmap,
  12771. enum data_stall_log_recovery_type recovery_type)
  12772. {
  12773. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12774. struct data_stall_event_info data_stall_info;
  12775. struct dp_pdev *pdev;
  12776. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12777. if (!pdev) {
  12778. dp_err("pdev NULL!");
  12779. return;
  12780. }
  12781. if (!pdev->data_stall_detect_callback) {
  12782. dp_err("data stall cb not registered!");
  12783. return;
  12784. }
  12785. dp_info("data_stall_type: %x pdev_id: %d",
  12786. data_stall_type, pdev_id);
  12787. data_stall_info.indicator = indicator;
  12788. data_stall_info.data_stall_type = data_stall_type;
  12789. data_stall_info.vdev_id_bitmap = vdev_id_bitmap;
  12790. data_stall_info.pdev_id = pdev_id;
  12791. data_stall_info.recovery_type = recovery_type;
  12792. pdev->data_stall_detect_callback(&data_stall_info);
  12793. }
  12794. #endif /* WLAN_SUPPORT_DATA_STALL */
  12795. #ifdef WLAN_FEATURE_STATS_EXT
  12796. /* rx hw stats event wait timeout in ms */
  12797. #define DP_REO_STATUS_STATS_TIMEOUT 850
  12798. /**
  12799. * dp_txrx_ext_stats_request() - request dp txrx extended stats request
  12800. * @soc_hdl: soc handle
  12801. * @pdev_id: pdev id
  12802. * @req: stats request
  12803. *
  12804. * Return: QDF_STATUS
  12805. */
  12806. static QDF_STATUS
  12807. dp_txrx_ext_stats_request(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12808. struct cdp_txrx_ext_stats *req)
  12809. {
  12810. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12811. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12812. int i = 0;
  12813. int tcl_ring_full = 0;
  12814. if (!pdev) {
  12815. dp_err("pdev is null");
  12816. return QDF_STATUS_E_INVAL;
  12817. }
  12818. dp_aggregate_pdev_stats(pdev);
  12819. for(i = 0 ; i < MAX_TCL_DATA_RINGS; i++)
  12820. tcl_ring_full += soc->stats.tx.tcl_ring_full[i];
  12821. req->tx_msdu_enqueue = pdev->stats.tx_i.processed.num;
  12822. req->tx_msdu_overflow = tcl_ring_full;
  12823. /* Error rate at LMAC */
  12824. req->rx_mpdu_received = soc->ext_stats.rx_mpdu_received +
  12825. pdev->stats.err.fw_reported_rxdma_error;
  12826. /* only count error source from RXDMA */
  12827. req->rx_mpdu_error = pdev->stats.err.fw_reported_rxdma_error;
  12828. /* Error rate at above the MAC */
  12829. req->rx_mpdu_delivered = soc->ext_stats.rx_mpdu_received;
  12830. req->rx_mpdu_missed = pdev->stats.err.reo_error;
  12831. dp_info("ext stats: tx_msdu_enq = %u, tx_msdu_overflow = %u, "
  12832. "rx_mpdu_receive = %u, rx_mpdu_delivered = %u, "
  12833. "rx_mpdu_missed = %u, rx_mpdu_error = %u",
  12834. req->tx_msdu_enqueue,
  12835. req->tx_msdu_overflow,
  12836. req->rx_mpdu_received,
  12837. req->rx_mpdu_delivered,
  12838. req->rx_mpdu_missed,
  12839. req->rx_mpdu_error);
  12840. return QDF_STATUS_SUCCESS;
  12841. }
  12842. /**
  12843. * dp_rx_hw_stats_cb() - request rx hw stats response callback
  12844. * @soc: soc handle
  12845. * @cb_ctxt: callback context
  12846. * @reo_status: reo command response status
  12847. *
  12848. * Return: None
  12849. */
  12850. static void dp_rx_hw_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  12851. union hal_reo_status *reo_status)
  12852. {
  12853. struct dp_req_rx_hw_stats_t *rx_hw_stats = cb_ctxt;
  12854. struct hal_reo_queue_status *queue_status = &reo_status->queue_status;
  12855. bool is_query_timeout;
  12856. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12857. is_query_timeout = rx_hw_stats->is_query_timeout;
  12858. /* free the cb_ctxt if all pending tid stats query is received */
  12859. if (qdf_atomic_dec_and_test(&rx_hw_stats->pending_tid_stats_cnt)) {
  12860. if (!is_query_timeout) {
  12861. qdf_event_set(&soc->rx_hw_stats_event);
  12862. soc->is_last_stats_ctx_init = false;
  12863. }
  12864. qdf_mem_free(rx_hw_stats);
  12865. }
  12866. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  12867. dp_info("REO stats failure %d",
  12868. queue_status->header.status);
  12869. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12870. return;
  12871. }
  12872. if (!is_query_timeout) {
  12873. soc->ext_stats.rx_mpdu_received +=
  12874. queue_status->mpdu_frms_cnt;
  12875. soc->ext_stats.rx_mpdu_missed +=
  12876. queue_status->hole_cnt;
  12877. }
  12878. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12879. }
  12880. /**
  12881. * dp_request_rx_hw_stats() - request rx hardware stats
  12882. * @soc_hdl: soc handle
  12883. * @vdev_id: vdev id
  12884. *
  12885. * Return: None
  12886. */
  12887. static QDF_STATUS
  12888. dp_request_rx_hw_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  12889. {
  12890. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12891. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  12892. DP_MOD_ID_CDP);
  12893. struct dp_peer *peer = NULL;
  12894. QDF_STATUS status;
  12895. struct dp_req_rx_hw_stats_t *rx_hw_stats;
  12896. int rx_stats_sent_cnt = 0;
  12897. uint32_t last_rx_mpdu_received;
  12898. uint32_t last_rx_mpdu_missed;
  12899. if (!vdev) {
  12900. dp_err("vdev is null for vdev_id: %u", vdev_id);
  12901. status = QDF_STATUS_E_INVAL;
  12902. goto out;
  12903. }
  12904. peer = dp_vdev_bss_peer_ref_n_get(soc, vdev, DP_MOD_ID_CDP);
  12905. if (!peer) {
  12906. dp_err("Peer is NULL");
  12907. status = QDF_STATUS_E_INVAL;
  12908. goto out;
  12909. }
  12910. rx_hw_stats = qdf_mem_malloc(sizeof(*rx_hw_stats));
  12911. if (!rx_hw_stats) {
  12912. dp_err("malloc failed for hw stats structure");
  12913. status = QDF_STATUS_E_INVAL;
  12914. goto out;
  12915. }
  12916. qdf_event_reset(&soc->rx_hw_stats_event);
  12917. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12918. /* save the last soc cumulative stats and reset it to 0 */
  12919. last_rx_mpdu_received = soc->ext_stats.rx_mpdu_received;
  12920. last_rx_mpdu_missed = soc->ext_stats.rx_mpdu_missed;
  12921. soc->ext_stats.rx_mpdu_received = 0;
  12922. soc->ext_stats.rx_mpdu_missed = 0;
  12923. dp_debug("HW stats query start");
  12924. rx_stats_sent_cnt =
  12925. dp_peer_rxtid_stats(peer, dp_rx_hw_stats_cb, rx_hw_stats);
  12926. if (!rx_stats_sent_cnt) {
  12927. dp_err("no tid stats sent successfully");
  12928. qdf_mem_free(rx_hw_stats);
  12929. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12930. status = QDF_STATUS_E_INVAL;
  12931. goto out;
  12932. }
  12933. qdf_atomic_set(&rx_hw_stats->pending_tid_stats_cnt,
  12934. rx_stats_sent_cnt);
  12935. rx_hw_stats->is_query_timeout = false;
  12936. soc->is_last_stats_ctx_init = true;
  12937. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12938. status = qdf_wait_single_event(&soc->rx_hw_stats_event,
  12939. DP_REO_STATUS_STATS_TIMEOUT);
  12940. dp_debug("HW stats query end with %d", rx_stats_sent_cnt);
  12941. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12942. if (status != QDF_STATUS_SUCCESS) {
  12943. dp_info("partial rx hw stats event collected with %d",
  12944. qdf_atomic_read(
  12945. &rx_hw_stats->pending_tid_stats_cnt));
  12946. if (soc->is_last_stats_ctx_init)
  12947. rx_hw_stats->is_query_timeout = true;
  12948. /*
  12949. * If query timeout happened, use the last saved stats
  12950. * for this time query.
  12951. */
  12952. soc->ext_stats.rx_mpdu_received = last_rx_mpdu_received;
  12953. soc->ext_stats.rx_mpdu_missed = last_rx_mpdu_missed;
  12954. DP_STATS_INC(soc, rx.rx_hw_stats_timeout, 1);
  12955. }
  12956. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12957. out:
  12958. if (peer)
  12959. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  12960. if (vdev)
  12961. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12962. DP_STATS_INC(soc, rx.rx_hw_stats_requested, 1);
  12963. return status;
  12964. }
  12965. /**
  12966. * dp_reset_rx_hw_ext_stats() - Reset rx hardware ext stats
  12967. * @soc_hdl: soc handle
  12968. *
  12969. * Return: None
  12970. */
  12971. static
  12972. void dp_reset_rx_hw_ext_stats(struct cdp_soc_t *soc_hdl)
  12973. {
  12974. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12975. soc->ext_stats.rx_mpdu_received = 0;
  12976. soc->ext_stats.rx_mpdu_missed = 0;
  12977. }
  12978. #endif /* WLAN_FEATURE_STATS_EXT */
  12979. static
  12980. uint32_t dp_get_tx_rings_grp_bitmap(struct cdp_soc_t *soc_hdl)
  12981. {
  12982. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12983. return soc->wlan_cfg_ctx->tx_rings_grp_bitmap;
  12984. }
  12985. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  12986. /**
  12987. * dp_mark_first_wakeup_packet() - set flag to indicate that
  12988. * fw is compatible for marking first packet after wow wakeup
  12989. * @soc_hdl: Datapath soc handle
  12990. * @pdev_id: id of data path pdev handle
  12991. * @value: 1 for enabled/ 0 for disabled
  12992. *
  12993. * Return: None
  12994. */
  12995. static void dp_mark_first_wakeup_packet(struct cdp_soc_t *soc_hdl,
  12996. uint8_t pdev_id, uint8_t value)
  12997. {
  12998. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12999. struct dp_pdev *pdev;
  13000. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13001. if (!pdev) {
  13002. dp_err("pdev is NULL");
  13003. return;
  13004. }
  13005. pdev->is_first_wakeup_packet = value;
  13006. }
  13007. #endif
  13008. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  13009. /**
  13010. * dp_set_peer_txq_flush_config() - Set the peer txq flush configuration
  13011. * @soc_hdl: Opaque handle to the DP soc object
  13012. * @vdev_id: VDEV identifier
  13013. * @mac: MAC address of the peer
  13014. * @ac: access category mask
  13015. * @tid: TID mask
  13016. * @policy: Flush policy
  13017. *
  13018. * Return: 0 on success, errno on failure
  13019. */
  13020. static int dp_set_peer_txq_flush_config(struct cdp_soc_t *soc_hdl,
  13021. uint8_t vdev_id, uint8_t *mac,
  13022. uint8_t ac, uint32_t tid,
  13023. enum cdp_peer_txq_flush_policy policy)
  13024. {
  13025. struct dp_soc *soc;
  13026. if (!soc_hdl) {
  13027. dp_err("soc is null");
  13028. return -EINVAL;
  13029. }
  13030. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13031. return target_if_peer_txq_flush_config(soc->ctrl_psoc, vdev_id,
  13032. mac, ac, tid, policy);
  13033. }
  13034. #endif
  13035. #ifdef CONNECTIVITY_PKTLOG
  13036. /**
  13037. * dp_register_packetdump_callback() - registers
  13038. * tx data packet, tx mgmt. packet and rx data packet
  13039. * dump callback handler.
  13040. *
  13041. * @soc_hdl: Datapath soc handle
  13042. * @pdev_id: id of data path pdev handle
  13043. * @dp_tx_packetdump_cb: tx packetdump cb
  13044. * @dp_rx_packetdump_cb: rx packetdump cb
  13045. *
  13046. * This function is used to register tx data pkt, tx mgmt.
  13047. * pkt and rx data pkt dump callback
  13048. *
  13049. * Return: None
  13050. *
  13051. */
  13052. static inline
  13053. void dp_register_packetdump_callback(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  13054. ol_txrx_pktdump_cb dp_tx_packetdump_cb,
  13055. ol_txrx_pktdump_cb dp_rx_packetdump_cb)
  13056. {
  13057. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13058. struct dp_pdev *pdev;
  13059. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13060. if (!pdev) {
  13061. dp_err("pdev is NULL!");
  13062. return;
  13063. }
  13064. pdev->dp_tx_packetdump_cb = dp_tx_packetdump_cb;
  13065. pdev->dp_rx_packetdump_cb = dp_rx_packetdump_cb;
  13066. }
  13067. /**
  13068. * dp_deregister_packetdump_callback() - deregidters
  13069. * tx data packet, tx mgmt. packet and rx data packet
  13070. * dump callback handler
  13071. * @soc_hdl: Datapath soc handle
  13072. * @pdev_id: id of data path pdev handle
  13073. *
  13074. * This function is used to deregidter tx data pkt.,
  13075. * tx mgmt. pkt and rx data pkt. dump callback
  13076. *
  13077. * Return: None
  13078. *
  13079. */
  13080. static inline
  13081. void dp_deregister_packetdump_callback(struct cdp_soc_t *soc_hdl,
  13082. uint8_t pdev_id)
  13083. {
  13084. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13085. struct dp_pdev *pdev;
  13086. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13087. if (!pdev) {
  13088. dp_err("pdev is NULL!");
  13089. return;
  13090. }
  13091. pdev->dp_tx_packetdump_cb = NULL;
  13092. pdev->dp_rx_packetdump_cb = NULL;
  13093. }
  13094. #endif
  13095. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13096. /**
  13097. * dp_set_bus_vote_lvl_high() - Take a vote on bus bandwidth from dp
  13098. * @soc_hdl: Datapath soc handle
  13099. * @high: whether the bus bw is high or not
  13100. *
  13101. * Return: void
  13102. */
  13103. static void
  13104. dp_set_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl, bool high)
  13105. {
  13106. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13107. soc->high_throughput = high;
  13108. }
  13109. /**
  13110. * dp_get_bus_vote_lvl_high() - get bus bandwidth vote to dp
  13111. * @soc_hdl: Datapath soc handle
  13112. *
  13113. * Return: bool
  13114. */
  13115. static bool
  13116. dp_get_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl)
  13117. {
  13118. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13119. return soc->high_throughput;
  13120. }
  13121. #endif
  13122. #ifdef DP_PEER_EXTENDED_API
  13123. static struct cdp_misc_ops dp_ops_misc = {
  13124. #ifdef FEATURE_WLAN_TDLS
  13125. .tx_non_std = dp_tx_non_std,
  13126. #endif /* FEATURE_WLAN_TDLS */
  13127. .get_opmode = dp_get_opmode,
  13128. #ifdef FEATURE_RUNTIME_PM
  13129. .runtime_suspend = dp_runtime_suspend,
  13130. .runtime_resume = dp_runtime_resume,
  13131. #endif /* FEATURE_RUNTIME_PM */
  13132. .get_num_rx_contexts = dp_get_num_rx_contexts,
  13133. .get_tx_ack_stats = dp_tx_get_success_ack_stats,
  13134. #ifdef WLAN_SUPPORT_DATA_STALL
  13135. .txrx_data_stall_cb_register = dp_register_data_stall_detect_cb,
  13136. .txrx_data_stall_cb_deregister = dp_deregister_data_stall_detect_cb,
  13137. .txrx_post_data_stall_event = dp_txrx_post_data_stall_event,
  13138. #endif
  13139. #ifdef WLAN_FEATURE_STATS_EXT
  13140. .txrx_ext_stats_request = dp_txrx_ext_stats_request,
  13141. .request_rx_hw_stats = dp_request_rx_hw_stats,
  13142. .reset_rx_hw_ext_stats = dp_reset_rx_hw_ext_stats,
  13143. #endif /* WLAN_FEATURE_STATS_EXT */
  13144. .vdev_inform_ll_conn = dp_vdev_inform_ll_conn,
  13145. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  13146. .set_swlm_enable = dp_soc_set_swlm_enable,
  13147. .is_swlm_enabled = dp_soc_is_swlm_enabled,
  13148. #endif
  13149. .display_txrx_hw_info = dp_display_srng_info,
  13150. .get_tx_rings_grp_bitmap = dp_get_tx_rings_grp_bitmap,
  13151. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  13152. .mark_first_wakeup_packet = dp_mark_first_wakeup_packet,
  13153. #endif
  13154. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  13155. .set_peer_txq_flush_config = dp_set_peer_txq_flush_config,
  13156. #endif
  13157. #ifdef CONNECTIVITY_PKTLOG
  13158. .register_pktdump_cb = dp_register_packetdump_callback,
  13159. .unregister_pktdump_cb = dp_deregister_packetdump_callback,
  13160. #endif
  13161. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13162. .set_bus_vote_lvl_high = dp_set_bus_vote_lvl_high,
  13163. .get_bus_vote_lvl_high = dp_get_bus_vote_lvl_high,
  13164. #endif
  13165. };
  13166. #endif
  13167. #ifdef DP_FLOW_CTL
  13168. static struct cdp_flowctl_ops dp_ops_flowctl = {
  13169. /* WIFI 3.0 DP implement as required. */
  13170. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  13171. .flow_pool_map_handler = dp_tx_flow_pool_map,
  13172. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  13173. .register_pause_cb = dp_txrx_register_pause_cb,
  13174. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  13175. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  13176. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  13177. };
  13178. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  13179. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13180. };
  13181. #endif
  13182. #ifdef IPA_OFFLOAD
  13183. static struct cdp_ipa_ops dp_ops_ipa = {
  13184. .ipa_get_resource = dp_ipa_get_resource,
  13185. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  13186. .ipa_iounmap_doorbell_vaddr = dp_ipa_iounmap_doorbell_vaddr,
  13187. .ipa_op_response = dp_ipa_op_response,
  13188. .ipa_register_op_cb = dp_ipa_register_op_cb,
  13189. .ipa_deregister_op_cb = dp_ipa_deregister_op_cb,
  13190. .ipa_get_stat = dp_ipa_get_stat,
  13191. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  13192. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  13193. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  13194. .ipa_setup = dp_ipa_setup,
  13195. .ipa_cleanup = dp_ipa_cleanup,
  13196. .ipa_setup_iface = dp_ipa_setup_iface,
  13197. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  13198. .ipa_enable_pipes = dp_ipa_enable_pipes,
  13199. .ipa_disable_pipes = dp_ipa_disable_pipes,
  13200. .ipa_set_perf_level = dp_ipa_set_perf_level,
  13201. .ipa_rx_intrabss_fwd = dp_ipa_rx_intrabss_fwd,
  13202. .ipa_tx_buf_smmu_mapping = dp_ipa_tx_buf_smmu_mapping,
  13203. .ipa_tx_buf_smmu_unmapping = dp_ipa_tx_buf_smmu_unmapping,
  13204. #ifdef QCA_ENHANCED_STATS_SUPPORT
  13205. .ipa_update_peer_rx_stats = dp_ipa_update_peer_rx_stats,
  13206. #endif
  13207. #ifdef IPA_OPT_WIFI_DP
  13208. .ipa_rx_super_rule_setup = dp_ipa_rx_super_rule_setup,
  13209. .ipa_pcie_link_up = dp_ipa_pcie_link_up,
  13210. .ipa_pcie_link_down = dp_ipa_pcie_link_down,
  13211. #endif
  13212. #ifdef IPA_WDS_EASYMESH_FEATURE
  13213. .ipa_ast_create = dp_ipa_ast_create,
  13214. #endif
  13215. };
  13216. #endif
  13217. #ifdef DP_POWER_SAVE
  13218. static QDF_STATUS dp_bus_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13219. {
  13220. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13221. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13222. int timeout = SUSPEND_DRAIN_WAIT;
  13223. int drain_wait_delay = 50; /* 50 ms */
  13224. int32_t tx_pending;
  13225. if (qdf_unlikely(!pdev)) {
  13226. dp_err("pdev is NULL");
  13227. return QDF_STATUS_E_INVAL;
  13228. }
  13229. /* Abort if there are any pending TX packets */
  13230. while ((tx_pending = dp_get_tx_pending((struct cdp_pdev *)pdev))) {
  13231. qdf_sleep(drain_wait_delay);
  13232. if (timeout <= 0) {
  13233. dp_info("TX frames are pending %d, abort suspend",
  13234. tx_pending);
  13235. dp_find_missing_tx_comp(soc);
  13236. return QDF_STATUS_E_TIMEOUT;
  13237. }
  13238. timeout = timeout - drain_wait_delay;
  13239. }
  13240. if (soc->intr_mode == DP_INTR_POLL)
  13241. qdf_timer_stop(&soc->int_timer);
  13242. /* Stop monitor reap timer and reap any pending frames in ring */
  13243. dp_monitor_reap_timer_suspend(soc);
  13244. dp_suspend_fse_cache_flush(soc);
  13245. dp_rx_fst_update_pm_suspend_status(soc, true);
  13246. return QDF_STATUS_SUCCESS;
  13247. }
  13248. static QDF_STATUS dp_bus_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13249. {
  13250. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13251. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13252. uint8_t i;
  13253. if (qdf_unlikely(!pdev)) {
  13254. dp_err("pdev is NULL");
  13255. return QDF_STATUS_E_INVAL;
  13256. }
  13257. if (soc->intr_mode == DP_INTR_POLL)
  13258. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  13259. /* Start monitor reap timer */
  13260. dp_monitor_reap_timer_start(soc, CDP_MON_REAP_SOURCE_ANY);
  13261. dp_resume_fse_cache_flush(soc);
  13262. for (i = 0; i < soc->num_tcl_data_rings; i++)
  13263. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  13264. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  13265. dp_rx_fst_update_pm_suspend_status(soc, false);
  13266. dp_rx_fst_requeue_wq(soc);
  13267. return QDF_STATUS_SUCCESS;
  13268. }
  13269. /**
  13270. * dp_process_wow_ack_rsp() - process wow ack response
  13271. * @soc_hdl: datapath soc handle
  13272. * @pdev_id: data path pdev handle id
  13273. *
  13274. * Return: none
  13275. */
  13276. static void dp_process_wow_ack_rsp(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13277. {
  13278. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13279. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13280. if (qdf_unlikely(!pdev)) {
  13281. dp_err("pdev is NULL");
  13282. return;
  13283. }
  13284. /*
  13285. * As part of wow enable FW disables the mon status ring and in wow ack
  13286. * response from FW reap mon status ring to make sure no packets pending
  13287. * in the ring.
  13288. */
  13289. dp_monitor_reap_timer_suspend(soc);
  13290. }
  13291. /**
  13292. * dp_process_target_suspend_req() - process target suspend request
  13293. * @soc_hdl: datapath soc handle
  13294. * @pdev_id: data path pdev handle id
  13295. *
  13296. * Return: none
  13297. */
  13298. static void dp_process_target_suspend_req(struct cdp_soc_t *soc_hdl,
  13299. uint8_t pdev_id)
  13300. {
  13301. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13302. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13303. if (qdf_unlikely(!pdev)) {
  13304. dp_err("pdev is NULL");
  13305. return;
  13306. }
  13307. /* Stop monitor reap timer and reap any pending frames in ring */
  13308. dp_monitor_reap_timer_suspend(soc);
  13309. }
  13310. static struct cdp_bus_ops dp_ops_bus = {
  13311. .bus_suspend = dp_bus_suspend,
  13312. .bus_resume = dp_bus_resume,
  13313. .process_wow_ack_rsp = dp_process_wow_ack_rsp,
  13314. .process_target_suspend_req = dp_process_target_suspend_req
  13315. };
  13316. #endif
  13317. #ifdef DP_FLOW_CTL
  13318. static struct cdp_throttle_ops dp_ops_throttle = {
  13319. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13320. };
  13321. static struct cdp_cfg_ops dp_ops_cfg = {
  13322. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13323. };
  13324. #endif
  13325. #ifdef DP_PEER_EXTENDED_API
  13326. static struct cdp_ocb_ops dp_ops_ocb = {
  13327. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13328. };
  13329. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  13330. .clear_stats = dp_txrx_clear_dump_stats,
  13331. };
  13332. static struct cdp_peer_ops dp_ops_peer = {
  13333. .register_peer = dp_register_peer,
  13334. .clear_peer = dp_clear_peer,
  13335. .find_peer_exist = dp_find_peer_exist,
  13336. .find_peer_exist_on_vdev = dp_find_peer_exist_on_vdev,
  13337. .find_peer_exist_on_other_vdev = dp_find_peer_exist_on_other_vdev,
  13338. .peer_state_update = dp_peer_state_update,
  13339. .get_vdevid = dp_get_vdevid,
  13340. .get_vdev_by_peer_addr = dp_get_vdev_by_peer_addr,
  13341. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  13342. .get_peer_state = dp_get_peer_state,
  13343. .peer_flush_frags = dp_peer_flush_frags,
  13344. .set_peer_as_tdls_peer = dp_set_peer_as_tdls_peer,
  13345. };
  13346. #endif
  13347. static void dp_soc_txrx_ops_attach(struct dp_soc *soc)
  13348. {
  13349. soc->cdp_soc.ops->cmn_drv_ops = &dp_ops_cmn;
  13350. soc->cdp_soc.ops->ctrl_ops = &dp_ops_ctrl;
  13351. soc->cdp_soc.ops->me_ops = &dp_ops_me;
  13352. soc->cdp_soc.ops->host_stats_ops = &dp_ops_host_stats;
  13353. soc->cdp_soc.ops->wds_ops = &dp_ops_wds;
  13354. soc->cdp_soc.ops->raw_ops = &dp_ops_raw;
  13355. #ifdef PEER_FLOW_CONTROL
  13356. soc->cdp_soc.ops->pflow_ops = &dp_ops_pflow;
  13357. #endif /* PEER_FLOW_CONTROL */
  13358. #ifdef DP_PEER_EXTENDED_API
  13359. soc->cdp_soc.ops->misc_ops = &dp_ops_misc;
  13360. soc->cdp_soc.ops->ocb_ops = &dp_ops_ocb;
  13361. soc->cdp_soc.ops->peer_ops = &dp_ops_peer;
  13362. soc->cdp_soc.ops->mob_stats_ops = &dp_ops_mob_stats;
  13363. #endif
  13364. #ifdef DP_FLOW_CTL
  13365. soc->cdp_soc.ops->cfg_ops = &dp_ops_cfg;
  13366. soc->cdp_soc.ops->flowctl_ops = &dp_ops_flowctl;
  13367. soc->cdp_soc.ops->l_flowctl_ops = &dp_ops_l_flowctl;
  13368. soc->cdp_soc.ops->throttle_ops = &dp_ops_throttle;
  13369. #endif
  13370. #ifdef IPA_OFFLOAD
  13371. soc->cdp_soc.ops->ipa_ops = &dp_ops_ipa;
  13372. #endif
  13373. #ifdef DP_POWER_SAVE
  13374. soc->cdp_soc.ops->bus_ops = &dp_ops_bus;
  13375. #endif
  13376. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13377. soc->cdp_soc.ops->cfr_ops = &dp_ops_cfr;
  13378. #endif
  13379. #ifdef WLAN_SUPPORT_MSCS
  13380. soc->cdp_soc.ops->mscs_ops = &dp_ops_mscs;
  13381. #endif
  13382. #ifdef WLAN_SUPPORT_MESH_LATENCY
  13383. soc->cdp_soc.ops->mesh_latency_ops = &dp_ops_mesh_latency;
  13384. #endif
  13385. #ifdef CONFIG_SAWF_DEF_QUEUES
  13386. soc->cdp_soc.ops->sawf_ops = &dp_ops_sawf;
  13387. #endif
  13388. #ifdef WLAN_SUPPORT_SCS
  13389. soc->cdp_soc.ops->scs_ops = &dp_ops_scs;
  13390. #endif
  13391. };
  13392. void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  13393. {
  13394. uint32_t i;
  13395. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  13396. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  13397. }
  13398. }
  13399. qdf_export_symbol(dp_soc_set_txrx_ring_map);
  13400. #if defined(QCA_WIFI_QCA8074) || defined(QCA_WIFI_QCA6018) || \
  13401. defined(QCA_WIFI_QCA5018) || defined(QCA_WIFI_QCA9574) || \
  13402. defined(QCA_WIFI_QCA5332)
  13403. /**
  13404. * dp_soc_attach_wifi3() - Attach txrx SOC
  13405. * @ctrl_psoc: Opaque SOC handle from control plane
  13406. * @params: SOC attach params
  13407. *
  13408. * Return: DP SOC handle on success, NULL on failure
  13409. */
  13410. struct cdp_soc_t *
  13411. dp_soc_attach_wifi3(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13412. struct cdp_soc_attach_params *params)
  13413. {
  13414. struct dp_soc *dp_soc = NULL;
  13415. dp_soc = dp_soc_attach(ctrl_psoc, params);
  13416. return dp_soc_to_cdp_soc_t(dp_soc);
  13417. }
  13418. static inline void dp_soc_set_def_pdev(struct dp_soc *soc)
  13419. {
  13420. int lmac_id;
  13421. for (lmac_id = 0; lmac_id < MAX_NUM_LMAC_HW; lmac_id++) {
  13422. /*Set default host PDEV ID for lmac_id*/
  13423. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  13424. INVALID_PDEV_ID, lmac_id);
  13425. }
  13426. }
  13427. static uint32_t
  13428. dp_get_link_desc_id_start(uint16_t arch_id)
  13429. {
  13430. switch (arch_id) {
  13431. case CDP_ARCH_TYPE_LI:
  13432. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13433. case CDP_ARCH_TYPE_BE:
  13434. return LINK_DESC_ID_START_20_BITS_COOKIE;
  13435. default:
  13436. dp_err("unknown arch_id 0x%x", arch_id);
  13437. QDF_BUG(0);
  13438. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13439. }
  13440. }
  13441. /**
  13442. * dp_soc_attach() - Attach txrx SOC
  13443. * @ctrl_psoc: Opaque SOC handle from control plane
  13444. * @params: SOC attach params
  13445. *
  13446. * Return: DP SOC handle on success, NULL on failure
  13447. */
  13448. static struct dp_soc *
  13449. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13450. struct cdp_soc_attach_params *params)
  13451. {
  13452. struct dp_soc *soc = NULL;
  13453. uint16_t arch_id;
  13454. struct hif_opaque_softc *hif_handle = params->hif_handle;
  13455. qdf_device_t qdf_osdev = params->qdf_osdev;
  13456. struct ol_if_ops *ol_ops = params->ol_ops;
  13457. uint16_t device_id = params->device_id;
  13458. if (!hif_handle) {
  13459. dp_err("HIF handle is NULL");
  13460. goto fail0;
  13461. }
  13462. arch_id = cdp_get_arch_type_from_devid(device_id);
  13463. soc = qdf_mem_malloc(dp_get_soc_context_size(device_id));
  13464. if (!soc) {
  13465. dp_err("DP SOC memory allocation failed");
  13466. goto fail0;
  13467. }
  13468. dp_info("soc memory allocated %pK", soc);
  13469. soc->hif_handle = hif_handle;
  13470. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13471. if (!soc->hal_soc)
  13472. goto fail1;
  13473. hif_get_cmem_info(soc->hif_handle,
  13474. &soc->cmem_base,
  13475. &soc->cmem_total_size);
  13476. soc->cmem_avail_size = soc->cmem_total_size;
  13477. soc->device_id = device_id;
  13478. soc->cdp_soc.ops =
  13479. (struct cdp_ops *)qdf_mem_malloc(sizeof(struct cdp_ops));
  13480. if (!soc->cdp_soc.ops)
  13481. goto fail1;
  13482. dp_soc_txrx_ops_attach(soc);
  13483. soc->cdp_soc.ol_ops = ol_ops;
  13484. soc->ctrl_psoc = ctrl_psoc;
  13485. soc->osdev = qdf_osdev;
  13486. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  13487. hal_rx_get_tlv_size(soc->hal_soc, &soc->rx_pkt_tlv_size,
  13488. &soc->rx_mon_pkt_tlv_size);
  13489. soc->idle_link_bm_id = hal_get_idle_link_bm_id(soc->hal_soc,
  13490. params->mlo_chip_id);
  13491. soc->features.dmac_cmn_src_rxbuf_ring_enabled =
  13492. hal_dmac_cmn_src_rxbuf_ring_get(soc->hal_soc);
  13493. soc->arch_id = arch_id;
  13494. soc->link_desc_id_start =
  13495. dp_get_link_desc_id_start(soc->arch_id);
  13496. dp_configure_arch_ops(soc);
  13497. /* Reset wbm sg list and flags */
  13498. dp_rx_wbm_sg_list_reset(soc);
  13499. dp_soc_cfg_history_attach(soc);
  13500. dp_soc_tx_hw_desc_history_attach(soc);
  13501. dp_soc_rx_history_attach(soc);
  13502. dp_soc_mon_status_ring_history_attach(soc);
  13503. dp_soc_tx_history_attach(soc);
  13504. wlan_set_srng_cfg(&soc->wlan_srng_cfg);
  13505. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  13506. if (!soc->wlan_cfg_ctx) {
  13507. dp_err("wlan_cfg_ctx failed\n");
  13508. goto fail2;
  13509. }
  13510. dp_soc_cfg_attach(soc);
  13511. if (dp_hw_link_desc_pool_banks_alloc(soc, WLAN_INVALID_PDEV_ID)) {
  13512. dp_err("failed to allocate link desc pool banks");
  13513. goto fail3;
  13514. }
  13515. if (dp_hw_link_desc_ring_alloc(soc)) {
  13516. dp_err("failed to allocate link_desc_ring");
  13517. goto fail4;
  13518. }
  13519. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_attach(soc,
  13520. params))) {
  13521. dp_err("unable to do target specific attach");
  13522. goto fail5;
  13523. }
  13524. if (dp_soc_srng_alloc(soc)) {
  13525. dp_err("failed to allocate soc srng rings");
  13526. goto fail6;
  13527. }
  13528. if (dp_soc_tx_desc_sw_pools_alloc(soc)) {
  13529. dp_err("dp_soc_tx_desc_sw_pools_alloc failed");
  13530. goto fail7;
  13531. }
  13532. if (!dp_monitor_modularized_enable()) {
  13533. if (dp_mon_soc_attach_wrapper(soc)) {
  13534. dp_err("failed to attach monitor");
  13535. goto fail8;
  13536. }
  13537. }
  13538. if (hal_reo_shared_qaddr_setup((hal_soc_handle_t)soc->hal_soc,
  13539. &soc->reo_qref)
  13540. != QDF_STATUS_SUCCESS) {
  13541. dp_err("unable to setup reo shared qaddr");
  13542. goto fail9;
  13543. }
  13544. if (dp_sysfs_initialize_stats(soc) != QDF_STATUS_SUCCESS) {
  13545. dp_err("failed to initialize dp stats sysfs file");
  13546. dp_sysfs_deinitialize_stats(soc);
  13547. }
  13548. dp_soc_swlm_attach(soc);
  13549. dp_soc_set_interrupt_mode(soc);
  13550. dp_soc_set_def_pdev(soc);
  13551. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13552. qdf_dma_mem_stats_read(),
  13553. qdf_heap_mem_stats_read(),
  13554. qdf_skb_total_mem_stats_read());
  13555. return soc;
  13556. fail9:
  13557. if (!dp_monitor_modularized_enable())
  13558. dp_mon_soc_detach_wrapper(soc);
  13559. fail8:
  13560. dp_soc_tx_desc_sw_pools_free(soc);
  13561. fail7:
  13562. dp_soc_srng_free(soc);
  13563. fail6:
  13564. soc->arch_ops.txrx_soc_detach(soc);
  13565. fail5:
  13566. dp_hw_link_desc_ring_free(soc);
  13567. fail4:
  13568. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  13569. fail3:
  13570. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  13571. fail2:
  13572. qdf_mem_free(soc->cdp_soc.ops);
  13573. fail1:
  13574. qdf_mem_free(soc);
  13575. fail0:
  13576. return NULL;
  13577. }
  13578. /**
  13579. * dp_soc_init() - Initialize txrx SOC
  13580. * @soc: Opaque DP SOC handle
  13581. * @htc_handle: Opaque HTC handle
  13582. * @hif_handle: Opaque HIF handle
  13583. *
  13584. * Return: DP SOC handle on success, NULL on failure
  13585. */
  13586. static void *dp_soc_init(struct dp_soc *soc, HTC_HANDLE htc_handle,
  13587. struct hif_opaque_softc *hif_handle)
  13588. {
  13589. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  13590. bool is_monitor_mode = false;
  13591. uint8_t i;
  13592. int num_dp_msi;
  13593. wlan_minidump_log(soc, sizeof(*soc), soc->ctrl_psoc,
  13594. WLAN_MD_DP_SOC, "dp_soc");
  13595. soc->hif_handle = hif_handle;
  13596. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13597. if (!soc->hal_soc)
  13598. goto fail0;
  13599. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_init(soc))) {
  13600. dp_err("unable to do target specific init");
  13601. goto fail0;
  13602. }
  13603. htt_soc = htt_soc_attach(soc, htc_handle);
  13604. if (!htt_soc)
  13605. goto fail1;
  13606. soc->htt_handle = htt_soc;
  13607. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  13608. goto fail2;
  13609. htt_set_htc_handle(htt_soc, htc_handle);
  13610. dp_soc_cfg_init(soc);
  13611. dp_monitor_soc_cfg_init(soc);
  13612. /* Reset/Initialize wbm sg list and flags */
  13613. dp_rx_wbm_sg_list_reset(soc);
  13614. /* Note: Any SRNG ring initialization should happen only after
  13615. * Interrupt mode is set and followed by filling up the
  13616. * interrupt mask. IT SHOULD ALWAYS BE IN THIS ORDER.
  13617. */
  13618. dp_soc_set_interrupt_mode(soc);
  13619. if (soc->cdp_soc.ol_ops->get_con_mode &&
  13620. soc->cdp_soc.ol_ops->get_con_mode() ==
  13621. QDF_GLOBAL_MONITOR_MODE) {
  13622. is_monitor_mode = true;
  13623. soc->curr_rx_pkt_tlv_size = soc->rx_mon_pkt_tlv_size;
  13624. } else {
  13625. soc->curr_rx_pkt_tlv_size = soc->rx_pkt_tlv_size;
  13626. }
  13627. num_dp_msi = dp_get_num_msi_available(soc, soc->intr_mode);
  13628. if (num_dp_msi < 0) {
  13629. dp_init_err("%pK: dp_interrupt assignment failed", soc);
  13630. goto fail3;
  13631. }
  13632. wlan_cfg_fill_interrupt_mask(soc->wlan_cfg_ctx, num_dp_msi,
  13633. soc->intr_mode, is_monitor_mode);
  13634. /* initialize WBM_IDLE_LINK ring */
  13635. if (dp_hw_link_desc_ring_init(soc)) {
  13636. dp_init_err("%pK: dp_hw_link_desc_ring_init failed", soc);
  13637. goto fail3;
  13638. }
  13639. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  13640. if (dp_soc_srng_init(soc)) {
  13641. dp_init_err("%pK: dp_soc_srng_init failed", soc);
  13642. goto fail4;
  13643. }
  13644. if (htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc,
  13645. htt_get_htc_handle(htt_soc),
  13646. soc->hal_soc, soc->osdev) == NULL)
  13647. goto fail5;
  13648. /* Initialize descriptors in TCL Rings */
  13649. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  13650. hal_tx_init_data_ring(soc->hal_soc,
  13651. soc->tcl_data_ring[i].hal_srng);
  13652. }
  13653. if (dp_soc_tx_desc_sw_pools_init(soc)) {
  13654. dp_init_err("%pK: dp_tx_soc_attach failed", soc);
  13655. goto fail6;
  13656. }
  13657. if (soc->arch_ops.txrx_soc_ppeds_start) {
  13658. if (soc->arch_ops.txrx_soc_ppeds_start(soc)) {
  13659. dp_init_err("%pK: ppeds start failed", soc);
  13660. goto fail7;
  13661. }
  13662. }
  13663. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  13664. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  13665. soc->cce_disable = false;
  13666. soc->max_ast_ageout_count = MAX_AST_AGEOUT_COUNT;
  13667. soc->sta_mode_search_policy = DP_TX_ADDR_SEARCH_ADDR_POLICY;
  13668. qdf_mem_zero(&soc->vdev_id_map, sizeof(soc->vdev_id_map));
  13669. qdf_spinlock_create(&soc->vdev_map_lock);
  13670. qdf_atomic_init(&soc->num_tx_outstanding);
  13671. qdf_atomic_init(&soc->num_tx_exception);
  13672. soc->num_tx_allowed =
  13673. wlan_cfg_get_dp_soc_tx_device_limit(soc->wlan_cfg_ctx);
  13674. soc->num_tx_spl_allowed =
  13675. wlan_cfg_get_dp_soc_tx_spl_device_limit(soc->wlan_cfg_ctx);
  13676. soc->num_reg_tx_allowed = soc->num_tx_allowed - soc->num_tx_spl_allowed;
  13677. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  13678. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13679. CDP_CFG_MAX_PEER_ID);
  13680. if (ret != -EINVAL)
  13681. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  13682. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13683. CDP_CFG_CCE_DISABLE);
  13684. if (ret == 1)
  13685. soc->cce_disable = true;
  13686. }
  13687. /*
  13688. * Skip registering hw ring interrupts for WMAC2 on IPQ6018
  13689. * and IPQ5018 WMAC2 is not there in these platforms.
  13690. */
  13691. if (hal_get_target_type(soc->hal_soc) == TARGET_TYPE_QCA6018 ||
  13692. soc->disable_mac2_intr)
  13693. dp_soc_disable_unused_mac_intr_mask(soc, 0x2);
  13694. /*
  13695. * Skip registering hw ring interrupts for WMAC1 on IPQ5018
  13696. * WMAC1 is not there in this platform.
  13697. */
  13698. if (soc->disable_mac1_intr)
  13699. dp_soc_disable_unused_mac_intr_mask(soc, 0x1);
  13700. /* setup the global rx defrag waitlist */
  13701. TAILQ_INIT(&soc->rx.defrag.waitlist);
  13702. soc->rx.defrag.timeout_ms =
  13703. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  13704. soc->rx.defrag.next_flush_ms = 0;
  13705. soc->rx.flags.defrag_timeout_check =
  13706. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  13707. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  13708. dp_monitor_soc_init(soc);
  13709. qdf_atomic_set(&soc->cmn_init_done, 1);
  13710. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  13711. qdf_spinlock_create(&soc->ast_lock);
  13712. dp_peer_mec_spinlock_create(soc);
  13713. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  13714. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  13715. INIT_RX_HW_STATS_LOCK(soc);
  13716. qdf_nbuf_queue_init(&soc->invalid_buf_queue);
  13717. /* fill the tx/rx cpu ring map*/
  13718. dp_soc_set_txrx_ring_map(soc);
  13719. TAILQ_INIT(&soc->inactive_peer_list);
  13720. qdf_spinlock_create(&soc->inactive_peer_list_lock);
  13721. TAILQ_INIT(&soc->inactive_vdev_list);
  13722. qdf_spinlock_create(&soc->inactive_vdev_list_lock);
  13723. qdf_spinlock_create(&soc->htt_stats.lock);
  13724. /* initialize work queue for stats processing */
  13725. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  13726. dp_reo_desc_deferred_freelist_create(soc);
  13727. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13728. qdf_dma_mem_stats_read(),
  13729. qdf_heap_mem_stats_read(),
  13730. qdf_skb_total_mem_stats_read());
  13731. soc->vdev_stats_id_map = 0;
  13732. return soc;
  13733. fail7:
  13734. dp_soc_tx_desc_sw_pools_deinit(soc);
  13735. fail6:
  13736. htt_soc_htc_dealloc(soc->htt_handle);
  13737. fail5:
  13738. dp_soc_srng_deinit(soc);
  13739. fail4:
  13740. dp_hw_link_desc_ring_deinit(soc);
  13741. fail3:
  13742. htt_htc_pkt_pool_free(htt_soc);
  13743. fail2:
  13744. htt_soc_detach(htt_soc);
  13745. fail1:
  13746. soc->arch_ops.txrx_soc_deinit(soc);
  13747. fail0:
  13748. return NULL;
  13749. }
  13750. void *dp_soc_init_wifi3(struct cdp_soc_t *soc,
  13751. struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13752. struct hif_opaque_softc *hif_handle,
  13753. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  13754. struct ol_if_ops *ol_ops, uint16_t device_id)
  13755. {
  13756. return dp_soc_init((struct dp_soc *)soc, htc_handle, hif_handle);
  13757. }
  13758. #endif
  13759. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  13760. {
  13761. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  13762. return (mac_id < MAX_PDEV_CNT) ? soc->pdev_list[mac_id] : NULL;
  13763. /* Typically for MCL as there only 1 PDEV*/
  13764. return soc->pdev_list[0];
  13765. }
  13766. void dp_update_num_mac_rings_for_dbs(struct dp_soc *soc,
  13767. int *max_mac_rings)
  13768. {
  13769. bool dbs_enable = false;
  13770. if (soc->cdp_soc.ol_ops->is_hw_dbs_capable)
  13771. dbs_enable = soc->cdp_soc.ol_ops->
  13772. is_hw_dbs_capable((void *)soc->ctrl_psoc);
  13773. *max_mac_rings = dbs_enable ? (*max_mac_rings) : 1;
  13774. dp_info("dbs_enable %d, max_mac_rings %d",
  13775. dbs_enable, *max_mac_rings);
  13776. }
  13777. qdf_export_symbol(dp_update_num_mac_rings_for_dbs);
  13778. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13779. /**
  13780. * dp_get_cfr_rcc() - get cfr rcc config
  13781. * @soc_hdl: Datapath soc handle
  13782. * @pdev_id: id of objmgr pdev
  13783. *
  13784. * Return: true/false based on cfr mode setting
  13785. */
  13786. static
  13787. bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13788. {
  13789. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13790. struct dp_pdev *pdev = NULL;
  13791. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13792. if (!pdev) {
  13793. dp_err("pdev is NULL");
  13794. return false;
  13795. }
  13796. return pdev->cfr_rcc_mode;
  13797. }
  13798. /**
  13799. * dp_set_cfr_rcc() - enable/disable cfr rcc config
  13800. * @soc_hdl: Datapath soc handle
  13801. * @pdev_id: id of objmgr pdev
  13802. * @enable: Enable/Disable cfr rcc mode
  13803. *
  13804. * Return: none
  13805. */
  13806. static
  13807. void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id, bool enable)
  13808. {
  13809. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13810. struct dp_pdev *pdev = NULL;
  13811. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13812. if (!pdev) {
  13813. dp_err("pdev is NULL");
  13814. return;
  13815. }
  13816. pdev->cfr_rcc_mode = enable;
  13817. }
  13818. /**
  13819. * dp_get_cfr_dbg_stats - Get the debug statistics for CFR
  13820. * @soc_hdl: Datapath soc handle
  13821. * @pdev_id: id of data path pdev handle
  13822. * @cfr_rcc_stats: CFR RCC debug statistics buffer
  13823. *
  13824. * Return: none
  13825. */
  13826. static inline void
  13827. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  13828. struct cdp_cfr_rcc_stats *cfr_rcc_stats)
  13829. {
  13830. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13831. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13832. if (!pdev) {
  13833. dp_err("Invalid pdev");
  13834. return;
  13835. }
  13836. qdf_mem_copy(cfr_rcc_stats, &pdev->stats.rcc,
  13837. sizeof(struct cdp_cfr_rcc_stats));
  13838. }
  13839. /**
  13840. * dp_clear_cfr_dbg_stats - Clear debug statistics for CFR
  13841. * @soc_hdl: Datapath soc handle
  13842. * @pdev_id: id of data path pdev handle
  13843. *
  13844. * Return: none
  13845. */
  13846. static void dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl,
  13847. uint8_t pdev_id)
  13848. {
  13849. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13850. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13851. if (!pdev) {
  13852. dp_err("dp pdev is NULL");
  13853. return;
  13854. }
  13855. qdf_mem_zero(&pdev->stats.rcc, sizeof(pdev->stats.rcc));
  13856. }
  13857. #endif
  13858. /**
  13859. * dp_bucket_index() - Return index from array
  13860. *
  13861. * @delay: delay measured
  13862. * @array: array used to index corresponding delay
  13863. * @delay_in_us: flag to indicate whether the delay in ms or us
  13864. *
  13865. * Return: index
  13866. */
  13867. static uint8_t
  13868. dp_bucket_index(uint32_t delay, uint16_t *array, bool delay_in_us)
  13869. {
  13870. uint8_t i = CDP_DELAY_BUCKET_0;
  13871. uint32_t thr_low, thr_high;
  13872. for (; i < CDP_DELAY_BUCKET_MAX - 1; i++) {
  13873. thr_low = array[i];
  13874. thr_high = array[i + 1];
  13875. if (delay_in_us) {
  13876. thr_low = thr_low * USEC_PER_MSEC;
  13877. thr_high = thr_high * USEC_PER_MSEC;
  13878. }
  13879. if (delay >= thr_low && delay <= thr_high)
  13880. return i;
  13881. }
  13882. return (CDP_DELAY_BUCKET_MAX - 1);
  13883. }
  13884. #ifdef HW_TX_DELAY_STATS_ENABLE
  13885. /*
  13886. * cdp_fw_to_hw_delay_range
  13887. * Fw to hw delay ranges in milliseconds
  13888. */
  13889. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  13890. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  13891. #else
  13892. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  13893. 0, 2, 4, 6, 8, 10, 20, 30, 40, 50, 100, 250, 500};
  13894. #endif
  13895. /*
  13896. * cdp_sw_enq_delay_range
  13897. * Software enqueue delay ranges in milliseconds
  13898. */
  13899. static uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  13900. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  13901. /*
  13902. * cdp_intfrm_delay_range
  13903. * Interframe delay ranges in milliseconds
  13904. */
  13905. static uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  13906. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  13907. /**
  13908. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  13909. * type of delay
  13910. * @tstats: tid tx stats
  13911. * @rstats: tid rx stats
  13912. * @delay: delay in ms
  13913. * @tid: tid value
  13914. * @mode: type of tx delay mode
  13915. * @ring_id: ring number
  13916. * @delay_in_us: flag to indicate whether the delay in ms or us
  13917. *
  13918. * Return: pointer to cdp_delay_stats structure
  13919. */
  13920. static struct cdp_delay_stats *
  13921. dp_fill_delay_buckets(struct cdp_tid_tx_stats *tstats,
  13922. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  13923. uint8_t tid, uint8_t mode, uint8_t ring_id,
  13924. bool delay_in_us)
  13925. {
  13926. uint8_t delay_index = 0;
  13927. struct cdp_delay_stats *stats = NULL;
  13928. /*
  13929. * Update delay stats in proper bucket
  13930. */
  13931. switch (mode) {
  13932. /* Software Enqueue delay ranges */
  13933. case CDP_DELAY_STATS_SW_ENQ:
  13934. if (!tstats)
  13935. break;
  13936. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay,
  13937. delay_in_us);
  13938. tstats->swq_delay.delay_bucket[delay_index]++;
  13939. stats = &tstats->swq_delay;
  13940. break;
  13941. /* Tx Completion delay ranges */
  13942. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  13943. if (!tstats)
  13944. break;
  13945. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay,
  13946. delay_in_us);
  13947. tstats->hwtx_delay.delay_bucket[delay_index]++;
  13948. stats = &tstats->hwtx_delay;
  13949. break;
  13950. /* Interframe tx delay ranges */
  13951. case CDP_DELAY_STATS_TX_INTERFRAME:
  13952. if (!tstats)
  13953. break;
  13954. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13955. delay_in_us);
  13956. tstats->intfrm_delay.delay_bucket[delay_index]++;
  13957. stats = &tstats->intfrm_delay;
  13958. break;
  13959. /* Interframe rx delay ranges */
  13960. case CDP_DELAY_STATS_RX_INTERFRAME:
  13961. if (!rstats)
  13962. break;
  13963. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13964. delay_in_us);
  13965. rstats->intfrm_delay.delay_bucket[delay_index]++;
  13966. stats = &rstats->intfrm_delay;
  13967. break;
  13968. /* Ring reap to indication to network stack */
  13969. case CDP_DELAY_STATS_REAP_STACK:
  13970. if (!rstats)
  13971. break;
  13972. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13973. delay_in_us);
  13974. rstats->to_stack_delay.delay_bucket[delay_index]++;
  13975. stats = &rstats->to_stack_delay;
  13976. break;
  13977. default:
  13978. dp_debug("Incorrect delay mode: %d", mode);
  13979. }
  13980. return stats;
  13981. }
  13982. void dp_update_delay_stats(struct cdp_tid_tx_stats *tstats,
  13983. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  13984. uint8_t tid, uint8_t mode, uint8_t ring_id,
  13985. bool delay_in_us)
  13986. {
  13987. struct cdp_delay_stats *dstats = NULL;
  13988. /*
  13989. * Delay ranges are different for different delay modes
  13990. * Get the correct index to update delay bucket
  13991. */
  13992. dstats = dp_fill_delay_buckets(tstats, rstats, delay, tid, mode,
  13993. ring_id, delay_in_us);
  13994. if (qdf_unlikely(!dstats))
  13995. return;
  13996. if (delay != 0) {
  13997. /*
  13998. * Compute minimum,average and maximum
  13999. * delay
  14000. */
  14001. if (delay < dstats->min_delay)
  14002. dstats->min_delay = delay;
  14003. if (delay > dstats->max_delay)
  14004. dstats->max_delay = delay;
  14005. /*
  14006. * Average over delay measured till now
  14007. */
  14008. if (!dstats->avg_delay)
  14009. dstats->avg_delay = delay;
  14010. else
  14011. dstats->avg_delay = ((delay + dstats->avg_delay) >> 1);
  14012. }
  14013. }
  14014. uint16_t dp_get_peer_mac_list(ol_txrx_soc_handle soc, uint8_t vdev_id,
  14015. u_int8_t newmac[][QDF_MAC_ADDR_SIZE],
  14016. u_int16_t mac_cnt, bool limit)
  14017. {
  14018. struct dp_soc *dp_soc = (struct dp_soc *)soc;
  14019. struct dp_vdev *vdev =
  14020. dp_vdev_get_ref_by_id(dp_soc, vdev_id, DP_MOD_ID_CDP);
  14021. struct dp_peer *peer;
  14022. uint16_t new_mac_cnt = 0;
  14023. if (!vdev)
  14024. return new_mac_cnt;
  14025. if (limit && (vdev->num_peers > mac_cnt))
  14026. return 0;
  14027. qdf_spin_lock_bh(&vdev->peer_list_lock);
  14028. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  14029. if (peer->bss_peer)
  14030. continue;
  14031. if (new_mac_cnt < mac_cnt) {
  14032. WLAN_ADDR_COPY(newmac[new_mac_cnt], peer->mac_addr.raw);
  14033. new_mac_cnt++;
  14034. }
  14035. }
  14036. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  14037. dp_vdev_unref_delete(dp_soc, vdev, DP_MOD_ID_CDP);
  14038. return new_mac_cnt;
  14039. }
  14040. uint16_t dp_get_peer_id(ol_txrx_soc_handle soc, uint8_t vdev_id, uint8_t *mac)
  14041. {
  14042. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  14043. mac, 0, vdev_id,
  14044. DP_MOD_ID_CDP);
  14045. uint16_t peer_id = HTT_INVALID_PEER;
  14046. if (!peer) {
  14047. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  14048. return peer_id;
  14049. }
  14050. peer_id = peer->peer_id;
  14051. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14052. return peer_id;
  14053. }
  14054. #ifdef QCA_SUPPORT_WDS_EXTENDED
  14055. QDF_STATUS dp_wds_ext_set_peer_rx(ol_txrx_soc_handle soc,
  14056. uint8_t vdev_id,
  14057. uint8_t *mac,
  14058. ol_txrx_rx_fp rx,
  14059. ol_osif_peer_handle osif_peer)
  14060. {
  14061. struct dp_txrx_peer *txrx_peer = NULL;
  14062. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  14063. mac, 0, vdev_id,
  14064. DP_MOD_ID_CDP);
  14065. QDF_STATUS status = QDF_STATUS_E_INVAL;
  14066. if (!peer) {
  14067. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  14068. return status;
  14069. }
  14070. txrx_peer = dp_get_txrx_peer(peer);
  14071. if (!txrx_peer) {
  14072. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14073. return status;
  14074. }
  14075. if (rx) {
  14076. if (txrx_peer->osif_rx) {
  14077. status = QDF_STATUS_E_ALREADY;
  14078. } else {
  14079. txrx_peer->osif_rx = rx;
  14080. status = QDF_STATUS_SUCCESS;
  14081. }
  14082. } else {
  14083. if (txrx_peer->osif_rx) {
  14084. txrx_peer->osif_rx = NULL;
  14085. status = QDF_STATUS_SUCCESS;
  14086. } else {
  14087. status = QDF_STATUS_E_ALREADY;
  14088. }
  14089. }
  14090. txrx_peer->wds_ext.osif_peer = osif_peer;
  14091. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14092. return status;
  14093. }
  14094. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  14095. /**
  14096. * dp_pdev_srng_deinit() - de-initialize all pdev srng ring including
  14097. * monitor rings
  14098. * @pdev: Datapath pdev handle
  14099. *
  14100. */
  14101. static void dp_pdev_srng_deinit(struct dp_pdev *pdev)
  14102. {
  14103. struct dp_soc *soc = pdev->soc;
  14104. uint8_t i;
  14105. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14106. dp_srng_deinit(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14107. RXDMA_BUF,
  14108. pdev->lmac_id);
  14109. if (!soc->rxdma2sw_rings_not_supported) {
  14110. for (i = 0;
  14111. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14112. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14113. pdev->pdev_id);
  14114. wlan_minidump_remove(soc->rxdma_err_dst_ring[lmac_id].
  14115. base_vaddr_unaligned,
  14116. soc->rxdma_err_dst_ring[lmac_id].
  14117. alloc_size,
  14118. soc->ctrl_psoc,
  14119. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14120. "rxdma_err_dst");
  14121. dp_srng_deinit(soc, &soc->rxdma_err_dst_ring[lmac_id],
  14122. RXDMA_DST, lmac_id);
  14123. }
  14124. }
  14125. }
  14126. /**
  14127. * dp_pdev_srng_init() - initialize all pdev srng rings including
  14128. * monitor rings
  14129. * @pdev: Datapath pdev handle
  14130. *
  14131. * Return: QDF_STATUS_SUCCESS on success
  14132. * QDF_STATUS_E_NOMEM on failure
  14133. */
  14134. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev)
  14135. {
  14136. struct dp_soc *soc = pdev->soc;
  14137. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14138. uint32_t i;
  14139. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14140. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14141. if (dp_srng_init(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14142. RXDMA_BUF, 0, pdev->lmac_id)) {
  14143. dp_init_err("%pK: dp_srng_init failed rx refill ring",
  14144. soc);
  14145. goto fail1;
  14146. }
  14147. }
  14148. /* LMAC RxDMA to SW Rings configuration */
  14149. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14150. /* Only valid for MCL */
  14151. pdev = soc->pdev_list[0];
  14152. if (!soc->rxdma2sw_rings_not_supported) {
  14153. for (i = 0;
  14154. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14155. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14156. pdev->pdev_id);
  14157. struct dp_srng *srng =
  14158. &soc->rxdma_err_dst_ring[lmac_id];
  14159. if (srng->hal_srng)
  14160. continue;
  14161. if (dp_srng_init(soc, srng, RXDMA_DST, 0, lmac_id)) {
  14162. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14163. soc);
  14164. goto fail1;
  14165. }
  14166. wlan_minidump_log(soc->rxdma_err_dst_ring[lmac_id].
  14167. base_vaddr_unaligned,
  14168. soc->rxdma_err_dst_ring[lmac_id].
  14169. alloc_size,
  14170. soc->ctrl_psoc,
  14171. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14172. "rxdma_err_dst");
  14173. }
  14174. }
  14175. return QDF_STATUS_SUCCESS;
  14176. fail1:
  14177. dp_pdev_srng_deinit(pdev);
  14178. return QDF_STATUS_E_NOMEM;
  14179. }
  14180. /**
  14181. * dp_pdev_srng_free() - free all pdev srng rings including monitor rings
  14182. * @pdev: Datapath pdev handle
  14183. *
  14184. */
  14185. static void dp_pdev_srng_free(struct dp_pdev *pdev)
  14186. {
  14187. struct dp_soc *soc = pdev->soc;
  14188. uint8_t i;
  14189. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14190. dp_srng_free(soc, &soc->rx_refill_buf_ring[pdev->lmac_id]);
  14191. if (!soc->rxdma2sw_rings_not_supported) {
  14192. for (i = 0;
  14193. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14194. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14195. pdev->pdev_id);
  14196. dp_srng_free(soc, &soc->rxdma_err_dst_ring[lmac_id]);
  14197. }
  14198. }
  14199. }
  14200. /**
  14201. * dp_pdev_srng_alloc() - allocate memory for all pdev srng rings including
  14202. * monitor rings
  14203. * @pdev: Datapath pdev handle
  14204. *
  14205. * Return: QDF_STATUS_SUCCESS on success
  14206. * QDF_STATUS_E_NOMEM on failure
  14207. */
  14208. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev)
  14209. {
  14210. struct dp_soc *soc = pdev->soc;
  14211. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14212. uint32_t ring_size;
  14213. uint32_t i;
  14214. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14215. ring_size = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  14216. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14217. if (dp_srng_alloc(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14218. RXDMA_BUF, ring_size, 0)) {
  14219. dp_init_err("%pK: dp_srng_alloc failed rx refill ring",
  14220. soc);
  14221. goto fail1;
  14222. }
  14223. }
  14224. ring_size = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  14225. /* LMAC RxDMA to SW Rings configuration */
  14226. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14227. /* Only valid for MCL */
  14228. pdev = soc->pdev_list[0];
  14229. if (!soc->rxdma2sw_rings_not_supported) {
  14230. for (i = 0;
  14231. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14232. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14233. pdev->pdev_id);
  14234. struct dp_srng *srng =
  14235. &soc->rxdma_err_dst_ring[lmac_id];
  14236. if (srng->base_vaddr_unaligned)
  14237. continue;
  14238. if (dp_srng_alloc(soc, srng, RXDMA_DST, ring_size, 0)) {
  14239. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14240. soc);
  14241. goto fail1;
  14242. }
  14243. }
  14244. }
  14245. return QDF_STATUS_SUCCESS;
  14246. fail1:
  14247. dp_pdev_srng_free(pdev);
  14248. return QDF_STATUS_E_NOMEM;
  14249. }
  14250. #ifndef WLAN_DP_DISABLE_TCL_CMD_CRED_SRNG
  14251. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14252. {
  14253. QDF_STATUS status;
  14254. if (soc->init_tcl_cmd_cred_ring) {
  14255. status = dp_srng_init(soc, &soc->tcl_cmd_credit_ring,
  14256. TCL_CMD_CREDIT, 0, 0);
  14257. if (QDF_IS_STATUS_ERROR(status))
  14258. return status;
  14259. wlan_minidump_log(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14260. soc->tcl_cmd_credit_ring.alloc_size,
  14261. soc->ctrl_psoc,
  14262. WLAN_MD_DP_SRNG_TCL_CMD,
  14263. "wbm_desc_rel_ring");
  14264. }
  14265. return QDF_STATUS_SUCCESS;
  14266. }
  14267. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14268. {
  14269. if (soc->init_tcl_cmd_cred_ring) {
  14270. wlan_minidump_remove(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14271. soc->tcl_cmd_credit_ring.alloc_size,
  14272. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_CMD,
  14273. "wbm_desc_rel_ring");
  14274. dp_srng_deinit(soc, &soc->tcl_cmd_credit_ring,
  14275. TCL_CMD_CREDIT, 0);
  14276. }
  14277. }
  14278. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14279. {
  14280. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14281. uint32_t entries;
  14282. QDF_STATUS status;
  14283. entries = wlan_cfg_get_dp_soc_tcl_cmd_credit_ring_size(soc_cfg_ctx);
  14284. if (soc->init_tcl_cmd_cred_ring) {
  14285. status = dp_srng_alloc(soc, &soc->tcl_cmd_credit_ring,
  14286. TCL_CMD_CREDIT, entries, 0);
  14287. if (QDF_IS_STATUS_ERROR(status))
  14288. return status;
  14289. }
  14290. return QDF_STATUS_SUCCESS;
  14291. }
  14292. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14293. {
  14294. if (soc->init_tcl_cmd_cred_ring)
  14295. dp_srng_free(soc, &soc->tcl_cmd_credit_ring);
  14296. }
  14297. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14298. {
  14299. if (soc->init_tcl_cmd_cred_ring)
  14300. hal_tx_init_cmd_credit_ring(soc->hal_soc,
  14301. soc->tcl_cmd_credit_ring.hal_srng);
  14302. }
  14303. #else
  14304. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14305. {
  14306. return QDF_STATUS_SUCCESS;
  14307. }
  14308. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14309. {
  14310. }
  14311. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14312. {
  14313. return QDF_STATUS_SUCCESS;
  14314. }
  14315. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14316. {
  14317. }
  14318. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14319. {
  14320. }
  14321. #endif
  14322. #ifndef WLAN_DP_DISABLE_TCL_STATUS_SRNG
  14323. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14324. {
  14325. QDF_STATUS status;
  14326. status = dp_srng_init(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0);
  14327. if (QDF_IS_STATUS_ERROR(status))
  14328. return status;
  14329. wlan_minidump_log(soc->tcl_status_ring.base_vaddr_unaligned,
  14330. soc->tcl_status_ring.alloc_size,
  14331. soc->ctrl_psoc,
  14332. WLAN_MD_DP_SRNG_TCL_STATUS,
  14333. "wbm_desc_rel_ring");
  14334. return QDF_STATUS_SUCCESS;
  14335. }
  14336. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14337. {
  14338. wlan_minidump_remove(soc->tcl_status_ring.base_vaddr_unaligned,
  14339. soc->tcl_status_ring.alloc_size,
  14340. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_STATUS,
  14341. "wbm_desc_rel_ring");
  14342. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  14343. }
  14344. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14345. {
  14346. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14347. uint32_t entries;
  14348. QDF_STATUS status = QDF_STATUS_SUCCESS;
  14349. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  14350. status = dp_srng_alloc(soc, &soc->tcl_status_ring,
  14351. TCL_STATUS, entries, 0);
  14352. return status;
  14353. }
  14354. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14355. {
  14356. dp_srng_free(soc, &soc->tcl_status_ring);
  14357. }
  14358. #else
  14359. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14360. {
  14361. return QDF_STATUS_SUCCESS;
  14362. }
  14363. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14364. {
  14365. }
  14366. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14367. {
  14368. return QDF_STATUS_SUCCESS;
  14369. }
  14370. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14371. {
  14372. }
  14373. #endif
  14374. /**
  14375. * dp_soc_srng_deinit() - de-initialize soc srng rings
  14376. * @soc: Datapath soc handle
  14377. *
  14378. */
  14379. static void dp_soc_srng_deinit(struct dp_soc *soc)
  14380. {
  14381. uint32_t i;
  14382. if (soc->arch_ops.txrx_soc_srng_deinit)
  14383. soc->arch_ops.txrx_soc_srng_deinit(soc);
  14384. /* Free the ring memories */
  14385. /* Common rings */
  14386. wlan_minidump_remove(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14387. soc->wbm_desc_rel_ring.alloc_size,
  14388. soc->ctrl_psoc, WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14389. "wbm_desc_rel_ring");
  14390. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  14391. /* Tx data rings */
  14392. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14393. dp_deinit_tx_pair_by_index(soc, i);
  14394. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14395. dp_deinit_tx_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14396. dp_ipa_deinit_alt_tx_ring(soc);
  14397. }
  14398. /* TCL command and status rings */
  14399. dp_soc_tcl_cmd_cred_srng_deinit(soc);
  14400. dp_soc_tcl_status_srng_deinit(soc);
  14401. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14402. /* TODO: Get number of rings and ring sizes
  14403. * from wlan_cfg
  14404. */
  14405. wlan_minidump_remove(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14406. soc->reo_dest_ring[i].alloc_size,
  14407. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_DEST,
  14408. "reo_dest_ring");
  14409. dp_srng_deinit(soc, &soc->reo_dest_ring[i], REO_DST, i);
  14410. }
  14411. /* REO reinjection ring */
  14412. wlan_minidump_remove(soc->reo_reinject_ring.base_vaddr_unaligned,
  14413. soc->reo_reinject_ring.alloc_size,
  14414. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_REINJECT,
  14415. "reo_reinject_ring");
  14416. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  14417. /* Rx release ring */
  14418. wlan_minidump_remove(soc->rx_rel_ring.base_vaddr_unaligned,
  14419. soc->rx_rel_ring.alloc_size,
  14420. soc->ctrl_psoc, WLAN_MD_DP_SRNG_RX_REL,
  14421. "reo_release_ring");
  14422. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  14423. /* Rx exception ring */
  14424. /* TODO: Better to store ring_type and ring_num in
  14425. * dp_srng during setup
  14426. */
  14427. wlan_minidump_remove(soc->reo_exception_ring.base_vaddr_unaligned,
  14428. soc->reo_exception_ring.alloc_size,
  14429. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14430. "reo_exception_ring");
  14431. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  14432. /* REO command and status rings */
  14433. wlan_minidump_remove(soc->reo_cmd_ring.base_vaddr_unaligned,
  14434. soc->reo_cmd_ring.alloc_size,
  14435. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_CMD,
  14436. "reo_cmd_ring");
  14437. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  14438. wlan_minidump_remove(soc->reo_status_ring.base_vaddr_unaligned,
  14439. soc->reo_status_ring.alloc_size,
  14440. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_STATUS,
  14441. "reo_status_ring");
  14442. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  14443. }
  14444. /**
  14445. * dp_soc_srng_init() - Initialize soc level srng rings
  14446. * @soc: Datapath soc handle
  14447. *
  14448. * Return: QDF_STATUS_SUCCESS on success
  14449. * QDF_STATUS_E_FAILURE on failure
  14450. */
  14451. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc)
  14452. {
  14453. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14454. uint8_t i;
  14455. uint8_t wbm2_sw_rx_rel_ring_id;
  14456. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14457. dp_enable_verbose_debug(soc);
  14458. /* WBM descriptor release ring */
  14459. if (dp_srng_init(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0)) {
  14460. dp_init_err("%pK: dp_srng_init failed for wbm_desc_rel_ring", soc);
  14461. goto fail1;
  14462. }
  14463. wlan_minidump_log(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14464. soc->wbm_desc_rel_ring.alloc_size,
  14465. soc->ctrl_psoc,
  14466. WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14467. "wbm_desc_rel_ring");
  14468. /* TCL command and status rings */
  14469. if (dp_soc_tcl_cmd_cred_srng_init(soc)) {
  14470. dp_init_err("%pK: dp_srng_init failed for tcl_cmd_ring", soc);
  14471. goto fail1;
  14472. }
  14473. if (dp_soc_tcl_status_srng_init(soc)) {
  14474. dp_init_err("%pK: dp_srng_init failed for tcl_status_ring", soc);
  14475. goto fail1;
  14476. }
  14477. /* REO reinjection ring */
  14478. if (dp_srng_init(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0)) {
  14479. dp_init_err("%pK: dp_srng_init failed for reo_reinject_ring", soc);
  14480. goto fail1;
  14481. }
  14482. wlan_minidump_log(soc->reo_reinject_ring.base_vaddr_unaligned,
  14483. soc->reo_reinject_ring.alloc_size,
  14484. soc->ctrl_psoc,
  14485. WLAN_MD_DP_SRNG_REO_REINJECT,
  14486. "reo_reinject_ring");
  14487. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc_cfg_ctx);
  14488. /* Rx release ring */
  14489. if (dp_srng_init(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14490. wbm2_sw_rx_rel_ring_id, 0)) {
  14491. dp_init_err("%pK: dp_srng_init failed for rx_rel_ring", soc);
  14492. goto fail1;
  14493. }
  14494. wlan_minidump_log(soc->rx_rel_ring.base_vaddr_unaligned,
  14495. soc->rx_rel_ring.alloc_size,
  14496. soc->ctrl_psoc,
  14497. WLAN_MD_DP_SRNG_RX_REL,
  14498. "reo_release_ring");
  14499. /* Rx exception ring */
  14500. if (dp_srng_init(soc, &soc->reo_exception_ring,
  14501. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS)) {
  14502. dp_init_err("%pK: dp_srng_init failed - reo_exception", soc);
  14503. goto fail1;
  14504. }
  14505. wlan_minidump_log(soc->reo_exception_ring.base_vaddr_unaligned,
  14506. soc->reo_exception_ring.alloc_size,
  14507. soc->ctrl_psoc,
  14508. WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14509. "reo_exception_ring");
  14510. /* REO command and status rings */
  14511. if (dp_srng_init(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0)) {
  14512. dp_init_err("%pK: dp_srng_init failed for reo_cmd_ring", soc);
  14513. goto fail1;
  14514. }
  14515. wlan_minidump_log(soc->reo_cmd_ring.base_vaddr_unaligned,
  14516. soc->reo_cmd_ring.alloc_size,
  14517. soc->ctrl_psoc,
  14518. WLAN_MD_DP_SRNG_REO_CMD,
  14519. "reo_cmd_ring");
  14520. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  14521. TAILQ_INIT(&soc->rx.reo_cmd_list);
  14522. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  14523. if (dp_srng_init(soc, &soc->reo_status_ring, REO_STATUS, 0, 0)) {
  14524. dp_init_err("%pK: dp_srng_init failed for reo_status_ring", soc);
  14525. goto fail1;
  14526. }
  14527. wlan_minidump_log(soc->reo_status_ring.base_vaddr_unaligned,
  14528. soc->reo_status_ring.alloc_size,
  14529. soc->ctrl_psoc,
  14530. WLAN_MD_DP_SRNG_REO_STATUS,
  14531. "reo_status_ring");
  14532. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14533. if (dp_init_tx_ring_pair_by_index(soc, i))
  14534. goto fail1;
  14535. }
  14536. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14537. if (dp_init_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14538. goto fail1;
  14539. if (dp_ipa_init_alt_tx_ring(soc))
  14540. goto fail1;
  14541. }
  14542. dp_create_ext_stats_event(soc);
  14543. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14544. /* Initialize REO destination ring */
  14545. if (dp_srng_init(soc, &soc->reo_dest_ring[i], REO_DST, i, 0)) {
  14546. dp_init_err("%pK: dp_srng_init failed for reo_dest_ringn", soc);
  14547. goto fail1;
  14548. }
  14549. wlan_minidump_log(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14550. soc->reo_dest_ring[i].alloc_size,
  14551. soc->ctrl_psoc,
  14552. WLAN_MD_DP_SRNG_REO_DEST,
  14553. "reo_dest_ring");
  14554. }
  14555. if (soc->arch_ops.txrx_soc_srng_init) {
  14556. if (soc->arch_ops.txrx_soc_srng_init(soc)) {
  14557. dp_init_err("%pK: dp_srng_init failed for arch rings",
  14558. soc);
  14559. goto fail1;
  14560. }
  14561. }
  14562. return QDF_STATUS_SUCCESS;
  14563. fail1:
  14564. /*
  14565. * Cleanup will be done as part of soc_detach, which will
  14566. * be called on pdev attach failure
  14567. */
  14568. dp_soc_srng_deinit(soc);
  14569. return QDF_STATUS_E_FAILURE;
  14570. }
  14571. /**
  14572. * dp_soc_srng_free() - free soc level srng rings
  14573. * @soc: Datapath soc handle
  14574. *
  14575. */
  14576. static void dp_soc_srng_free(struct dp_soc *soc)
  14577. {
  14578. uint32_t i;
  14579. if (soc->arch_ops.txrx_soc_srng_free)
  14580. soc->arch_ops.txrx_soc_srng_free(soc);
  14581. dp_srng_free(soc, &soc->wbm_desc_rel_ring);
  14582. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14583. dp_free_tx_ring_pair_by_index(soc, i);
  14584. /* Free IPA rings for TCL_TX and TCL_COMPL ring */
  14585. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14586. dp_free_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14587. dp_ipa_free_alt_tx_ring(soc);
  14588. }
  14589. dp_soc_tcl_cmd_cred_srng_free(soc);
  14590. dp_soc_tcl_status_srng_free(soc);
  14591. for (i = 0; i < soc->num_reo_dest_rings; i++)
  14592. dp_srng_free(soc, &soc->reo_dest_ring[i]);
  14593. dp_srng_free(soc, &soc->reo_reinject_ring);
  14594. dp_srng_free(soc, &soc->rx_rel_ring);
  14595. dp_srng_free(soc, &soc->reo_exception_ring);
  14596. dp_srng_free(soc, &soc->reo_cmd_ring);
  14597. dp_srng_free(soc, &soc->reo_status_ring);
  14598. }
  14599. /**
  14600. * dp_soc_srng_alloc() - Allocate memory for soc level srng rings
  14601. * @soc: Datapath soc handle
  14602. *
  14603. * Return: QDF_STATUS_SUCCESS on success
  14604. * QDF_STATUS_E_NOMEM on failure
  14605. */
  14606. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc)
  14607. {
  14608. uint32_t entries;
  14609. uint32_t i;
  14610. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14611. uint32_t cached = WLAN_CFG_DST_RING_CACHED_DESC;
  14612. uint32_t reo_dst_ring_size;
  14613. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14614. /* sw2wbm link descriptor release ring */
  14615. entries = wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx);
  14616. if (dp_srng_alloc(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE,
  14617. entries, 0)) {
  14618. dp_init_err("%pK: dp_srng_alloc failed for wbm_desc_rel_ring", soc);
  14619. goto fail1;
  14620. }
  14621. /* TCL command and status rings */
  14622. if (dp_soc_tcl_cmd_cred_srng_alloc(soc)) {
  14623. dp_init_err("%pK: dp_srng_alloc failed for tcl_cmd_ring", soc);
  14624. goto fail1;
  14625. }
  14626. if (dp_soc_tcl_status_srng_alloc(soc)) {
  14627. dp_init_err("%pK: dp_srng_alloc failed for tcl_status_ring", soc);
  14628. goto fail1;
  14629. }
  14630. /* REO reinjection ring */
  14631. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  14632. if (dp_srng_alloc(soc, &soc->reo_reinject_ring, REO_REINJECT,
  14633. entries, 0)) {
  14634. dp_init_err("%pK: dp_srng_alloc failed for reo_reinject_ring", soc);
  14635. goto fail1;
  14636. }
  14637. /* Rx release ring */
  14638. entries = wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx);
  14639. if (dp_srng_alloc(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14640. entries, 0)) {
  14641. dp_init_err("%pK: dp_srng_alloc failed for rx_rel_ring", soc);
  14642. goto fail1;
  14643. }
  14644. /* Rx exception ring */
  14645. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  14646. if (dp_srng_alloc(soc, &soc->reo_exception_ring, REO_EXCEPTION,
  14647. entries, 0)) {
  14648. dp_init_err("%pK: dp_srng_alloc failed - reo_exception", soc);
  14649. goto fail1;
  14650. }
  14651. /* REO command and status rings */
  14652. entries = wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx);
  14653. if (dp_srng_alloc(soc, &soc->reo_cmd_ring, REO_CMD, entries, 0)) {
  14654. dp_init_err("%pK: dp_srng_alloc failed for reo_cmd_ring", soc);
  14655. goto fail1;
  14656. }
  14657. entries = wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx);
  14658. if (dp_srng_alloc(soc, &soc->reo_status_ring, REO_STATUS,
  14659. entries, 0)) {
  14660. dp_init_err("%pK: dp_srng_alloc failed for reo_status_ring", soc);
  14661. goto fail1;
  14662. }
  14663. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc_cfg_ctx);
  14664. /* Disable cached desc if NSS offload is enabled */
  14665. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  14666. cached = 0;
  14667. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14668. if (dp_alloc_tx_ring_pair_by_index(soc, i))
  14669. goto fail1;
  14670. }
  14671. /* IPA rings for TCL_TX and TX_COMP will be allocated here */
  14672. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14673. if (dp_alloc_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14674. goto fail1;
  14675. if (dp_ipa_alloc_alt_tx_ring(soc))
  14676. goto fail1;
  14677. }
  14678. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14679. /* Setup REO destination ring */
  14680. if (dp_srng_alloc(soc, &soc->reo_dest_ring[i], REO_DST,
  14681. reo_dst_ring_size, cached)) {
  14682. dp_init_err("%pK: dp_srng_alloc failed for reo_dest_ring", soc);
  14683. goto fail1;
  14684. }
  14685. }
  14686. if (soc->arch_ops.txrx_soc_srng_alloc) {
  14687. if (soc->arch_ops.txrx_soc_srng_alloc(soc)) {
  14688. dp_init_err("%pK: dp_srng_alloc failed for arch rings",
  14689. soc);
  14690. goto fail1;
  14691. }
  14692. }
  14693. return QDF_STATUS_SUCCESS;
  14694. fail1:
  14695. dp_soc_srng_free(soc);
  14696. return QDF_STATUS_E_NOMEM;
  14697. }
  14698. static void dp_soc_cfg_dump(struct dp_soc *soc, uint32_t target_type)
  14699. {
  14700. dp_init_info("DP soc Dump for Target = %d", target_type);
  14701. dp_init_info("ast_override_support = %d, da_war_enabled = %d,",
  14702. soc->ast_override_support, soc->da_war_enabled);
  14703. wlan_cfg_dp_soc_ctx_dump(soc->wlan_cfg_ctx);
  14704. }
  14705. /**
  14706. * dp_soc_cfg_init() - initialize target specific configuration
  14707. * during dp_soc_init
  14708. * @soc: dp soc handle
  14709. */
  14710. static void dp_soc_cfg_init(struct dp_soc *soc)
  14711. {
  14712. uint32_t target_type;
  14713. target_type = hal_get_target_type(soc->hal_soc);
  14714. switch (target_type) {
  14715. case TARGET_TYPE_QCA6290:
  14716. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14717. REO_DST_RING_SIZE_QCA6290);
  14718. soc->ast_override_support = 1;
  14719. soc->da_war_enabled = false;
  14720. break;
  14721. case TARGET_TYPE_QCA6390:
  14722. case TARGET_TYPE_QCA6490:
  14723. case TARGET_TYPE_QCA6750:
  14724. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14725. REO_DST_RING_SIZE_QCA6290);
  14726. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14727. soc->ast_override_support = 1;
  14728. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14729. soc->cdp_soc.ol_ops->get_con_mode() ==
  14730. QDF_GLOBAL_MONITOR_MODE) {
  14731. int int_ctx;
  14732. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  14733. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14734. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14735. }
  14736. }
  14737. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14738. break;
  14739. case TARGET_TYPE_KIWI:
  14740. case TARGET_TYPE_MANGO:
  14741. case TARGET_TYPE_PEACH:
  14742. soc->ast_override_support = 1;
  14743. soc->per_tid_basize_max_tid = 8;
  14744. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14745. soc->cdp_soc.ol_ops->get_con_mode() ==
  14746. QDF_GLOBAL_MONITOR_MODE) {
  14747. int int_ctx;
  14748. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS;
  14749. int_ctx++) {
  14750. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14751. if (dp_is_monitor_mode_using_poll(soc))
  14752. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14753. }
  14754. }
  14755. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14756. soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev = 1;
  14757. break;
  14758. case TARGET_TYPE_QCA8074:
  14759. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14760. soc->da_war_enabled = true;
  14761. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14762. break;
  14763. case TARGET_TYPE_QCA8074V2:
  14764. case TARGET_TYPE_QCA6018:
  14765. case TARGET_TYPE_QCA9574:
  14766. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14767. soc->ast_override_support = 1;
  14768. soc->per_tid_basize_max_tid = 8;
  14769. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14770. soc->da_war_enabled = false;
  14771. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14772. break;
  14773. case TARGET_TYPE_QCN9000:
  14774. soc->ast_override_support = 1;
  14775. soc->da_war_enabled = false;
  14776. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14777. soc->per_tid_basize_max_tid = 8;
  14778. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14779. soc->lmac_polled_mode = 0;
  14780. soc->wbm_release_desc_rx_sg_support = 1;
  14781. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14782. break;
  14783. case TARGET_TYPE_QCA5018:
  14784. case TARGET_TYPE_QCN6122:
  14785. case TARGET_TYPE_QCN9160:
  14786. soc->ast_override_support = 1;
  14787. soc->da_war_enabled = false;
  14788. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14789. soc->per_tid_basize_max_tid = 8;
  14790. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS_11AX;
  14791. soc->disable_mac1_intr = 1;
  14792. soc->disable_mac2_intr = 1;
  14793. soc->wbm_release_desc_rx_sg_support = 1;
  14794. break;
  14795. case TARGET_TYPE_QCN9224:
  14796. soc->ast_override_support = 1;
  14797. soc->da_war_enabled = false;
  14798. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14799. soc->per_tid_basize_max_tid = 8;
  14800. soc->wbm_release_desc_rx_sg_support = 1;
  14801. soc->rxdma2sw_rings_not_supported = 1;
  14802. soc->wbm_sg_last_msdu_war = 1;
  14803. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14804. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14805. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14806. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14807. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14808. CFG_DP_HOST_AST_DB_ENABLE);
  14809. soc->features.wds_ext_ast_override_enable = true;
  14810. break;
  14811. case TARGET_TYPE_QCA5332:
  14812. soc->ast_override_support = 1;
  14813. soc->da_war_enabled = false;
  14814. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14815. soc->per_tid_basize_max_tid = 8;
  14816. soc->wbm_release_desc_rx_sg_support = 1;
  14817. soc->rxdma2sw_rings_not_supported = 1;
  14818. soc->wbm_sg_last_msdu_war = 1;
  14819. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14820. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14821. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS_5332;
  14822. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14823. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14824. CFG_DP_HOST_AST_DB_ENABLE);
  14825. soc->features.wds_ext_ast_override_enable = true;
  14826. break;
  14827. default:
  14828. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  14829. qdf_assert_always(0);
  14830. break;
  14831. }
  14832. dp_soc_cfg_dump(soc, target_type);
  14833. }
  14834. /**
  14835. * dp_soc_cfg_attach() - set target specific configuration in
  14836. * dp soc cfg.
  14837. * @soc: dp soc handle
  14838. */
  14839. static void dp_soc_cfg_attach(struct dp_soc *soc)
  14840. {
  14841. int target_type;
  14842. int nss_cfg = 0;
  14843. target_type = hal_get_target_type(soc->hal_soc);
  14844. switch (target_type) {
  14845. case TARGET_TYPE_QCA6290:
  14846. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14847. REO_DST_RING_SIZE_QCA6290);
  14848. break;
  14849. case TARGET_TYPE_QCA6390:
  14850. case TARGET_TYPE_QCA6490:
  14851. case TARGET_TYPE_QCA6750:
  14852. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14853. REO_DST_RING_SIZE_QCA6290);
  14854. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14855. break;
  14856. case TARGET_TYPE_KIWI:
  14857. case TARGET_TYPE_MANGO:
  14858. case TARGET_TYPE_PEACH:
  14859. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14860. break;
  14861. case TARGET_TYPE_QCA8074:
  14862. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14863. break;
  14864. case TARGET_TYPE_QCA8074V2:
  14865. case TARGET_TYPE_QCA6018:
  14866. case TARGET_TYPE_QCA9574:
  14867. case TARGET_TYPE_QCN6122:
  14868. case TARGET_TYPE_QCN9160:
  14869. case TARGET_TYPE_QCA5018:
  14870. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14871. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14872. break;
  14873. case TARGET_TYPE_QCN9000:
  14874. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14875. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14876. break;
  14877. case TARGET_TYPE_QCN9224:
  14878. case TARGET_TYPE_QCA5332:
  14879. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14880. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14881. break;
  14882. default:
  14883. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  14884. qdf_assert_always(0);
  14885. break;
  14886. }
  14887. if (soc->cdp_soc.ol_ops->get_soc_nss_cfg)
  14888. nss_cfg = soc->cdp_soc.ol_ops->get_soc_nss_cfg(soc->ctrl_psoc);
  14889. wlan_cfg_set_dp_soc_nss_cfg(soc->wlan_cfg_ctx, nss_cfg);
  14890. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  14891. wlan_cfg_set_num_tx_desc_pool(soc->wlan_cfg_ctx, 0);
  14892. wlan_cfg_set_num_tx_ext_desc_pool(soc->wlan_cfg_ctx, 0);
  14893. wlan_cfg_set_num_tx_desc(soc->wlan_cfg_ctx, 0);
  14894. wlan_cfg_set_num_tx_ext_desc(soc->wlan_cfg_ctx, 0);
  14895. soc->init_tcl_cmd_cred_ring = false;
  14896. soc->num_tcl_data_rings =
  14897. wlan_cfg_num_nss_tcl_data_rings(soc->wlan_cfg_ctx);
  14898. soc->num_reo_dest_rings =
  14899. wlan_cfg_num_nss_reo_dest_rings(soc->wlan_cfg_ctx);
  14900. } else {
  14901. soc->init_tcl_cmd_cred_ring = true;
  14902. soc->num_tx_comp_rings =
  14903. wlan_cfg_num_tx_comp_rings(soc->wlan_cfg_ctx);
  14904. soc->num_tcl_data_rings =
  14905. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  14906. soc->num_reo_dest_rings =
  14907. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  14908. }
  14909. soc->arch_ops.soc_cfg_attach(soc);
  14910. }
  14911. static inline void dp_pdev_set_default_reo(struct dp_pdev *pdev)
  14912. {
  14913. struct dp_soc *soc = pdev->soc;
  14914. switch (pdev->pdev_id) {
  14915. case 0:
  14916. pdev->reo_dest =
  14917. wlan_cfg_radio0_default_reo_get(soc->wlan_cfg_ctx);
  14918. break;
  14919. case 1:
  14920. pdev->reo_dest =
  14921. wlan_cfg_radio1_default_reo_get(soc->wlan_cfg_ctx);
  14922. break;
  14923. case 2:
  14924. pdev->reo_dest =
  14925. wlan_cfg_radio2_default_reo_get(soc->wlan_cfg_ctx);
  14926. break;
  14927. default:
  14928. dp_init_err("%pK: Invalid pdev_id %d for reo selection",
  14929. soc, pdev->pdev_id);
  14930. break;
  14931. }
  14932. }
  14933. static QDF_STATUS dp_pdev_init(struct cdp_soc_t *txrx_soc,
  14934. HTC_HANDLE htc_handle,
  14935. qdf_device_t qdf_osdev,
  14936. uint8_t pdev_id)
  14937. {
  14938. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14939. int nss_cfg;
  14940. void *sojourn_buf;
  14941. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  14942. struct dp_pdev *pdev = soc->pdev_list[pdev_id];
  14943. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14944. pdev->soc = soc;
  14945. pdev->pdev_id = pdev_id;
  14946. /*
  14947. * Variable to prevent double pdev deinitialization during
  14948. * radio detach execution .i.e. in the absence of any vdev.
  14949. */
  14950. pdev->pdev_deinit = 0;
  14951. if (dp_wdi_event_attach(pdev)) {
  14952. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  14953. "dp_wdi_evet_attach failed");
  14954. goto fail0;
  14955. }
  14956. if (dp_pdev_srng_init(pdev)) {
  14957. dp_init_err("%pK: Failed to initialize pdev srng rings", soc);
  14958. goto fail1;
  14959. }
  14960. /* Initialize descriptors in TCL Rings used by IPA */
  14961. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14962. hal_tx_init_data_ring(soc->hal_soc,
  14963. soc->tcl_data_ring[IPA_TCL_DATA_RING_IDX].hal_srng);
  14964. dp_ipa_hal_tx_init_alt_data_ring(soc);
  14965. }
  14966. /*
  14967. * Initialize command/credit ring descriptor
  14968. * Command/CREDIT ring also used for sending DATA cmds
  14969. */
  14970. dp_tx_init_cmd_credit_ring(soc);
  14971. dp_tx_pdev_init(pdev);
  14972. /*
  14973. * set nss pdev config based on soc config
  14974. */
  14975. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  14976. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  14977. (nss_cfg & (1 << pdev_id)));
  14978. pdev->target_pdev_id =
  14979. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  14980. if (soc->preferred_hw_mode == WMI_HOST_HW_MODE_2G_PHYB &&
  14981. pdev->lmac_id == PHYB_2G_LMAC_ID) {
  14982. pdev->target_pdev_id = PHYB_2G_TARGET_PDEV_ID;
  14983. }
  14984. /* Reset the cpu ring map if radio is NSS offloaded */
  14985. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  14986. dp_soc_reset_cpu_ring_map(soc);
  14987. dp_soc_reset_intr_mask(soc);
  14988. }
  14989. /* Reset the cpu ring map if radio is NSS offloaded */
  14990. dp_soc_reset_ipa_vlan_intr_mask(soc);
  14991. TAILQ_INIT(&pdev->vdev_list);
  14992. qdf_spinlock_create(&pdev->vdev_list_lock);
  14993. pdev->vdev_count = 0;
  14994. pdev->is_lro_hash_configured = 0;
  14995. qdf_spinlock_create(&pdev->tx_mutex);
  14996. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MON_INVALID_LMAC_ID;
  14997. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MON_INVALID_LMAC_ID;
  14998. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MON_INVALID_LMAC_ID;
  14999. DP_STATS_INIT(pdev);
  15000. dp_local_peer_id_pool_init(pdev);
  15001. dp_dscp_tid_map_setup(pdev);
  15002. dp_pcp_tid_map_setup(pdev);
  15003. /* set the reo destination during initialization */
  15004. dp_pdev_set_default_reo(pdev);
  15005. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  15006. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  15007. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  15008. TRUE);
  15009. if (!pdev->sojourn_buf) {
  15010. dp_init_err("%pK: Failed to allocate sojourn buf", soc);
  15011. goto fail2;
  15012. }
  15013. sojourn_buf = qdf_nbuf_data(pdev->sojourn_buf);
  15014. qdf_mem_zero(sojourn_buf, sizeof(struct cdp_tx_sojourn_stats));
  15015. qdf_event_create(&pdev->fw_peer_stats_event);
  15016. qdf_event_create(&pdev->fw_stats_event);
  15017. qdf_event_create(&pdev->fw_obss_stats_event);
  15018. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  15019. pdev->num_tx_spl_allowed =
  15020. wlan_cfg_get_num_tx_spl_desc(soc->wlan_cfg_ctx);
  15021. pdev->num_reg_tx_allowed =
  15022. pdev->num_tx_allowed - pdev->num_tx_spl_allowed;
  15023. if (dp_rxdma_ring_setup(soc, pdev)) {
  15024. dp_init_err("%pK: RXDMA ring config failed", soc);
  15025. goto fail3;
  15026. }
  15027. if (dp_init_ipa_rx_refill_buf_ring(soc, pdev))
  15028. goto fail3;
  15029. if (dp_ipa_ring_resource_setup(soc, pdev))
  15030. goto fail4;
  15031. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  15032. dp_init_err("%pK: dp_ipa_uc_attach failed", soc);
  15033. goto fail4;
  15034. }
  15035. if (dp_pdev_bkp_stats_attach(pdev) != QDF_STATUS_SUCCESS) {
  15036. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  15037. FL("dp_pdev_bkp_stats_attach failed"));
  15038. goto fail5;
  15039. }
  15040. if (dp_monitor_pdev_init(pdev)) {
  15041. dp_init_err("%pK: dp_monitor_pdev_init failed\n", soc);
  15042. goto fail6;
  15043. }
  15044. /* initialize sw rx descriptors */
  15045. dp_rx_pdev_desc_pool_init(pdev);
  15046. /* allocate buffers and replenish the RxDMA ring */
  15047. dp_rx_pdev_buffers_alloc(pdev);
  15048. dp_init_tso_stats(pdev);
  15049. pdev->rx_fast_flag = false;
  15050. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  15051. qdf_dma_mem_stats_read(),
  15052. qdf_heap_mem_stats_read(),
  15053. qdf_skb_total_mem_stats_read());
  15054. return QDF_STATUS_SUCCESS;
  15055. fail6:
  15056. dp_pdev_bkp_stats_detach(pdev);
  15057. fail5:
  15058. dp_ipa_uc_detach(soc, pdev);
  15059. fail4:
  15060. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  15061. fail3:
  15062. dp_rxdma_ring_cleanup(soc, pdev);
  15063. qdf_nbuf_free(pdev->sojourn_buf);
  15064. fail2:
  15065. qdf_spinlock_destroy(&pdev->tx_mutex);
  15066. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  15067. dp_pdev_srng_deinit(pdev);
  15068. fail1:
  15069. dp_wdi_event_detach(pdev);
  15070. fail0:
  15071. return QDF_STATUS_E_FAILURE;
  15072. }
  15073. /**
  15074. * dp_pdev_init_wifi3() - Init txrx pdev
  15075. * @txrx_soc:
  15076. * @htc_handle: HTC handle for host-target interface
  15077. * @qdf_osdev: QDF OS device
  15078. * @pdev_id: pdev Id
  15079. *
  15080. * Return: QDF_STATUS
  15081. */
  15082. static QDF_STATUS dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  15083. HTC_HANDLE htc_handle,
  15084. qdf_device_t qdf_osdev,
  15085. uint8_t pdev_id)
  15086. {
  15087. return dp_pdev_init(txrx_soc, htc_handle, qdf_osdev, pdev_id);
  15088. }
  15089. #ifdef FEATURE_DIRECT_LINK
  15090. struct dp_srng *dp_setup_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15091. uint8_t pdev_id)
  15092. {
  15093. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15094. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15095. if (!pdev) {
  15096. dp_err("DP pdev is NULL");
  15097. return NULL;
  15098. }
  15099. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring4,
  15100. RXDMA_BUF, DIRECT_LINK_REFILL_RING_ENTRIES, false)) {
  15101. dp_err("SRNG alloc failed for rx_refill_buf_ring4");
  15102. return NULL;
  15103. }
  15104. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring4,
  15105. RXDMA_BUF, DIRECT_LINK_REFILL_RING_IDX, 0)) {
  15106. dp_err("SRNG init failed for rx_refill_buf_ring4");
  15107. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15108. return NULL;
  15109. }
  15110. if (htt_srng_setup(soc->htt_handle, pdev_id,
  15111. pdev->rx_refill_buf_ring4.hal_srng, RXDMA_BUF)) {
  15112. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF,
  15113. DIRECT_LINK_REFILL_RING_IDX);
  15114. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15115. return NULL;
  15116. }
  15117. return &pdev->rx_refill_buf_ring4;
  15118. }
  15119. void dp_destroy_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15120. uint8_t pdev_id)
  15121. {
  15122. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15123. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15124. if (!pdev) {
  15125. dp_err("DP pdev is NULL");
  15126. return;
  15127. }
  15128. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF, 0);
  15129. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15130. }
  15131. #endif