dp_main.c 274 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812981398149815981698179818981998209821982298239824982598269827982898299830983198329833983498359836983798389839984098419842984398449845984698479848984998509851985298539854985598569857985898599860986198629863986498659866986798689869987098719872987398749875987698779878987998809881988298839884988598869887988898899890989198929893989498959896989798989899990099019902990399049905990699079908990999109911991299139914991599169917991899199920992199229923992499259926992799289929993099319932993399349935993699379938993999409941994299439944994599469947994899499950995199529953995499559956995799589959996099619962996399649965996699679968996999709971997299739974997599769977997899799980998199829983998499859986998799889989999099919992999399949995999699979998999910000100011000210003100041000510006100071000810009
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  65. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  66. static struct dp_soc *
  67. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  68. struct ol_if_ops *ol_ops, uint16_t device_id);
  69. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  70. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  71. uint8_t *peer_mac_addr,
  72. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  73. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  74. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  75. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  76. #define DP_INTR_POLL_TIMER_MS 10
  77. /* Generic AST entry aging timer value */
  78. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  79. /* WDS AST entry aging timer value */
  80. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  81. #define DP_WDS_AST_AGING_TIMER_CNT \
  82. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  83. #define DP_MCS_LENGTH (6*MAX_MCS)
  84. #define DP_NSS_LENGTH (6*SS_COUNT)
  85. #define DP_MU_GROUP_SHOW 16
  86. #define DP_MU_GROUP_LENGTH (6 * DP_MU_GROUP_SHOW)
  87. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  88. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  89. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  90. #define DP_MAX_MCS_STRING_LEN 30
  91. #define DP_CURR_FW_STATS_AVAIL 19
  92. #define DP_HTT_DBG_EXT_STATS_MAX 256
  93. #define DP_MAX_SLEEP_TIME 100
  94. #ifndef QCA_WIFI_3_0_EMU
  95. #define SUSPEND_DRAIN_WAIT 500
  96. #else
  97. #define SUSPEND_DRAIN_WAIT 3000
  98. #endif
  99. #ifdef IPA_OFFLOAD
  100. /* Exclude IPA rings from the interrupt context */
  101. #define TX_RING_MASK_VAL 0xb
  102. #define RX_RING_MASK_VAL 0x7
  103. #else
  104. #define TX_RING_MASK_VAL 0xF
  105. #define RX_RING_MASK_VAL 0xF
  106. #endif
  107. #define STR_MAXLEN 64
  108. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  109. /* PPDU stats mask sent to FW to enable enhanced stats */
  110. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  111. /* PPDU stats mask sent to FW to support debug sniffer feature */
  112. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  113. /* PPDU stats mask sent to FW to support BPR feature*/
  114. #define DP_PPDU_STATS_CFG_BPR 0x2000
  115. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  116. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  117. DP_PPDU_STATS_CFG_ENH_STATS)
  118. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  119. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  120. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  121. #define RNG_ERR "SRNG setup failed for"
  122. /**
  123. * default_dscp_tid_map - Default DSCP-TID mapping
  124. *
  125. * DSCP TID
  126. * 000000 0
  127. * 001000 1
  128. * 010000 2
  129. * 011000 3
  130. * 100000 4
  131. * 101000 5
  132. * 110000 6
  133. * 111000 7
  134. */
  135. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  136. 0, 0, 0, 0, 0, 0, 0, 0,
  137. 1, 1, 1, 1, 1, 1, 1, 1,
  138. 2, 2, 2, 2, 2, 2, 2, 2,
  139. 3, 3, 3, 3, 3, 3, 3, 3,
  140. 4, 4, 4, 4, 4, 4, 4, 4,
  141. 5, 5, 5, 5, 5, 5, 5, 5,
  142. 6, 6, 6, 6, 6, 6, 6, 6,
  143. 7, 7, 7, 7, 7, 7, 7, 7,
  144. };
  145. /*
  146. * struct dp_rate_debug
  147. *
  148. * @mcs_type: print string for a given mcs
  149. * @valid: valid mcs rate?
  150. */
  151. struct dp_rate_debug {
  152. char mcs_type[DP_MAX_MCS_STRING_LEN];
  153. uint8_t valid;
  154. };
  155. #define MCS_VALID 1
  156. #define MCS_INVALID 0
  157. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  158. {
  159. {"OFDM 48 Mbps", MCS_VALID},
  160. {"OFDM 24 Mbps", MCS_VALID},
  161. {"OFDM 12 Mbps", MCS_VALID},
  162. {"OFDM 6 Mbps ", MCS_VALID},
  163. {"OFDM 54 Mbps", MCS_VALID},
  164. {"OFDM 36 Mbps", MCS_VALID},
  165. {"OFDM 18 Mbps", MCS_VALID},
  166. {"OFDM 9 Mbps ", MCS_VALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_INVALID},
  170. {"INVALID ", MCS_INVALID},
  171. {"INVALID ", MCS_VALID},
  172. },
  173. {
  174. {"CCK 11 Mbps Long ", MCS_VALID},
  175. {"CCK 5.5 Mbps Long ", MCS_VALID},
  176. {"CCK 2 Mbps Long ", MCS_VALID},
  177. {"CCK 1 Mbps Long ", MCS_VALID},
  178. {"CCK 11 Mbps Short ", MCS_VALID},
  179. {"CCK 5.5 Mbps Short", MCS_VALID},
  180. {"CCK 2 Mbps Short ", MCS_VALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_INVALID},
  183. {"INVALID ", MCS_INVALID},
  184. {"INVALID ", MCS_INVALID},
  185. {"INVALID ", MCS_INVALID},
  186. {"INVALID ", MCS_VALID},
  187. },
  188. {
  189. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  190. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  191. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  192. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  193. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  194. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  195. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  196. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  197. {"INVALID ", MCS_INVALID},
  198. {"INVALID ", MCS_INVALID},
  199. {"INVALID ", MCS_INVALID},
  200. {"INVALID ", MCS_INVALID},
  201. {"INVALID ", MCS_VALID},
  202. },
  203. {
  204. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  205. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  206. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  207. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  208. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  209. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  210. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  211. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  212. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  213. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  214. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  215. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  216. {"INVALID ", MCS_VALID},
  217. },
  218. {
  219. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  220. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  221. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  222. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  223. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  224. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  225. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  226. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  227. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  228. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  229. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  230. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  231. {"INVALID ", MCS_VALID},
  232. }
  233. };
  234. /**
  235. * dp_cpu_ring_map_type - dp tx cpu ring map
  236. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  237. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  238. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  239. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  240. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  241. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  242. */
  243. enum dp_cpu_ring_map_types {
  244. DP_NSS_DEFAULT_MAP,
  245. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  246. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  247. DP_NSS_DBDC_OFFLOADED_MAP,
  248. DP_NSS_DBTC_OFFLOADED_MAP,
  249. DP_NSS_CPU_RING_MAP_MAX
  250. };
  251. /**
  252. * @brief Cpu to tx ring map
  253. */
  254. #ifdef CONFIG_WIN
  255. static uint8_t
  256. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  257. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  258. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  259. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  260. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  261. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  262. };
  263. #else
  264. static uint8_t
  265. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  266. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  267. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  268. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  269. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  270. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  271. };
  272. #endif
  273. /**
  274. * @brief Select the type of statistics
  275. */
  276. enum dp_stats_type {
  277. STATS_FW = 0,
  278. STATS_HOST = 1,
  279. STATS_TYPE_MAX = 2,
  280. };
  281. /**
  282. * @brief General Firmware statistics options
  283. *
  284. */
  285. enum dp_fw_stats {
  286. TXRX_FW_STATS_INVALID = -1,
  287. };
  288. /**
  289. * dp_stats_mapping_table - Firmware and Host statistics
  290. * currently supported
  291. */
  292. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  293. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  294. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  295. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  296. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  297. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  298. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  299. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  300. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  301. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  302. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  303. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  304. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  305. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  306. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  307. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  308. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  309. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  310. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  311. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  312. /* Last ENUM for HTT FW STATS */
  313. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  314. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  315. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  316. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  317. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  318. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  319. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  320. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  321. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  322. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  323. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  324. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  325. };
  326. /* MCL specific functions */
  327. #ifdef CONFIG_MCL
  328. /**
  329. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  330. * @soc: pointer to dp_soc handle
  331. * @intr_ctx_num: interrupt context number for which mon mask is needed
  332. *
  333. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  334. * This function is returning 0, since in interrupt mode(softirq based RX),
  335. * we donot want to process monitor mode rings in a softirq.
  336. *
  337. * So, in case packet log is enabled for SAP/STA/P2P modes,
  338. * regular interrupt processing will not process monitor mode rings. It would be
  339. * done in a separate timer context.
  340. *
  341. * Return: 0
  342. */
  343. static inline
  344. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  345. {
  346. return 0;
  347. }
  348. /*
  349. * dp_service_mon_rings()- timer to reap monitor rings
  350. * reqd as we are not getting ppdu end interrupts
  351. * @arg: SoC Handle
  352. *
  353. * Return:
  354. *
  355. */
  356. static void dp_service_mon_rings(void *arg)
  357. {
  358. struct dp_soc *soc = (struct dp_soc *)arg;
  359. int ring = 0, work_done, mac_id;
  360. struct dp_pdev *pdev = NULL;
  361. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  362. pdev = soc->pdev_list[ring];
  363. if (!pdev)
  364. continue;
  365. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  366. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  367. pdev->pdev_id);
  368. work_done = dp_mon_process(soc, mac_for_pdev,
  369. QCA_NAPI_BUDGET);
  370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  371. FL("Reaped %d descs from Monitor rings"),
  372. work_done);
  373. }
  374. }
  375. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  376. }
  377. #ifndef REMOVE_PKT_LOG
  378. /**
  379. * dp_pkt_log_init() - API to initialize packet log
  380. * @ppdev: physical device handle
  381. * @scn: HIF context
  382. *
  383. * Return: none
  384. */
  385. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  386. {
  387. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  388. if (handle->pkt_log_init) {
  389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  390. "%s: Packet log not initialized", __func__);
  391. return;
  392. }
  393. pktlog_sethandle(&handle->pl_dev, scn);
  394. pktlog_set_callback_regtype(PKTLOG_DEFAULT_CALLBACK_REGISTRATION);
  395. if (pktlogmod_init(scn)) {
  396. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  397. "%s: pktlogmod_init failed", __func__);
  398. handle->pkt_log_init = false;
  399. } else {
  400. handle->pkt_log_init = true;
  401. }
  402. }
  403. /**
  404. * dp_pkt_log_con_service() - connect packet log service
  405. * @ppdev: physical device handle
  406. * @scn: device context
  407. *
  408. * Return: none
  409. */
  410. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  411. {
  412. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  413. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  414. pktlog_htc_attach();
  415. }
  416. /**
  417. * dp_get_num_rx_contexts() - get number of RX contexts
  418. * @soc_hdl: cdp opaque soc handle
  419. *
  420. * Return: number of RX contexts
  421. */
  422. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  423. {
  424. int i;
  425. int num_rx_contexts = 0;
  426. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  427. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  428. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  429. num_rx_contexts++;
  430. return num_rx_contexts;
  431. }
  432. /**
  433. * dp_pktlogmod_exit() - API to cleanup pktlog info
  434. * @handle: Pdev handle
  435. *
  436. * Return: none
  437. */
  438. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  439. {
  440. void *scn = (void *)handle->soc->hif_handle;
  441. if (!scn) {
  442. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  443. "%s: Invalid hif(scn) handle", __func__);
  444. return;
  445. }
  446. pktlogmod_exit(scn);
  447. handle->pkt_log_init = false;
  448. }
  449. #endif
  450. #else
  451. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  452. /**
  453. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  454. * @soc: pointer to dp_soc handle
  455. * @intr_ctx_num: interrupt context number for which mon mask is needed
  456. *
  457. * Return: mon mask value
  458. */
  459. static inline
  460. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  461. {
  462. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  463. }
  464. #endif
  465. /**
  466. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  467. * @cdp_opaque_vdev: pointer to cdp_vdev
  468. *
  469. * Return: pointer to dp_vdev
  470. */
  471. static
  472. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  473. {
  474. return (struct dp_vdev *)cdp_opaque_vdev;
  475. }
  476. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  477. struct cdp_peer *peer_hdl,
  478. uint8_t *mac_addr,
  479. enum cdp_txrx_ast_entry_type type,
  480. uint32_t flags)
  481. {
  482. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  483. (struct dp_peer *)peer_hdl,
  484. mac_addr,
  485. type,
  486. flags);
  487. }
  488. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  489. struct cdp_peer *peer_hdl,
  490. uint8_t *wds_macaddr,
  491. uint32_t flags)
  492. {
  493. int status = -1;
  494. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  495. struct dp_ast_entry *ast_entry = NULL;
  496. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  497. qdf_spin_lock_bh(&soc->ast_lock);
  498. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  499. peer->vdev->pdev->pdev_id);
  500. if (ast_entry) {
  501. status = dp_peer_update_ast(soc,
  502. peer,
  503. ast_entry, flags);
  504. }
  505. qdf_spin_unlock_bh(&soc->ast_lock);
  506. return status;
  507. }
  508. /*
  509. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  510. * @soc_handle: Datapath SOC handle
  511. * @wds_macaddr: WDS entry MAC Address
  512. * Return: None
  513. */
  514. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  515. uint8_t *wds_macaddr, void *vdev_handle)
  516. {
  517. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  518. struct dp_ast_entry *ast_entry = NULL;
  519. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  520. qdf_spin_lock_bh(&soc->ast_lock);
  521. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  522. vdev->pdev->pdev_id);
  523. if (ast_entry) {
  524. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  525. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  526. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  527. ast_entry->is_active = TRUE;
  528. }
  529. }
  530. qdf_spin_unlock_bh(&soc->ast_lock);
  531. }
  532. /*
  533. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  534. * @soc: Datapath SOC handle
  535. *
  536. * Return: None
  537. */
  538. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  539. void *vdev_hdl)
  540. {
  541. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  542. struct dp_pdev *pdev;
  543. struct dp_vdev *vdev;
  544. struct dp_peer *peer;
  545. struct dp_ast_entry *ase, *temp_ase;
  546. int i;
  547. qdf_spin_lock_bh(&soc->ast_lock);
  548. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  549. pdev = soc->pdev_list[i];
  550. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  551. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  552. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  553. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  554. if ((ase->type ==
  555. CDP_TXRX_AST_TYPE_STATIC) ||
  556. (ase->type ==
  557. CDP_TXRX_AST_TYPE_SELF) ||
  558. (ase->type ==
  559. CDP_TXRX_AST_TYPE_STA_BSS))
  560. continue;
  561. ase->is_active = TRUE;
  562. }
  563. }
  564. }
  565. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  566. }
  567. qdf_spin_unlock_bh(&soc->ast_lock);
  568. }
  569. /*
  570. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  571. * @soc: Datapath SOC handle
  572. *
  573. * Return: None
  574. */
  575. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  576. {
  577. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  578. struct dp_pdev *pdev;
  579. struct dp_vdev *vdev;
  580. struct dp_peer *peer;
  581. struct dp_ast_entry *ase, *temp_ase;
  582. int i;
  583. qdf_spin_lock_bh(&soc->ast_lock);
  584. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  585. pdev = soc->pdev_list[i];
  586. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  587. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  588. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  589. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  590. if ((ase->type ==
  591. CDP_TXRX_AST_TYPE_STATIC) ||
  592. (ase->type ==
  593. CDP_TXRX_AST_TYPE_SELF) ||
  594. (ase->type ==
  595. CDP_TXRX_AST_TYPE_STA_BSS))
  596. continue;
  597. dp_peer_del_ast(soc, ase);
  598. }
  599. }
  600. }
  601. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  602. }
  603. qdf_spin_unlock_bh(&soc->ast_lock);
  604. }
  605. /**
  606. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  607. * and return ast entry information
  608. * of first ast entry found in the
  609. * table with given mac address
  610. *
  611. * @soc : data path soc handle
  612. * @ast_mac_addr : AST entry mac address
  613. * @ast_entry_info : ast entry information
  614. *
  615. * return : true if ast entry found with ast_mac_addr
  616. * false if ast entry not found
  617. */
  618. static bool dp_peer_get_ast_info_by_soc_wifi3
  619. (struct cdp_soc_t *soc_hdl,
  620. uint8_t *ast_mac_addr,
  621. struct cdp_ast_entry_info *ast_entry_info)
  622. {
  623. struct dp_ast_entry *ast_entry;
  624. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  625. qdf_spin_lock_bh(&soc->ast_lock);
  626. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  627. if (ast_entry && !ast_entry->delete_in_progress) {
  628. ast_entry_info->type = ast_entry->type;
  629. ast_entry_info->pdev_id = ast_entry->pdev_id;
  630. ast_entry_info->vdev_id = ast_entry->vdev_id;
  631. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  632. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  633. &ast_entry->peer->mac_addr.raw[0],
  634. DP_MAC_ADDR_LEN);
  635. qdf_spin_unlock_bh(&soc->ast_lock);
  636. return true;
  637. }
  638. qdf_spin_unlock_bh(&soc->ast_lock);
  639. return false;
  640. }
  641. /**
  642. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  643. * and return ast entry information
  644. * if mac address and pdev_id matches
  645. *
  646. * @soc : data path soc handle
  647. * @ast_mac_addr : AST entry mac address
  648. * @pdev_id : pdev_id
  649. * @ast_entry_info : ast entry information
  650. *
  651. * return : true if ast entry found with ast_mac_addr
  652. * false if ast entry not found
  653. */
  654. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  655. (struct cdp_soc_t *soc_hdl,
  656. uint8_t *ast_mac_addr,
  657. uint8_t pdev_id,
  658. struct cdp_ast_entry_info *ast_entry_info)
  659. {
  660. struct dp_ast_entry *ast_entry;
  661. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  662. qdf_spin_lock_bh(&soc->ast_lock);
  663. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  664. if (ast_entry && !ast_entry->delete_in_progress) {
  665. ast_entry_info->type = ast_entry->type;
  666. ast_entry_info->pdev_id = ast_entry->pdev_id;
  667. ast_entry_info->vdev_id = ast_entry->vdev_id;
  668. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  669. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  670. &ast_entry->peer->mac_addr.raw[0],
  671. DP_MAC_ADDR_LEN);
  672. qdf_spin_unlock_bh(&soc->ast_lock);
  673. return true;
  674. }
  675. qdf_spin_unlock_bh(&soc->ast_lock);
  676. return false;
  677. }
  678. /**
  679. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  680. * with given mac address
  681. *
  682. * @soc : data path soc handle
  683. * @ast_mac_addr : AST entry mac address
  684. * @callback : callback function to called on ast delete response from FW
  685. * @cookie : argument to be passed to callback
  686. *
  687. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  688. * is sent
  689. * QDF_STATUS_E_INVAL false if ast entry not found
  690. */
  691. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  692. uint8_t *mac_addr,
  693. txrx_ast_free_cb callback,
  694. void *cookie)
  695. {
  696. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  697. struct dp_ast_entry *ast_entry;
  698. txrx_ast_free_cb cb = NULL;
  699. void *arg = NULL;
  700. qdf_spin_lock_bh(&soc->ast_lock);
  701. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  702. if (!ast_entry) {
  703. qdf_spin_unlock_bh(&soc->ast_lock);
  704. return -QDF_STATUS_E_INVAL;
  705. }
  706. if (ast_entry->callback) {
  707. cb = ast_entry->callback;
  708. arg = ast_entry->cookie;
  709. }
  710. ast_entry->callback = callback;
  711. ast_entry->cookie = cookie;
  712. /*
  713. * if delete_in_progress is set AST delete is sent to target
  714. * and host is waiting for response should not send delete
  715. * again
  716. */
  717. if (!ast_entry->delete_in_progress)
  718. dp_peer_del_ast(soc, ast_entry);
  719. qdf_spin_unlock_bh(&soc->ast_lock);
  720. if (cb) {
  721. cb(soc->ctrl_psoc,
  722. soc,
  723. arg,
  724. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  725. }
  726. return QDF_STATUS_SUCCESS;
  727. }
  728. /**
  729. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  730. * table if mac address and pdev_id matches
  731. *
  732. * @soc : data path soc handle
  733. * @ast_mac_addr : AST entry mac address
  734. * @pdev_id : pdev id
  735. * @callback : callback function to called on ast delete response from FW
  736. * @cookie : argument to be passed to callback
  737. *
  738. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  739. * is sent
  740. * QDF_STATUS_E_INVAL false if ast entry not found
  741. */
  742. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  743. uint8_t *mac_addr,
  744. uint8_t pdev_id,
  745. txrx_ast_free_cb callback,
  746. void *cookie)
  747. {
  748. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  749. struct dp_ast_entry *ast_entry;
  750. txrx_ast_free_cb cb = NULL;
  751. void *arg = NULL;
  752. qdf_spin_lock_bh(&soc->ast_lock);
  753. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  754. if (!ast_entry) {
  755. qdf_spin_unlock_bh(&soc->ast_lock);
  756. return -QDF_STATUS_E_INVAL;
  757. }
  758. if (ast_entry->callback) {
  759. cb = ast_entry->callback;
  760. arg = ast_entry->cookie;
  761. }
  762. ast_entry->callback = callback;
  763. ast_entry->cookie = cookie;
  764. /*
  765. * if delete_in_progress is set AST delete is sent to target
  766. * and host is waiting for response should not sent delete
  767. * again
  768. */
  769. if (!ast_entry->delete_in_progress)
  770. dp_peer_del_ast(soc, ast_entry);
  771. qdf_spin_unlock_bh(&soc->ast_lock);
  772. if (cb) {
  773. cb(soc->ctrl_psoc,
  774. soc,
  775. arg,
  776. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  777. }
  778. return QDF_STATUS_SUCCESS;
  779. }
  780. /**
  781. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  782. * @ring_num: ring num of the ring being queried
  783. * @grp_mask: the grp_mask array for the ring type in question.
  784. *
  785. * The grp_mask array is indexed by group number and the bit fields correspond
  786. * to ring numbers. We are finding which interrupt group a ring belongs to.
  787. *
  788. * Return: the index in the grp_mask array with the ring number.
  789. * -QDF_STATUS_E_NOENT if no entry is found
  790. */
  791. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  792. {
  793. int ext_group_num;
  794. int mask = 1 << ring_num;
  795. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  796. ext_group_num++) {
  797. if (mask & grp_mask[ext_group_num])
  798. return ext_group_num;
  799. }
  800. return -QDF_STATUS_E_NOENT;
  801. }
  802. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  803. enum hal_ring_type ring_type,
  804. int ring_num)
  805. {
  806. int *grp_mask;
  807. switch (ring_type) {
  808. case WBM2SW_RELEASE:
  809. /* dp_tx_comp_handler - soc->tx_comp_ring */
  810. if (ring_num < 3)
  811. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  812. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  813. else if (ring_num == 3) {
  814. /* sw treats this as a separate ring type */
  815. grp_mask = &soc->wlan_cfg_ctx->
  816. int_rx_wbm_rel_ring_mask[0];
  817. ring_num = 0;
  818. } else {
  819. qdf_assert(0);
  820. return -QDF_STATUS_E_NOENT;
  821. }
  822. break;
  823. case REO_EXCEPTION:
  824. /* dp_rx_err_process - &soc->reo_exception_ring */
  825. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  826. break;
  827. case REO_DST:
  828. /* dp_rx_process - soc->reo_dest_ring */
  829. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  830. break;
  831. case REO_STATUS:
  832. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  833. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  834. break;
  835. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  836. case RXDMA_MONITOR_STATUS:
  837. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  838. case RXDMA_MONITOR_DST:
  839. /* dp_mon_process */
  840. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  841. break;
  842. case RXDMA_DST:
  843. /* dp_rxdma_err_process */
  844. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  845. break;
  846. case RXDMA_BUF:
  847. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  848. break;
  849. case RXDMA_MONITOR_BUF:
  850. /* TODO: support low_thresh interrupt */
  851. return -QDF_STATUS_E_NOENT;
  852. break;
  853. case TCL_DATA:
  854. case TCL_CMD:
  855. case REO_CMD:
  856. case SW2WBM_RELEASE:
  857. case WBM_IDLE_LINK:
  858. /* normally empty SW_TO_HW rings */
  859. return -QDF_STATUS_E_NOENT;
  860. break;
  861. case TCL_STATUS:
  862. case REO_REINJECT:
  863. /* misc unused rings */
  864. return -QDF_STATUS_E_NOENT;
  865. break;
  866. case CE_SRC:
  867. case CE_DST:
  868. case CE_DST_STATUS:
  869. /* CE_rings - currently handled by hif */
  870. default:
  871. return -QDF_STATUS_E_NOENT;
  872. break;
  873. }
  874. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  875. }
  876. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  877. *ring_params, int ring_type, int ring_num)
  878. {
  879. int msi_group_number;
  880. int msi_data_count;
  881. int ret;
  882. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  883. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  884. &msi_data_count, &msi_data_start,
  885. &msi_irq_start);
  886. if (ret)
  887. return;
  888. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  889. ring_num);
  890. if (msi_group_number < 0) {
  891. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  892. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  893. ring_type, ring_num);
  894. ring_params->msi_addr = 0;
  895. ring_params->msi_data = 0;
  896. return;
  897. }
  898. if (msi_group_number > msi_data_count) {
  899. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  900. FL("2 msi_groups will share an msi; msi_group_num %d"),
  901. msi_group_number);
  902. QDF_ASSERT(0);
  903. }
  904. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  905. ring_params->msi_addr = addr_low;
  906. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  907. ring_params->msi_data = (msi_group_number % msi_data_count)
  908. + msi_data_start;
  909. ring_params->flags |= HAL_SRNG_MSI_INTR;
  910. }
  911. /**
  912. * dp_print_ast_stats() - Dump AST table contents
  913. * @soc: Datapath soc handle
  914. *
  915. * return void
  916. */
  917. #ifdef FEATURE_AST
  918. void dp_print_ast_stats(struct dp_soc *soc)
  919. {
  920. uint8_t i;
  921. uint8_t num_entries = 0;
  922. struct dp_vdev *vdev;
  923. struct dp_pdev *pdev;
  924. struct dp_peer *peer;
  925. struct dp_ast_entry *ase, *tmp_ase;
  926. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  927. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  928. "DA", "HMWDS_SEC"};
  929. DP_PRINT_STATS("AST Stats:");
  930. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  931. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  932. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  933. DP_PRINT_STATS("AST Table:");
  934. qdf_spin_lock_bh(&soc->ast_lock);
  935. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  936. pdev = soc->pdev_list[i];
  937. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  938. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  939. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  940. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  941. DP_PRINT_STATS("%6d mac_addr = %pM"
  942. " peer_mac_addr = %pM"
  943. " peer_id = %u"
  944. " type = %s"
  945. " next_hop = %d"
  946. " is_active = %d"
  947. " is_bss = %d"
  948. " ast_idx = %d"
  949. " ast_hash = %d"
  950. " delete_in_progress = %d"
  951. " pdev_id = %d"
  952. " vdev_id = %d",
  953. ++num_entries,
  954. ase->mac_addr.raw,
  955. ase->peer->mac_addr.raw,
  956. ase->peer->peer_ids[0],
  957. type[ase->type],
  958. ase->next_hop,
  959. ase->is_active,
  960. ase->is_bss,
  961. ase->ast_idx,
  962. ase->ast_hash_value,
  963. ase->delete_in_progress,
  964. ase->pdev_id,
  965. ase->vdev_id);
  966. }
  967. }
  968. }
  969. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  970. }
  971. qdf_spin_unlock_bh(&soc->ast_lock);
  972. }
  973. #else
  974. void dp_print_ast_stats(struct dp_soc *soc)
  975. {
  976. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  977. return;
  978. }
  979. #endif
  980. /**
  981. * dp_print_peer_table() - Dump all Peer stats
  982. * @vdev: Datapath Vdev handle
  983. *
  984. * return void
  985. */
  986. static void dp_print_peer_table(struct dp_vdev *vdev)
  987. {
  988. struct dp_peer *peer = NULL;
  989. DP_PRINT_STATS("Dumping Peer Table Stats:");
  990. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  991. if (!peer) {
  992. DP_PRINT_STATS("Invalid Peer");
  993. return;
  994. }
  995. DP_PRINT_STATS(" peer_mac_addr = %pM"
  996. " nawds_enabled = %d"
  997. " bss_peer = %d"
  998. " wapi = %d"
  999. " wds_enabled = %d"
  1000. " delete in progress = %d"
  1001. " peer id = %d",
  1002. peer->mac_addr.raw,
  1003. peer->nawds_enabled,
  1004. peer->bss_peer,
  1005. peer->wapi,
  1006. peer->wds_enabled,
  1007. peer->delete_in_progress,
  1008. peer->peer_ids[0]);
  1009. }
  1010. }
  1011. /*
  1012. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  1013. */
  1014. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1015. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  1016. {
  1017. void *hal_soc = soc->hal_soc;
  1018. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1019. /* TODO: See if we should get align size from hal */
  1020. uint32_t ring_base_align = 8;
  1021. struct hal_srng_params ring_params;
  1022. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1023. /* TODO: Currently hal layer takes care of endianness related settings.
  1024. * See if these settings need to passed from DP layer
  1025. */
  1026. ring_params.flags = 0;
  1027. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1028. srng->hal_srng = NULL;
  1029. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  1030. srng->num_entries = num_entries;
  1031. if (!soc->dp_soc_reinit) {
  1032. srng->base_vaddr_unaligned =
  1033. qdf_mem_alloc_consistent(soc->osdev,
  1034. soc->osdev->dev,
  1035. srng->alloc_size,
  1036. &srng->base_paddr_unaligned);
  1037. }
  1038. if (!srng->base_vaddr_unaligned) {
  1039. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1040. FL("alloc failed - ring_type: %d, ring_num %d"),
  1041. ring_type, ring_num);
  1042. return QDF_STATUS_E_NOMEM;
  1043. }
  1044. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  1045. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  1046. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  1047. ((unsigned long)(ring_params.ring_base_vaddr) -
  1048. (unsigned long)srng->base_vaddr_unaligned);
  1049. ring_params.num_entries = num_entries;
  1050. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1051. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  1052. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  1053. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  1054. if (soc->intr_mode == DP_INTR_MSI) {
  1055. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1056. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1057. FL("Using MSI for ring_type: %d, ring_num %d"),
  1058. ring_type, ring_num);
  1059. } else {
  1060. ring_params.msi_data = 0;
  1061. ring_params.msi_addr = 0;
  1062. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1063. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  1064. ring_type, ring_num);
  1065. }
  1066. /*
  1067. * Setup interrupt timer and batch counter thresholds for
  1068. * interrupt mitigation based on ring type
  1069. */
  1070. if (ring_type == REO_DST) {
  1071. ring_params.intr_timer_thres_us =
  1072. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1073. ring_params.intr_batch_cntr_thres_entries =
  1074. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1075. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1076. ring_params.intr_timer_thres_us =
  1077. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1078. ring_params.intr_batch_cntr_thres_entries =
  1079. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1080. } else {
  1081. ring_params.intr_timer_thres_us =
  1082. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1083. ring_params.intr_batch_cntr_thres_entries =
  1084. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1085. }
  1086. /* Enable low threshold interrupts for rx buffer rings (regular and
  1087. * monitor buffer rings.
  1088. * TODO: See if this is required for any other ring
  1089. */
  1090. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1091. (ring_type == RXDMA_MONITOR_STATUS)) {
  1092. /* TODO: Setting low threshold to 1/8th of ring size
  1093. * see if this needs to be configurable
  1094. */
  1095. ring_params.low_threshold = num_entries >> 3;
  1096. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1097. ring_params.intr_timer_thres_us =
  1098. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1099. ring_params.intr_batch_cntr_thres_entries = 0;
  1100. }
  1101. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1102. mac_id, &ring_params);
  1103. if (!srng->hal_srng) {
  1104. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1105. srng->alloc_size,
  1106. srng->base_vaddr_unaligned,
  1107. srng->base_paddr_unaligned, 0);
  1108. }
  1109. return 0;
  1110. }
  1111. /*
  1112. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1113. * @soc: DP SOC handle
  1114. * @srng: source ring structure
  1115. * @ring_type: type of ring
  1116. * @ring_num: ring number
  1117. *
  1118. * Return: None
  1119. */
  1120. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1121. int ring_type, int ring_num)
  1122. {
  1123. if (!srng->hal_srng) {
  1124. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1125. FL("Ring type: %d, num:%d not setup"),
  1126. ring_type, ring_num);
  1127. return;
  1128. }
  1129. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1130. srng->hal_srng = NULL;
  1131. }
  1132. /**
  1133. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1134. * Any buffers allocated and attached to ring entries are expected to be freed
  1135. * before calling this function.
  1136. */
  1137. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1138. int ring_type, int ring_num)
  1139. {
  1140. if (!soc->dp_soc_reinit) {
  1141. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1142. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1143. FL("Ring type: %d, num:%d not setup"),
  1144. ring_type, ring_num);
  1145. return;
  1146. }
  1147. if (srng->hal_srng) {
  1148. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1149. srng->hal_srng = NULL;
  1150. }
  1151. }
  1152. if (srng->alloc_size) {
  1153. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1154. srng->alloc_size,
  1155. srng->base_vaddr_unaligned,
  1156. srng->base_paddr_unaligned, 0);
  1157. srng->alloc_size = 0;
  1158. }
  1159. }
  1160. /* TODO: Need this interface from HIF */
  1161. void *hif_get_hal_handle(void *hif_handle);
  1162. /*
  1163. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1164. * @dp_ctx: DP SOC handle
  1165. * @budget: Number of frames/descriptors that can be processed in one shot
  1166. *
  1167. * Return: remaining budget/quota for the soc device
  1168. */
  1169. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1170. {
  1171. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1172. struct dp_soc *soc = int_ctx->soc;
  1173. int ring = 0;
  1174. uint32_t work_done = 0;
  1175. int budget = dp_budget;
  1176. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1177. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1178. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1179. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1180. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1181. uint32_t remaining_quota = dp_budget;
  1182. struct dp_pdev *pdev = NULL;
  1183. int mac_id;
  1184. /* Process Tx completion interrupts first to return back buffers */
  1185. while (tx_mask) {
  1186. if (tx_mask & 0x1) {
  1187. work_done = dp_tx_comp_handler(soc,
  1188. soc->tx_comp_ring[ring].hal_srng,
  1189. remaining_quota);
  1190. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1191. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1192. tx_mask, ring, budget, work_done);
  1193. budget -= work_done;
  1194. if (budget <= 0)
  1195. goto budget_done;
  1196. remaining_quota = budget;
  1197. }
  1198. tx_mask = tx_mask >> 1;
  1199. ring++;
  1200. }
  1201. /* Process REO Exception ring interrupt */
  1202. if (rx_err_mask) {
  1203. work_done = dp_rx_err_process(soc,
  1204. soc->reo_exception_ring.hal_srng,
  1205. remaining_quota);
  1206. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1207. "REO Exception Ring: work_done %d budget %d",
  1208. work_done, budget);
  1209. budget -= work_done;
  1210. if (budget <= 0) {
  1211. goto budget_done;
  1212. }
  1213. remaining_quota = budget;
  1214. }
  1215. /* Process Rx WBM release ring interrupt */
  1216. if (rx_wbm_rel_mask) {
  1217. work_done = dp_rx_wbm_err_process(soc,
  1218. soc->rx_rel_ring.hal_srng, remaining_quota);
  1219. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1220. "WBM Release Ring: work_done %d budget %d",
  1221. work_done, budget);
  1222. budget -= work_done;
  1223. if (budget <= 0) {
  1224. goto budget_done;
  1225. }
  1226. remaining_quota = budget;
  1227. }
  1228. /* Process Rx interrupts */
  1229. if (rx_mask) {
  1230. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1231. if (rx_mask & (1 << ring)) {
  1232. work_done = dp_rx_process(int_ctx,
  1233. soc->reo_dest_ring[ring].hal_srng,
  1234. ring,
  1235. remaining_quota);
  1236. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1237. "rx mask 0x%x ring %d, work_done %d budget %d",
  1238. rx_mask, ring, work_done, budget);
  1239. budget -= work_done;
  1240. if (budget <= 0)
  1241. goto budget_done;
  1242. remaining_quota = budget;
  1243. }
  1244. }
  1245. }
  1246. if (reo_status_mask)
  1247. dp_reo_status_ring_handler(soc);
  1248. /* Process LMAC interrupts */
  1249. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1250. pdev = soc->pdev_list[ring];
  1251. if (pdev == NULL)
  1252. continue;
  1253. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1254. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1255. pdev->pdev_id);
  1256. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1257. work_done = dp_mon_process(soc, mac_for_pdev,
  1258. remaining_quota);
  1259. budget -= work_done;
  1260. if (budget <= 0)
  1261. goto budget_done;
  1262. remaining_quota = budget;
  1263. }
  1264. if (int_ctx->rxdma2host_ring_mask &
  1265. (1 << mac_for_pdev)) {
  1266. work_done = dp_rxdma_err_process(soc,
  1267. mac_for_pdev,
  1268. remaining_quota);
  1269. budget -= work_done;
  1270. if (budget <= 0)
  1271. goto budget_done;
  1272. remaining_quota = budget;
  1273. }
  1274. if (int_ctx->host2rxdma_ring_mask &
  1275. (1 << mac_for_pdev)) {
  1276. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1277. union dp_rx_desc_list_elem_t *tail = NULL;
  1278. struct dp_srng *rx_refill_buf_ring =
  1279. &pdev->rx_refill_buf_ring;
  1280. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1281. 1);
  1282. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1283. rx_refill_buf_ring,
  1284. &soc->rx_desc_buf[mac_for_pdev], 0,
  1285. &desc_list, &tail);
  1286. }
  1287. }
  1288. }
  1289. qdf_lro_flush(int_ctx->lro_ctx);
  1290. budget_done:
  1291. return dp_budget - budget;
  1292. }
  1293. /* dp_interrupt_timer()- timer poll for interrupts
  1294. *
  1295. * @arg: SoC Handle
  1296. *
  1297. * Return:
  1298. *
  1299. */
  1300. static void dp_interrupt_timer(void *arg)
  1301. {
  1302. struct dp_soc *soc = (struct dp_soc *) arg;
  1303. int i;
  1304. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1305. for (i = 0;
  1306. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1307. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1308. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1309. }
  1310. }
  1311. /*
  1312. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1313. * @txrx_soc: DP SOC handle
  1314. *
  1315. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1316. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1317. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1318. *
  1319. * Return: 0 for success, nonzero for failure.
  1320. */
  1321. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1322. {
  1323. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1324. int i;
  1325. soc->intr_mode = DP_INTR_POLL;
  1326. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1327. soc->intr_ctx[i].dp_intr_id = i;
  1328. soc->intr_ctx[i].tx_ring_mask =
  1329. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1330. soc->intr_ctx[i].rx_ring_mask =
  1331. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1332. soc->intr_ctx[i].rx_mon_ring_mask =
  1333. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1334. soc->intr_ctx[i].rx_err_ring_mask =
  1335. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1336. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1337. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1338. soc->intr_ctx[i].reo_status_ring_mask =
  1339. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1340. soc->intr_ctx[i].rxdma2host_ring_mask =
  1341. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1342. soc->intr_ctx[i].soc = soc;
  1343. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1344. }
  1345. qdf_timer_init(soc->osdev, &soc->int_timer,
  1346. dp_interrupt_timer, (void *)soc,
  1347. QDF_TIMER_TYPE_WAKE_APPS);
  1348. return QDF_STATUS_SUCCESS;
  1349. }
  1350. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1351. #if defined(CONFIG_MCL)
  1352. /*
  1353. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1354. * @txrx_soc: DP SOC handle
  1355. *
  1356. * Call the appropriate attach function based on the mode of operation.
  1357. * This is a WAR for enabling monitor mode.
  1358. *
  1359. * Return: 0 for success. nonzero for failure.
  1360. */
  1361. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1362. {
  1363. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1364. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1365. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1366. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1367. "%s: Poll mode", __func__);
  1368. return dp_soc_attach_poll(txrx_soc);
  1369. } else {
  1370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1371. "%s: Interrupt mode", __func__);
  1372. return dp_soc_interrupt_attach(txrx_soc);
  1373. }
  1374. }
  1375. #else
  1376. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1377. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1378. {
  1379. return dp_soc_attach_poll(txrx_soc);
  1380. }
  1381. #else
  1382. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1383. {
  1384. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1385. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1386. return dp_soc_attach_poll(txrx_soc);
  1387. else
  1388. return dp_soc_interrupt_attach(txrx_soc);
  1389. }
  1390. #endif
  1391. #endif
  1392. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1393. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1394. {
  1395. int j;
  1396. int num_irq = 0;
  1397. int tx_mask =
  1398. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1399. int rx_mask =
  1400. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1401. int rx_mon_mask =
  1402. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1403. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1404. soc->wlan_cfg_ctx, intr_ctx_num);
  1405. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1406. soc->wlan_cfg_ctx, intr_ctx_num);
  1407. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1408. soc->wlan_cfg_ctx, intr_ctx_num);
  1409. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1410. soc->wlan_cfg_ctx, intr_ctx_num);
  1411. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1412. soc->wlan_cfg_ctx, intr_ctx_num);
  1413. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1414. soc->wlan_cfg_ctx, intr_ctx_num);
  1415. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1416. if (tx_mask & (1 << j)) {
  1417. irq_id_map[num_irq++] =
  1418. (wbm2host_tx_completions_ring1 - j);
  1419. }
  1420. if (rx_mask & (1 << j)) {
  1421. irq_id_map[num_irq++] =
  1422. (reo2host_destination_ring1 - j);
  1423. }
  1424. if (rxdma2host_ring_mask & (1 << j)) {
  1425. irq_id_map[num_irq++] =
  1426. rxdma2host_destination_ring_mac1 -
  1427. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1428. }
  1429. if (host2rxdma_ring_mask & (1 << j)) {
  1430. irq_id_map[num_irq++] =
  1431. host2rxdma_host_buf_ring_mac1 -
  1432. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1433. }
  1434. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1435. irq_id_map[num_irq++] =
  1436. host2rxdma_monitor_ring1 -
  1437. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1438. }
  1439. if (rx_mon_mask & (1 << j)) {
  1440. irq_id_map[num_irq++] =
  1441. ppdu_end_interrupts_mac1 -
  1442. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1443. irq_id_map[num_irq++] =
  1444. rxdma2host_monitor_status_ring_mac1 -
  1445. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1446. }
  1447. if (rx_wbm_rel_ring_mask & (1 << j))
  1448. irq_id_map[num_irq++] = wbm2host_rx_release;
  1449. if (rx_err_ring_mask & (1 << j))
  1450. irq_id_map[num_irq++] = reo2host_exception;
  1451. if (reo_status_ring_mask & (1 << j))
  1452. irq_id_map[num_irq++] = reo2host_status;
  1453. }
  1454. *num_irq_r = num_irq;
  1455. }
  1456. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1457. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1458. int msi_vector_count, int msi_vector_start)
  1459. {
  1460. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1461. soc->wlan_cfg_ctx, intr_ctx_num);
  1462. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1463. soc->wlan_cfg_ctx, intr_ctx_num);
  1464. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1465. soc->wlan_cfg_ctx, intr_ctx_num);
  1466. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1467. soc->wlan_cfg_ctx, intr_ctx_num);
  1468. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1469. soc->wlan_cfg_ctx, intr_ctx_num);
  1470. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1471. soc->wlan_cfg_ctx, intr_ctx_num);
  1472. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1473. soc->wlan_cfg_ctx, intr_ctx_num);
  1474. unsigned int vector =
  1475. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1476. int num_irq = 0;
  1477. soc->intr_mode = DP_INTR_MSI;
  1478. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1479. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1480. irq_id_map[num_irq++] =
  1481. pld_get_msi_irq(soc->osdev->dev, vector);
  1482. *num_irq_r = num_irq;
  1483. }
  1484. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1485. int *irq_id_map, int *num_irq)
  1486. {
  1487. int msi_vector_count, ret;
  1488. uint32_t msi_base_data, msi_vector_start;
  1489. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1490. &msi_vector_count,
  1491. &msi_base_data,
  1492. &msi_vector_start);
  1493. if (ret)
  1494. return dp_soc_interrupt_map_calculate_integrated(soc,
  1495. intr_ctx_num, irq_id_map, num_irq);
  1496. else
  1497. dp_soc_interrupt_map_calculate_msi(soc,
  1498. intr_ctx_num, irq_id_map, num_irq,
  1499. msi_vector_count, msi_vector_start);
  1500. }
  1501. /*
  1502. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1503. * @txrx_soc: DP SOC handle
  1504. *
  1505. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1506. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1507. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1508. *
  1509. * Return: 0 for success. nonzero for failure.
  1510. */
  1511. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1512. {
  1513. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1514. int i = 0;
  1515. int num_irq = 0;
  1516. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1517. int ret = 0;
  1518. /* Map of IRQ ids registered with one interrupt context */
  1519. int irq_id_map[HIF_MAX_GRP_IRQ];
  1520. int tx_mask =
  1521. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1522. int rx_mask =
  1523. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1524. int rx_mon_mask =
  1525. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1526. int rx_err_ring_mask =
  1527. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1528. int rx_wbm_rel_ring_mask =
  1529. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1530. int reo_status_ring_mask =
  1531. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1532. int rxdma2host_ring_mask =
  1533. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1534. int host2rxdma_ring_mask =
  1535. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1536. int host2rxdma_mon_ring_mask =
  1537. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1538. soc->wlan_cfg_ctx, i);
  1539. soc->intr_ctx[i].dp_intr_id = i;
  1540. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1541. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1542. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1543. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1544. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1545. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1546. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1547. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1548. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1549. host2rxdma_mon_ring_mask;
  1550. soc->intr_ctx[i].soc = soc;
  1551. num_irq = 0;
  1552. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1553. &num_irq);
  1554. ret = hif_register_ext_group(soc->hif_handle,
  1555. num_irq, irq_id_map, dp_service_srngs,
  1556. &soc->intr_ctx[i], "dp_intr",
  1557. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1558. if (ret) {
  1559. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1560. FL("failed, ret = %d"), ret);
  1561. return QDF_STATUS_E_FAILURE;
  1562. }
  1563. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1564. }
  1565. hif_configure_ext_group_interrupts(soc->hif_handle);
  1566. return QDF_STATUS_SUCCESS;
  1567. }
  1568. /*
  1569. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1570. * @txrx_soc: DP SOC handle
  1571. *
  1572. * Return: void
  1573. */
  1574. static void dp_soc_interrupt_detach(void *txrx_soc)
  1575. {
  1576. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1577. int i;
  1578. if (soc->intr_mode == DP_INTR_POLL) {
  1579. qdf_timer_stop(&soc->int_timer);
  1580. qdf_timer_free(&soc->int_timer);
  1581. } else {
  1582. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1583. }
  1584. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1585. soc->intr_ctx[i].tx_ring_mask = 0;
  1586. soc->intr_ctx[i].rx_ring_mask = 0;
  1587. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1588. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1589. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1590. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1591. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1592. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1593. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1594. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1595. }
  1596. }
  1597. #define AVG_MAX_MPDUS_PER_TID 128
  1598. #define AVG_TIDS_PER_CLIENT 2
  1599. #define AVG_FLOWS_PER_TID 2
  1600. #define AVG_MSDUS_PER_FLOW 128
  1601. #define AVG_MSDUS_PER_MPDU 4
  1602. /*
  1603. * Allocate and setup link descriptor pool that will be used by HW for
  1604. * various link and queue descriptors and managed by WBM
  1605. */
  1606. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1607. {
  1608. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1609. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1610. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1611. uint32_t num_mpdus_per_link_desc =
  1612. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1613. uint32_t num_msdus_per_link_desc =
  1614. hal_num_msdus_per_link_desc(soc->hal_soc);
  1615. uint32_t num_mpdu_links_per_queue_desc =
  1616. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1617. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1618. uint32_t total_link_descs, total_mem_size;
  1619. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1620. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1621. uint32_t num_link_desc_banks;
  1622. uint32_t last_bank_size = 0;
  1623. uint32_t entry_size, num_entries;
  1624. int i;
  1625. uint32_t desc_id = 0;
  1626. qdf_dma_addr_t *baseaddr = NULL;
  1627. /* Only Tx queue descriptors are allocated from common link descriptor
  1628. * pool Rx queue descriptors are not included in this because (REO queue
  1629. * extension descriptors) they are expected to be allocated contiguously
  1630. * with REO queue descriptors
  1631. */
  1632. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1633. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1634. num_mpdu_queue_descs = num_mpdu_link_descs /
  1635. num_mpdu_links_per_queue_desc;
  1636. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1637. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1638. num_msdus_per_link_desc;
  1639. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1640. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1641. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1642. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1643. /* Round up to power of 2 */
  1644. total_link_descs = 1;
  1645. while (total_link_descs < num_entries)
  1646. total_link_descs <<= 1;
  1647. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1648. FL("total_link_descs: %u, link_desc_size: %d"),
  1649. total_link_descs, link_desc_size);
  1650. total_mem_size = total_link_descs * link_desc_size;
  1651. total_mem_size += link_desc_align;
  1652. if (total_mem_size <= max_alloc_size) {
  1653. num_link_desc_banks = 0;
  1654. last_bank_size = total_mem_size;
  1655. } else {
  1656. num_link_desc_banks = (total_mem_size) /
  1657. (max_alloc_size - link_desc_align);
  1658. last_bank_size = total_mem_size %
  1659. (max_alloc_size - link_desc_align);
  1660. }
  1661. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1662. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1663. total_mem_size, num_link_desc_banks);
  1664. for (i = 0; i < num_link_desc_banks; i++) {
  1665. if (!soc->dp_soc_reinit) {
  1666. baseaddr = &soc->link_desc_banks[i].
  1667. base_paddr_unaligned;
  1668. soc->link_desc_banks[i].base_vaddr_unaligned =
  1669. qdf_mem_alloc_consistent(soc->osdev,
  1670. soc->osdev->dev,
  1671. max_alloc_size,
  1672. baseaddr);
  1673. }
  1674. soc->link_desc_banks[i].size = max_alloc_size;
  1675. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1676. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1677. ((unsigned long)(
  1678. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1679. link_desc_align));
  1680. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1681. soc->link_desc_banks[i].base_paddr_unaligned) +
  1682. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1683. (unsigned long)(
  1684. soc->link_desc_banks[i].base_vaddr_unaligned));
  1685. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1686. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1687. FL("Link descriptor memory alloc failed"));
  1688. goto fail;
  1689. }
  1690. }
  1691. if (last_bank_size) {
  1692. /* Allocate last bank in case total memory required is not exact
  1693. * multiple of max_alloc_size
  1694. */
  1695. if (!soc->dp_soc_reinit) {
  1696. baseaddr = &soc->link_desc_banks[i].
  1697. base_paddr_unaligned;
  1698. soc->link_desc_banks[i].base_vaddr_unaligned =
  1699. qdf_mem_alloc_consistent(soc->osdev,
  1700. soc->osdev->dev,
  1701. last_bank_size,
  1702. baseaddr);
  1703. }
  1704. soc->link_desc_banks[i].size = last_bank_size;
  1705. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1706. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1707. ((unsigned long)(
  1708. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1709. link_desc_align));
  1710. soc->link_desc_banks[i].base_paddr =
  1711. (unsigned long)(
  1712. soc->link_desc_banks[i].base_paddr_unaligned) +
  1713. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1714. (unsigned long)(
  1715. soc->link_desc_banks[i].base_vaddr_unaligned));
  1716. }
  1717. /* Allocate and setup link descriptor idle list for HW internal use */
  1718. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1719. total_mem_size = entry_size * total_link_descs;
  1720. if (total_mem_size <= max_alloc_size) {
  1721. void *desc;
  1722. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1723. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1724. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1725. FL("Link desc idle ring setup failed"));
  1726. goto fail;
  1727. }
  1728. hal_srng_access_start_unlocked(soc->hal_soc,
  1729. soc->wbm_idle_link_ring.hal_srng);
  1730. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1731. soc->link_desc_banks[i].base_paddr; i++) {
  1732. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1733. ((unsigned long)(
  1734. soc->link_desc_banks[i].base_vaddr) -
  1735. (unsigned long)(
  1736. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1737. / link_desc_size;
  1738. unsigned long paddr = (unsigned long)(
  1739. soc->link_desc_banks[i].base_paddr);
  1740. while (num_entries && (desc = hal_srng_src_get_next(
  1741. soc->hal_soc,
  1742. soc->wbm_idle_link_ring.hal_srng))) {
  1743. hal_set_link_desc_addr(desc,
  1744. LINK_DESC_COOKIE(desc_id, i), paddr);
  1745. num_entries--;
  1746. desc_id++;
  1747. paddr += link_desc_size;
  1748. }
  1749. }
  1750. hal_srng_access_end_unlocked(soc->hal_soc,
  1751. soc->wbm_idle_link_ring.hal_srng);
  1752. } else {
  1753. uint32_t num_scatter_bufs;
  1754. uint32_t num_entries_per_buf;
  1755. uint32_t rem_entries;
  1756. uint8_t *scatter_buf_ptr;
  1757. uint16_t scatter_buf_num;
  1758. uint32_t buf_size = 0;
  1759. soc->wbm_idle_scatter_buf_size =
  1760. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1761. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1762. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1763. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1764. soc->hal_soc, total_mem_size,
  1765. soc->wbm_idle_scatter_buf_size);
  1766. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1767. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1768. FL("scatter bufs size out of bounds"));
  1769. goto fail;
  1770. }
  1771. for (i = 0; i < num_scatter_bufs; i++) {
  1772. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1773. if (!soc->dp_soc_reinit) {
  1774. buf_size = soc->wbm_idle_scatter_buf_size;
  1775. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1776. qdf_mem_alloc_consistent(soc->osdev,
  1777. soc->osdev->
  1778. dev,
  1779. buf_size,
  1780. baseaddr);
  1781. }
  1782. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1783. QDF_TRACE(QDF_MODULE_ID_DP,
  1784. QDF_TRACE_LEVEL_ERROR,
  1785. FL("Scatter lst memory alloc fail"));
  1786. goto fail;
  1787. }
  1788. }
  1789. /* Populate idle list scatter buffers with link descriptor
  1790. * pointers
  1791. */
  1792. scatter_buf_num = 0;
  1793. scatter_buf_ptr = (uint8_t *)(
  1794. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1795. rem_entries = num_entries_per_buf;
  1796. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1797. soc->link_desc_banks[i].base_paddr; i++) {
  1798. uint32_t num_link_descs =
  1799. (soc->link_desc_banks[i].size -
  1800. ((unsigned long)(
  1801. soc->link_desc_banks[i].base_vaddr) -
  1802. (unsigned long)(
  1803. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1804. / link_desc_size;
  1805. unsigned long paddr = (unsigned long)(
  1806. soc->link_desc_banks[i].base_paddr);
  1807. while (num_link_descs) {
  1808. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1809. LINK_DESC_COOKIE(desc_id, i), paddr);
  1810. num_link_descs--;
  1811. desc_id++;
  1812. paddr += link_desc_size;
  1813. rem_entries--;
  1814. if (rem_entries) {
  1815. scatter_buf_ptr += entry_size;
  1816. } else {
  1817. rem_entries = num_entries_per_buf;
  1818. scatter_buf_num++;
  1819. if (scatter_buf_num >= num_scatter_bufs)
  1820. break;
  1821. scatter_buf_ptr = (uint8_t *)(
  1822. soc->wbm_idle_scatter_buf_base_vaddr[
  1823. scatter_buf_num]);
  1824. }
  1825. }
  1826. }
  1827. /* Setup link descriptor idle list in HW */
  1828. hal_setup_link_idle_list(soc->hal_soc,
  1829. soc->wbm_idle_scatter_buf_base_paddr,
  1830. soc->wbm_idle_scatter_buf_base_vaddr,
  1831. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1832. (uint32_t)(scatter_buf_ptr -
  1833. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1834. scatter_buf_num-1])), total_link_descs);
  1835. }
  1836. return 0;
  1837. fail:
  1838. if (soc->wbm_idle_link_ring.hal_srng) {
  1839. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1840. WBM_IDLE_LINK, 0);
  1841. }
  1842. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1843. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1844. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1845. soc->wbm_idle_scatter_buf_size,
  1846. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1847. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1848. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1849. }
  1850. }
  1851. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1852. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1853. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1854. soc->link_desc_banks[i].size,
  1855. soc->link_desc_banks[i].base_vaddr_unaligned,
  1856. soc->link_desc_banks[i].base_paddr_unaligned,
  1857. 0);
  1858. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1859. }
  1860. }
  1861. return QDF_STATUS_E_FAILURE;
  1862. }
  1863. /*
  1864. * Free link descriptor pool that was setup HW
  1865. */
  1866. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1867. {
  1868. int i;
  1869. if (soc->wbm_idle_link_ring.hal_srng) {
  1870. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1871. WBM_IDLE_LINK, 0);
  1872. }
  1873. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1874. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1875. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1876. soc->wbm_idle_scatter_buf_size,
  1877. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1878. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1879. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1880. }
  1881. }
  1882. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1883. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1884. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1885. soc->link_desc_banks[i].size,
  1886. soc->link_desc_banks[i].base_vaddr_unaligned,
  1887. soc->link_desc_banks[i].base_paddr_unaligned,
  1888. 0);
  1889. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1890. }
  1891. }
  1892. }
  1893. #ifdef IPA_OFFLOAD
  1894. #define REO_DST_RING_SIZE_QCA6290 1023
  1895. #ifndef QCA_WIFI_QCA8074_VP
  1896. #define REO_DST_RING_SIZE_QCA8074 1023
  1897. #else
  1898. #define REO_DST_RING_SIZE_QCA8074 8
  1899. #endif /* QCA_WIFI_QCA8074_VP */
  1900. #else
  1901. #define REO_DST_RING_SIZE_QCA6290 1024
  1902. #ifndef QCA_WIFI_QCA8074_VP
  1903. #define REO_DST_RING_SIZE_QCA8074 2048
  1904. #else
  1905. #define REO_DST_RING_SIZE_QCA8074 8
  1906. #endif /* QCA_WIFI_QCA8074_VP */
  1907. #endif /* IPA_OFFLOAD */
  1908. /*
  1909. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1910. * @soc: Datapath SOC handle
  1911. *
  1912. * This is a timer function used to age out stale AST nodes from
  1913. * AST table
  1914. */
  1915. #ifdef FEATURE_WDS
  1916. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1917. {
  1918. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1919. struct dp_pdev *pdev;
  1920. struct dp_vdev *vdev;
  1921. struct dp_peer *peer;
  1922. struct dp_ast_entry *ase, *temp_ase;
  1923. int i;
  1924. bool check_wds_ase = false;
  1925. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1926. soc->wds_ast_aging_timer_cnt = 0;
  1927. check_wds_ase = true;
  1928. }
  1929. /* Peer list access lock */
  1930. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1931. /* AST list access lock */
  1932. qdf_spin_lock_bh(&soc->ast_lock);
  1933. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1934. pdev = soc->pdev_list[i];
  1935. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1936. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1937. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1938. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1939. /*
  1940. * Do not expire static ast entries
  1941. * and HM WDS entries
  1942. */
  1943. if (ase->type !=
  1944. CDP_TXRX_AST_TYPE_WDS &&
  1945. ase->type !=
  1946. CDP_TXRX_AST_TYPE_MEC &&
  1947. ase->type !=
  1948. CDP_TXRX_AST_TYPE_DA)
  1949. continue;
  1950. /* Expire MEC entry every n sec.
  1951. * This needs to be expired in
  1952. * case if STA backbone is made as
  1953. * AP backbone, In this case it needs
  1954. * to be re-added as a WDS entry.
  1955. */
  1956. if (ase->is_active && ase->type ==
  1957. CDP_TXRX_AST_TYPE_MEC) {
  1958. ase->is_active = FALSE;
  1959. continue;
  1960. } else if (ase->is_active &&
  1961. check_wds_ase) {
  1962. ase->is_active = FALSE;
  1963. continue;
  1964. }
  1965. if (ase->type ==
  1966. CDP_TXRX_AST_TYPE_MEC) {
  1967. DP_STATS_INC(soc,
  1968. ast.aged_out, 1);
  1969. dp_peer_del_ast(soc, ase);
  1970. } else if (check_wds_ase) {
  1971. DP_STATS_INC(soc,
  1972. ast.aged_out, 1);
  1973. dp_peer_del_ast(soc, ase);
  1974. }
  1975. }
  1976. }
  1977. }
  1978. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1979. }
  1980. qdf_spin_unlock_bh(&soc->ast_lock);
  1981. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1982. if (qdf_atomic_read(&soc->cmn_init_done))
  1983. qdf_timer_mod(&soc->ast_aging_timer,
  1984. DP_AST_AGING_TIMER_DEFAULT_MS);
  1985. }
  1986. /*
  1987. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1988. * @soc: Datapath SOC handle
  1989. *
  1990. * Return: None
  1991. */
  1992. static void dp_soc_wds_attach(struct dp_soc *soc)
  1993. {
  1994. soc->wds_ast_aging_timer_cnt = 0;
  1995. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  1996. dp_ast_aging_timer_fn, (void *)soc,
  1997. QDF_TIMER_TYPE_WAKE_APPS);
  1998. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  1999. }
  2000. /*
  2001. * dp_soc_wds_detach() - Detach WDS data structures and timers
  2002. * @txrx_soc: DP SOC handle
  2003. *
  2004. * Return: None
  2005. */
  2006. static void dp_soc_wds_detach(struct dp_soc *soc)
  2007. {
  2008. qdf_timer_stop(&soc->ast_aging_timer);
  2009. qdf_timer_free(&soc->ast_aging_timer);
  2010. }
  2011. #else
  2012. static void dp_soc_wds_attach(struct dp_soc *soc)
  2013. {
  2014. }
  2015. static void dp_soc_wds_detach(struct dp_soc *soc)
  2016. {
  2017. }
  2018. #endif
  2019. /*
  2020. * dp_soc_reset_ring_map() - Reset cpu ring map
  2021. * @soc: Datapath soc handler
  2022. *
  2023. * This api resets the default cpu ring map
  2024. */
  2025. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2026. {
  2027. uint8_t i;
  2028. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2029. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2030. switch (nss_config) {
  2031. case dp_nss_cfg_first_radio:
  2032. /*
  2033. * Setting Tx ring map for one nss offloaded radio
  2034. */
  2035. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2036. break;
  2037. case dp_nss_cfg_second_radio:
  2038. /*
  2039. * Setting Tx ring for two nss offloaded radios
  2040. */
  2041. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2042. break;
  2043. case dp_nss_cfg_dbdc:
  2044. /*
  2045. * Setting Tx ring map for 2 nss offloaded radios
  2046. */
  2047. soc->tx_ring_map[i] =
  2048. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2049. break;
  2050. case dp_nss_cfg_dbtc:
  2051. /*
  2052. * Setting Tx ring map for 3 nss offloaded radios
  2053. */
  2054. soc->tx_ring_map[i] =
  2055. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2056. break;
  2057. default:
  2058. dp_err("tx_ring_map failed due to invalid nss cfg");
  2059. break;
  2060. }
  2061. }
  2062. }
  2063. /*
  2064. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2065. * @dp_soc - DP soc handle
  2066. * @ring_type - ring type
  2067. * @ring_num - ring_num
  2068. *
  2069. * return 0 or 1
  2070. */
  2071. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2072. {
  2073. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2074. uint8_t status = 0;
  2075. switch (ring_type) {
  2076. case WBM2SW_RELEASE:
  2077. case REO_DST:
  2078. case RXDMA_BUF:
  2079. status = ((nss_config) & (1 << ring_num));
  2080. break;
  2081. default:
  2082. break;
  2083. }
  2084. return status;
  2085. }
  2086. /*
  2087. * dp_soc_reset_intr_mask() - reset interrupt mask
  2088. * @dp_soc - DP Soc handle
  2089. *
  2090. * Return: Return void
  2091. */
  2092. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2093. {
  2094. uint8_t j;
  2095. int *grp_mask = NULL;
  2096. int group_number, mask, num_ring;
  2097. /* number of tx ring */
  2098. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2099. /*
  2100. * group mask for tx completion ring.
  2101. */
  2102. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2103. /* loop and reset the mask for only offloaded ring */
  2104. for (j = 0; j < num_ring; j++) {
  2105. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2106. continue;
  2107. }
  2108. /*
  2109. * Group number corresponding to tx offloaded ring.
  2110. */
  2111. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2112. if (group_number < 0) {
  2113. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2114. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2115. WBM2SW_RELEASE, j);
  2116. return;
  2117. }
  2118. /* reset the tx mask for offloaded ring */
  2119. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2120. mask &= (~(1 << j));
  2121. /*
  2122. * reset the interrupt mask for offloaded ring.
  2123. */
  2124. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2125. }
  2126. /* number of rx rings */
  2127. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2128. /*
  2129. * group mask for reo destination ring.
  2130. */
  2131. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2132. /* loop and reset the mask for only offloaded ring */
  2133. for (j = 0; j < num_ring; j++) {
  2134. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2135. continue;
  2136. }
  2137. /*
  2138. * Group number corresponding to rx offloaded ring.
  2139. */
  2140. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2141. if (group_number < 0) {
  2142. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2143. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2144. REO_DST, j);
  2145. return;
  2146. }
  2147. /* set the interrupt mask for offloaded ring */
  2148. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2149. mask &= (~(1 << j));
  2150. /*
  2151. * set the interrupt mask to zero for rx offloaded radio.
  2152. */
  2153. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2154. }
  2155. /*
  2156. * group mask for Rx buffer refill ring
  2157. */
  2158. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2159. /* loop and reset the mask for only offloaded ring */
  2160. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2161. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2162. continue;
  2163. }
  2164. /*
  2165. * Group number corresponding to rx offloaded ring.
  2166. */
  2167. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2168. if (group_number < 0) {
  2169. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2170. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2171. REO_DST, j);
  2172. return;
  2173. }
  2174. /* set the interrupt mask for offloaded ring */
  2175. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2176. group_number);
  2177. mask &= (~(1 << j));
  2178. /*
  2179. * set the interrupt mask to zero for rx offloaded radio.
  2180. */
  2181. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2182. group_number, mask);
  2183. }
  2184. }
  2185. #ifdef IPA_OFFLOAD
  2186. /**
  2187. * dp_reo_remap_config() - configure reo remap register value based
  2188. * nss configuration.
  2189. * based on offload_radio value below remap configuration
  2190. * get applied.
  2191. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2192. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2193. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2194. * 3 - both Radios handled by NSS (remap not required)
  2195. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2196. *
  2197. * @remap1: output parameter indicates reo remap 1 register value
  2198. * @remap2: output parameter indicates reo remap 2 register value
  2199. * Return: bool type, true if remap is configured else false.
  2200. */
  2201. static bool dp_reo_remap_config(struct dp_soc *soc,
  2202. uint32_t *remap1,
  2203. uint32_t *remap2)
  2204. {
  2205. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2206. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2207. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2208. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2209. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2210. return true;
  2211. }
  2212. #else
  2213. static bool dp_reo_remap_config(struct dp_soc *soc,
  2214. uint32_t *remap1,
  2215. uint32_t *remap2)
  2216. {
  2217. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2218. switch (offload_radio) {
  2219. case dp_nss_cfg_default:
  2220. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2221. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2222. (0x3 << 18) | (0x4 << 21)) << 8;
  2223. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2224. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2225. (0x3 << 18) | (0x4 << 21)) << 8;
  2226. break;
  2227. case dp_nss_cfg_first_radio:
  2228. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2229. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2230. (0x2 << 18) | (0x3 << 21)) << 8;
  2231. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2232. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2233. (0x4 << 18) | (0x2 << 21)) << 8;
  2234. break;
  2235. case dp_nss_cfg_second_radio:
  2236. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2237. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2238. (0x1 << 18) | (0x3 << 21)) << 8;
  2239. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2240. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2241. (0x4 << 18) | (0x1 << 21)) << 8;
  2242. break;
  2243. case dp_nss_cfg_dbdc:
  2244. case dp_nss_cfg_dbtc:
  2245. /* return false if both or all are offloaded to NSS */
  2246. return false;
  2247. }
  2248. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2249. *remap1, *remap2, offload_radio);
  2250. return true;
  2251. }
  2252. #endif
  2253. /*
  2254. * dp_reo_frag_dst_set() - configure reo register to set the
  2255. * fragment destination ring
  2256. * @soc : Datapath soc
  2257. * @frag_dst_ring : output parameter to set fragment destination ring
  2258. *
  2259. * Based on offload_radio below fragment destination rings is selected
  2260. * 0 - TCL
  2261. * 1 - SW1
  2262. * 2 - SW2
  2263. * 3 - SW3
  2264. * 4 - SW4
  2265. * 5 - Release
  2266. * 6 - FW
  2267. * 7 - alternate select
  2268. *
  2269. * return: void
  2270. */
  2271. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2272. {
  2273. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2274. switch (offload_radio) {
  2275. case dp_nss_cfg_default:
  2276. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2277. break;
  2278. case dp_nss_cfg_dbdc:
  2279. case dp_nss_cfg_dbtc:
  2280. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2281. break;
  2282. default:
  2283. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2284. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2285. break;
  2286. }
  2287. }
  2288. /*
  2289. * dp_soc_cmn_setup() - Common SoC level initializion
  2290. * @soc: Datapath SOC handle
  2291. *
  2292. * This is an internal function used to setup common SOC data structures,
  2293. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2294. */
  2295. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2296. {
  2297. int i;
  2298. struct hal_reo_params reo_params;
  2299. int tx_ring_size;
  2300. int tx_comp_ring_size;
  2301. int reo_dst_ring_size;
  2302. uint32_t entries;
  2303. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2304. if (qdf_atomic_read(&soc->cmn_init_done))
  2305. return 0;
  2306. if (dp_hw_link_desc_pool_setup(soc))
  2307. goto fail1;
  2308. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2309. /* Setup SRNG rings */
  2310. /* Common rings */
  2311. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2312. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2313. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2314. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2315. goto fail1;
  2316. }
  2317. soc->num_tcl_data_rings = 0;
  2318. /* Tx data rings */
  2319. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2320. soc->num_tcl_data_rings =
  2321. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2322. tx_comp_ring_size =
  2323. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2324. tx_ring_size =
  2325. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2326. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2327. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2328. TCL_DATA, i, 0, tx_ring_size)) {
  2329. QDF_TRACE(QDF_MODULE_ID_DP,
  2330. QDF_TRACE_LEVEL_ERROR,
  2331. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2332. goto fail1;
  2333. }
  2334. /*
  2335. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2336. * count
  2337. */
  2338. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2339. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2340. QDF_TRACE(QDF_MODULE_ID_DP,
  2341. QDF_TRACE_LEVEL_ERROR,
  2342. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2343. goto fail1;
  2344. }
  2345. }
  2346. } else {
  2347. /* This will be incremented during per pdev ring setup */
  2348. soc->num_tcl_data_rings = 0;
  2349. }
  2350. if (dp_tx_soc_attach(soc)) {
  2351. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2352. FL("dp_tx_soc_attach failed"));
  2353. goto fail1;
  2354. }
  2355. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2356. /* TCL command and status rings */
  2357. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2358. entries)) {
  2359. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2360. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2361. goto fail1;
  2362. }
  2363. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2364. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2365. entries)) {
  2366. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2367. FL("dp_srng_setup failed for tcl_status_ring"));
  2368. goto fail1;
  2369. }
  2370. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2371. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2372. * descriptors
  2373. */
  2374. /* Rx data rings */
  2375. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2376. soc->num_reo_dest_rings =
  2377. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2378. QDF_TRACE(QDF_MODULE_ID_DP,
  2379. QDF_TRACE_LEVEL_INFO,
  2380. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2381. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2382. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2383. i, 0, reo_dst_ring_size)) {
  2384. QDF_TRACE(QDF_MODULE_ID_DP,
  2385. QDF_TRACE_LEVEL_ERROR,
  2386. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2387. goto fail1;
  2388. }
  2389. }
  2390. } else {
  2391. /* This will be incremented during per pdev ring setup */
  2392. soc->num_reo_dest_rings = 0;
  2393. }
  2394. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2395. /* LMAC RxDMA to SW Rings configuration */
  2396. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2397. /* Only valid for MCL */
  2398. struct dp_pdev *pdev = soc->pdev_list[0];
  2399. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2400. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2401. RXDMA_DST, 0, i,
  2402. entries)) {
  2403. QDF_TRACE(QDF_MODULE_ID_DP,
  2404. QDF_TRACE_LEVEL_ERROR,
  2405. FL(RNG_ERR "rxdma_err_dst_ring"));
  2406. goto fail1;
  2407. }
  2408. }
  2409. }
  2410. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2411. /* REO reinjection ring */
  2412. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2413. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2414. entries)) {
  2415. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2416. FL("dp_srng_setup failed for reo_reinject_ring"));
  2417. goto fail1;
  2418. }
  2419. /* Rx release ring */
  2420. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2421. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2422. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2423. FL("dp_srng_setup failed for rx_rel_ring"));
  2424. goto fail1;
  2425. }
  2426. /* Rx exception ring */
  2427. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2428. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2429. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2430. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2431. FL("dp_srng_setup failed for reo_exception_ring"));
  2432. goto fail1;
  2433. }
  2434. /* REO command and status rings */
  2435. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2436. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2437. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2438. FL("dp_srng_setup failed for reo_cmd_ring"));
  2439. goto fail1;
  2440. }
  2441. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2442. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2443. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2444. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2445. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2446. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2447. FL("dp_srng_setup failed for reo_status_ring"));
  2448. goto fail1;
  2449. }
  2450. /* Reset the cpu ring map if radio is NSS offloaded */
  2451. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2452. dp_soc_reset_cpu_ring_map(soc);
  2453. dp_soc_reset_intr_mask(soc);
  2454. }
  2455. /* Setup HW REO */
  2456. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2457. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2458. /*
  2459. * Reo ring remap is not required if both radios
  2460. * are offloaded to NSS
  2461. */
  2462. if (!dp_reo_remap_config(soc,
  2463. &reo_params.remap1,
  2464. &reo_params.remap2))
  2465. goto out;
  2466. reo_params.rx_hash_enabled = true;
  2467. }
  2468. /* setup the global rx defrag waitlist */
  2469. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2470. soc->rx.defrag.timeout_ms =
  2471. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2472. soc->rx.flags.defrag_timeout_check =
  2473. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2474. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2475. out:
  2476. /*
  2477. * set the fragment destination ring
  2478. */
  2479. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2480. hal_reo_setup(soc->hal_soc, &reo_params);
  2481. qdf_atomic_set(&soc->cmn_init_done, 1);
  2482. dp_soc_wds_attach(soc);
  2483. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2484. return 0;
  2485. fail1:
  2486. /*
  2487. * Cleanup will be done as part of soc_detach, which will
  2488. * be called on pdev attach failure
  2489. */
  2490. return QDF_STATUS_E_FAILURE;
  2491. }
  2492. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2493. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2494. {
  2495. struct cdp_lro_hash_config lro_hash;
  2496. QDF_STATUS status;
  2497. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2498. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2499. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2500. dp_err("LRO, GRO and RX hash disabled");
  2501. return QDF_STATUS_E_FAILURE;
  2502. }
  2503. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2504. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2505. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2506. lro_hash.lro_enable = 1;
  2507. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2508. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2509. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2510. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2511. }
  2512. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2513. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2514. LRO_IPV4_SEED_ARR_SZ));
  2515. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2516. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2517. LRO_IPV6_SEED_ARR_SZ));
  2518. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2519. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2520. QDF_BUG(0);
  2521. dp_err("lro_hash_config not configured");
  2522. return QDF_STATUS_E_FAILURE;
  2523. }
  2524. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2525. &lro_hash);
  2526. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2527. dp_err("failed to send lro_hash_config to FW %u", status);
  2528. return status;
  2529. }
  2530. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2531. lro_hash.lro_enable, lro_hash.tcp_flag,
  2532. lro_hash.tcp_flag_mask);
  2533. dp_info("toeplitz_hash_ipv4:");
  2534. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2535. (void *)lro_hash.toeplitz_hash_ipv4,
  2536. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2537. LRO_IPV4_SEED_ARR_SZ));
  2538. dp_info("toeplitz_hash_ipv6:");
  2539. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2540. (void *)lro_hash.toeplitz_hash_ipv6,
  2541. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2542. LRO_IPV6_SEED_ARR_SZ));
  2543. return status;
  2544. }
  2545. /*
  2546. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2547. * @soc: data path SoC handle
  2548. * @pdev: Physical device handle
  2549. *
  2550. * Return: 0 - success, > 0 - failure
  2551. */
  2552. #ifdef QCA_HOST2FW_RXBUF_RING
  2553. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2554. struct dp_pdev *pdev)
  2555. {
  2556. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2557. int max_mac_rings;
  2558. int i;
  2559. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2560. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2561. for (i = 0; i < max_mac_rings; i++) {
  2562. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2563. "%s: pdev_id %d mac_id %d",
  2564. __func__, pdev->pdev_id, i);
  2565. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2566. RXDMA_BUF, 1, i,
  2567. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2568. QDF_TRACE(QDF_MODULE_ID_DP,
  2569. QDF_TRACE_LEVEL_ERROR,
  2570. FL("failed rx mac ring setup"));
  2571. return QDF_STATUS_E_FAILURE;
  2572. }
  2573. }
  2574. return QDF_STATUS_SUCCESS;
  2575. }
  2576. #else
  2577. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2578. struct dp_pdev *pdev)
  2579. {
  2580. return QDF_STATUS_SUCCESS;
  2581. }
  2582. #endif
  2583. /**
  2584. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2585. * @pdev - DP_PDEV handle
  2586. *
  2587. * Return: void
  2588. */
  2589. static inline void
  2590. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2591. {
  2592. uint8_t map_id;
  2593. struct dp_soc *soc = pdev->soc;
  2594. if (!soc)
  2595. return;
  2596. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2597. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2598. default_dscp_tid_map,
  2599. sizeof(default_dscp_tid_map));
  2600. }
  2601. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2602. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2603. default_dscp_tid_map,
  2604. map_id);
  2605. }
  2606. }
  2607. #ifdef IPA_OFFLOAD
  2608. /**
  2609. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2610. * @soc: data path instance
  2611. * @pdev: core txrx pdev context
  2612. *
  2613. * Return: QDF_STATUS_SUCCESS: success
  2614. * QDF_STATUS_E_RESOURCES: Error return
  2615. */
  2616. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2617. struct dp_pdev *pdev)
  2618. {
  2619. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2620. int entries;
  2621. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2622. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2623. /* Setup second Rx refill buffer ring */
  2624. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2625. IPA_RX_REFILL_BUF_RING_IDX,
  2626. pdev->pdev_id,
  2627. entries)) {
  2628. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2629. FL("dp_srng_setup failed second rx refill ring"));
  2630. return QDF_STATUS_E_FAILURE;
  2631. }
  2632. return QDF_STATUS_SUCCESS;
  2633. }
  2634. /**
  2635. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2636. * @soc: data path instance
  2637. * @pdev: core txrx pdev context
  2638. *
  2639. * Return: void
  2640. */
  2641. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2642. struct dp_pdev *pdev)
  2643. {
  2644. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2645. IPA_RX_REFILL_BUF_RING_IDX);
  2646. }
  2647. #else
  2648. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2649. struct dp_pdev *pdev)
  2650. {
  2651. return QDF_STATUS_SUCCESS;
  2652. }
  2653. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2654. struct dp_pdev *pdev)
  2655. {
  2656. }
  2657. #endif
  2658. #if !defined(DISABLE_MON_CONFIG)
  2659. /**
  2660. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2661. * @soc: soc handle
  2662. * @pdev: physical device handle
  2663. *
  2664. * Return: nonzero on failure and zero on success
  2665. */
  2666. static
  2667. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2668. {
  2669. int mac_id = 0;
  2670. int pdev_id = pdev->pdev_id;
  2671. int entries;
  2672. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2673. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2674. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2675. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2676. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2677. entries =
  2678. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2679. if (dp_srng_setup(soc,
  2680. &pdev->rxdma_mon_buf_ring[mac_id],
  2681. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2682. entries)) {
  2683. QDF_TRACE(QDF_MODULE_ID_DP,
  2684. QDF_TRACE_LEVEL_ERROR,
  2685. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2686. return QDF_STATUS_E_NOMEM;
  2687. }
  2688. entries =
  2689. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2690. if (dp_srng_setup(soc,
  2691. &pdev->rxdma_mon_dst_ring[mac_id],
  2692. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2693. entries)) {
  2694. QDF_TRACE(QDF_MODULE_ID_DP,
  2695. QDF_TRACE_LEVEL_ERROR,
  2696. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2697. return QDF_STATUS_E_NOMEM;
  2698. }
  2699. entries =
  2700. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2701. if (dp_srng_setup(soc,
  2702. &pdev->rxdma_mon_status_ring[mac_id],
  2703. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2704. entries)) {
  2705. QDF_TRACE(QDF_MODULE_ID_DP,
  2706. QDF_TRACE_LEVEL_ERROR,
  2707. FL(RNG_ERR "rxdma_mon_status_ring"));
  2708. return QDF_STATUS_E_NOMEM;
  2709. }
  2710. entries =
  2711. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2712. if (dp_srng_setup(soc,
  2713. &pdev->rxdma_mon_desc_ring[mac_id],
  2714. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2715. entries)) {
  2716. QDF_TRACE(QDF_MODULE_ID_DP,
  2717. QDF_TRACE_LEVEL_ERROR,
  2718. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2719. return QDF_STATUS_E_NOMEM;
  2720. }
  2721. } else {
  2722. entries =
  2723. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2724. if (dp_srng_setup(soc,
  2725. &pdev->rxdma_mon_status_ring[mac_id],
  2726. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2727. entries)) {
  2728. QDF_TRACE(QDF_MODULE_ID_DP,
  2729. QDF_TRACE_LEVEL_ERROR,
  2730. FL(RNG_ERR "rxdma_mon_status_ring"));
  2731. return QDF_STATUS_E_NOMEM;
  2732. }
  2733. }
  2734. }
  2735. return QDF_STATUS_SUCCESS;
  2736. }
  2737. #else
  2738. static
  2739. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2740. {
  2741. return QDF_STATUS_SUCCESS;
  2742. }
  2743. #endif
  2744. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2745. * @pdev_hdl: pdev handle
  2746. */
  2747. #ifdef ATH_SUPPORT_EXT_STAT
  2748. void dp_iterate_update_peer_list(void *pdev_hdl)
  2749. {
  2750. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2751. struct dp_soc *soc = pdev->soc;
  2752. struct dp_vdev *vdev = NULL;
  2753. struct dp_peer *peer = NULL;
  2754. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2755. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2756. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2757. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2758. dp_cal_client_update_peer_stats(&peer->stats);
  2759. }
  2760. }
  2761. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2762. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2763. }
  2764. #else
  2765. void dp_iterate_update_peer_list(void *pdev_hdl)
  2766. {
  2767. }
  2768. #endif
  2769. /*
  2770. * dp_pdev_attach_wifi3() - attach txrx pdev
  2771. * @ctrl_pdev: Opaque PDEV object
  2772. * @txrx_soc: Datapath SOC handle
  2773. * @htc_handle: HTC handle for host-target interface
  2774. * @qdf_osdev: QDF OS device
  2775. * @pdev_id: PDEV ID
  2776. *
  2777. * Return: DP PDEV handle on success, NULL on failure
  2778. */
  2779. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2780. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2781. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2782. {
  2783. int tx_ring_size;
  2784. int tx_comp_ring_size;
  2785. int reo_dst_ring_size;
  2786. int entries;
  2787. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2788. int nss_cfg;
  2789. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2790. struct dp_pdev *pdev = NULL;
  2791. if (soc->dp_soc_reinit)
  2792. pdev = soc->pdev_list[pdev_id];
  2793. else
  2794. pdev = qdf_mem_malloc(sizeof(*pdev));
  2795. if (!pdev) {
  2796. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2797. FL("DP PDEV memory allocation failed"));
  2798. goto fail0;
  2799. }
  2800. /*
  2801. * Variable to prevent double pdev deinitialization during
  2802. * radio detach execution .i.e. in the absence of any vdev.
  2803. */
  2804. pdev->pdev_deinit = 0;
  2805. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2806. if (!pdev->invalid_peer) {
  2807. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2808. FL("Invalid peer memory allocation failed"));
  2809. qdf_mem_free(pdev);
  2810. goto fail0;
  2811. }
  2812. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2813. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2814. if (!pdev->wlan_cfg_ctx) {
  2815. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2816. FL("pdev cfg_attach failed"));
  2817. qdf_mem_free(pdev->invalid_peer);
  2818. qdf_mem_free(pdev);
  2819. goto fail0;
  2820. }
  2821. /*
  2822. * set nss pdev config based on soc config
  2823. */
  2824. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2825. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2826. (nss_cfg & (1 << pdev_id)));
  2827. pdev->soc = soc;
  2828. pdev->ctrl_pdev = ctrl_pdev;
  2829. pdev->pdev_id = pdev_id;
  2830. soc->pdev_list[pdev_id] = pdev;
  2831. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2832. soc->pdev_count++;
  2833. TAILQ_INIT(&pdev->vdev_list);
  2834. qdf_spinlock_create(&pdev->vdev_list_lock);
  2835. pdev->vdev_count = 0;
  2836. qdf_spinlock_create(&pdev->tx_mutex);
  2837. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2838. TAILQ_INIT(&pdev->neighbour_peers_list);
  2839. pdev->neighbour_peers_added = false;
  2840. pdev->monitor_configured = false;
  2841. if (dp_soc_cmn_setup(soc)) {
  2842. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2843. FL("dp_soc_cmn_setup failed"));
  2844. goto fail1;
  2845. }
  2846. /* Setup per PDEV TCL rings if configured */
  2847. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2848. tx_ring_size =
  2849. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2850. tx_comp_ring_size =
  2851. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2852. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2853. pdev_id, pdev_id, tx_ring_size)) {
  2854. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2855. FL("dp_srng_setup failed for tcl_data_ring"));
  2856. goto fail1;
  2857. }
  2858. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2859. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2860. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2861. FL("dp_srng_setup failed for tx_comp_ring"));
  2862. goto fail1;
  2863. }
  2864. soc->num_tcl_data_rings++;
  2865. }
  2866. /* Tx specific init */
  2867. if (dp_tx_pdev_attach(pdev)) {
  2868. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2869. FL("dp_tx_pdev_attach failed"));
  2870. goto fail1;
  2871. }
  2872. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2873. /* Setup per PDEV REO rings if configured */
  2874. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2875. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2876. pdev_id, pdev_id, reo_dst_ring_size)) {
  2877. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2878. FL("dp_srng_setup failed for reo_dest_ringn"));
  2879. goto fail1;
  2880. }
  2881. soc->num_reo_dest_rings++;
  2882. }
  2883. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2884. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2885. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2886. FL("dp_srng_setup failed rx refill ring"));
  2887. goto fail1;
  2888. }
  2889. if (dp_rxdma_ring_setup(soc, pdev)) {
  2890. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2891. FL("RXDMA ring config failed"));
  2892. goto fail1;
  2893. }
  2894. if (dp_mon_rings_setup(soc, pdev)) {
  2895. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2896. FL("MONITOR rings setup failed"));
  2897. goto fail1;
  2898. }
  2899. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2900. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2901. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2902. 0, pdev_id,
  2903. entries)) {
  2904. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2905. FL(RNG_ERR "rxdma_err_dst_ring"));
  2906. goto fail1;
  2907. }
  2908. }
  2909. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2910. goto fail1;
  2911. if (dp_ipa_ring_resource_setup(soc, pdev))
  2912. goto fail1;
  2913. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2914. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2915. FL("dp_ipa_uc_attach failed"));
  2916. goto fail1;
  2917. }
  2918. /* Rx specific init */
  2919. if (dp_rx_pdev_attach(pdev)) {
  2920. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2921. FL("dp_rx_pdev_attach failed"));
  2922. goto fail1;
  2923. }
  2924. DP_STATS_INIT(pdev);
  2925. /* Monitor filter init */
  2926. pdev->mon_filter_mode = MON_FILTER_ALL;
  2927. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2928. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2929. pdev->fp_data_filter = FILTER_DATA_ALL;
  2930. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2931. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2932. pdev->mo_data_filter = FILTER_DATA_ALL;
  2933. dp_local_peer_id_pool_init(pdev);
  2934. dp_dscp_tid_map_setup(pdev);
  2935. /* Rx monitor mode specific init */
  2936. if (dp_rx_pdev_mon_attach(pdev)) {
  2937. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2938. "dp_rx_pdev_mon_attach failed");
  2939. goto fail1;
  2940. }
  2941. if (dp_wdi_event_attach(pdev)) {
  2942. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2943. "dp_wdi_evet_attach failed");
  2944. goto fail1;
  2945. }
  2946. /* set the reo destination during initialization */
  2947. pdev->reo_dest = pdev->pdev_id + 1;
  2948. /*
  2949. * initialize ppdu tlv list
  2950. */
  2951. TAILQ_INIT(&pdev->ppdu_info_list);
  2952. pdev->tlv_count = 0;
  2953. pdev->list_depth = 0;
  2954. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2955. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2956. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2957. TRUE);
  2958. /* initlialize cal client timer */
  2959. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2960. &dp_iterate_update_peer_list);
  2961. qdf_event_create(&pdev->fw_peer_stats_event);
  2962. return (struct cdp_pdev *)pdev;
  2963. fail1:
  2964. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  2965. fail0:
  2966. return NULL;
  2967. }
  2968. /*
  2969. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2970. * @soc: data path SoC handle
  2971. * @pdev: Physical device handle
  2972. *
  2973. * Return: void
  2974. */
  2975. #ifdef QCA_HOST2FW_RXBUF_RING
  2976. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2977. struct dp_pdev *pdev)
  2978. {
  2979. int max_mac_rings =
  2980. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2981. int i;
  2982. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2983. max_mac_rings : MAX_RX_MAC_RINGS;
  2984. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2985. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2986. RXDMA_BUF, 1);
  2987. qdf_timer_free(&soc->mon_reap_timer);
  2988. }
  2989. #else
  2990. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2991. struct dp_pdev *pdev)
  2992. {
  2993. }
  2994. #endif
  2995. /*
  2996. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2997. * @pdev: device object
  2998. *
  2999. * Return: void
  3000. */
  3001. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  3002. {
  3003. struct dp_neighbour_peer *peer = NULL;
  3004. struct dp_neighbour_peer *temp_peer = NULL;
  3005. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3006. neighbour_peer_list_elem, temp_peer) {
  3007. /* delete this peer from the list */
  3008. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3009. peer, neighbour_peer_list_elem);
  3010. qdf_mem_free(peer);
  3011. }
  3012. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3013. }
  3014. /**
  3015. * dp_htt_ppdu_stats_detach() - detach stats resources
  3016. * @pdev: Datapath PDEV handle
  3017. *
  3018. * Return: void
  3019. */
  3020. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3021. {
  3022. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3023. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3024. ppdu_info_list_elem, ppdu_info_next) {
  3025. if (!ppdu_info)
  3026. break;
  3027. qdf_assert_always(ppdu_info->nbuf);
  3028. qdf_nbuf_free(ppdu_info->nbuf);
  3029. qdf_mem_free(ppdu_info);
  3030. }
  3031. }
  3032. #if !defined(DISABLE_MON_CONFIG)
  3033. static
  3034. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3035. int mac_id)
  3036. {
  3037. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3038. dp_srng_cleanup(soc,
  3039. &pdev->rxdma_mon_buf_ring[mac_id],
  3040. RXDMA_MONITOR_BUF, 0);
  3041. dp_srng_cleanup(soc,
  3042. &pdev->rxdma_mon_dst_ring[mac_id],
  3043. RXDMA_MONITOR_DST, 0);
  3044. dp_srng_cleanup(soc,
  3045. &pdev->rxdma_mon_status_ring[mac_id],
  3046. RXDMA_MONITOR_STATUS, 0);
  3047. dp_srng_cleanup(soc,
  3048. &pdev->rxdma_mon_desc_ring[mac_id],
  3049. RXDMA_MONITOR_DESC, 0);
  3050. dp_srng_cleanup(soc,
  3051. &pdev->rxdma_err_dst_ring[mac_id],
  3052. RXDMA_DST, 0);
  3053. } else {
  3054. dp_srng_cleanup(soc,
  3055. &pdev->rxdma_mon_status_ring[mac_id],
  3056. RXDMA_MONITOR_STATUS, 0);
  3057. dp_srng_cleanup(soc,
  3058. &pdev->rxdma_err_dst_ring[mac_id],
  3059. RXDMA_DST, 0);
  3060. }
  3061. }
  3062. #else
  3063. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3064. int mac_id)
  3065. {
  3066. }
  3067. #endif
  3068. /**
  3069. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3070. *
  3071. * @soc: soc handle
  3072. * @pdev: datapath physical dev handle
  3073. * @mac_id: mac number
  3074. *
  3075. * Return: None
  3076. */
  3077. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3078. int mac_id)
  3079. {
  3080. }
  3081. /**
  3082. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3083. * @pdev: dp pdev handle
  3084. *
  3085. * Return: None
  3086. */
  3087. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3088. {
  3089. uint16_t len = 0;
  3090. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3091. len = sizeof(struct dp_pdev) -
  3092. offsetof(struct dp_pdev, pdev_deinit) -
  3093. sizeof(pdev->pdev_deinit);
  3094. dp_pdev_offset = dp_pdev_offset +
  3095. offsetof(struct dp_pdev, pdev_deinit) +
  3096. sizeof(pdev->pdev_deinit);
  3097. qdf_mem_zero(dp_pdev_offset, len);
  3098. }
  3099. /**
  3100. * dp_pdev_deinit() - Deinit txrx pdev
  3101. * @txrx_pdev: Datapath PDEV handle
  3102. * @force: Force deinit
  3103. *
  3104. * Return: None
  3105. */
  3106. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3107. {
  3108. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3109. struct dp_soc *soc = pdev->soc;
  3110. qdf_nbuf_t curr_nbuf, next_nbuf;
  3111. int mac_id;
  3112. /*
  3113. * Prevent double pdev deinitialization during radio detach
  3114. * execution .i.e. in the absence of any vdev
  3115. */
  3116. if (pdev->pdev_deinit)
  3117. return;
  3118. pdev->pdev_deinit = 1;
  3119. dp_wdi_event_detach(pdev);
  3120. dp_tx_pdev_detach(pdev);
  3121. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3122. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3123. TCL_DATA, pdev->pdev_id);
  3124. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3125. WBM2SW_RELEASE, pdev->pdev_id);
  3126. }
  3127. dp_pktlogmod_exit(pdev);
  3128. dp_rx_pdev_detach(pdev);
  3129. dp_rx_pdev_mon_detach(pdev);
  3130. dp_neighbour_peers_detach(pdev);
  3131. qdf_spinlock_destroy(&pdev->tx_mutex);
  3132. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3133. dp_ipa_uc_detach(soc, pdev);
  3134. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3135. /* Cleanup per PDEV REO rings if configured */
  3136. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3137. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3138. REO_DST, pdev->pdev_id);
  3139. }
  3140. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3141. dp_rxdma_ring_cleanup(soc, pdev);
  3142. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3143. dp_mon_ring_deinit(soc, pdev, mac_id);
  3144. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3145. RXDMA_DST, 0);
  3146. }
  3147. curr_nbuf = pdev->invalid_peer_head_msdu;
  3148. while (curr_nbuf) {
  3149. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3150. qdf_nbuf_free(curr_nbuf);
  3151. curr_nbuf = next_nbuf;
  3152. }
  3153. pdev->invalid_peer_head_msdu = NULL;
  3154. pdev->invalid_peer_tail_msdu = NULL;
  3155. dp_htt_ppdu_stats_detach(pdev);
  3156. qdf_nbuf_free(pdev->sojourn_buf);
  3157. dp_cal_client_detach(&pdev->cal_client_ctx);
  3158. soc->pdev_count--;
  3159. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3160. qdf_mem_free(pdev->invalid_peer);
  3161. qdf_mem_free(pdev->dp_txrx_handle);
  3162. dp_pdev_mem_reset(pdev);
  3163. }
  3164. /**
  3165. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3166. * @txrx_pdev: Datapath PDEV handle
  3167. * @force: Force deinit
  3168. *
  3169. * Return: None
  3170. */
  3171. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3172. {
  3173. dp_pdev_deinit(txrx_pdev, force);
  3174. }
  3175. /*
  3176. * dp_pdev_detach() - Complete rest of pdev detach
  3177. * @txrx_pdev: Datapath PDEV handle
  3178. * @force: Force deinit
  3179. *
  3180. * Return: None
  3181. */
  3182. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3183. {
  3184. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3185. struct dp_soc *soc = pdev->soc;
  3186. int mac_id;
  3187. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3188. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3189. TCL_DATA, pdev->pdev_id);
  3190. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3191. WBM2SW_RELEASE, pdev->pdev_id);
  3192. }
  3193. dp_mon_link_free(pdev);
  3194. /* Cleanup per PDEV REO rings if configured */
  3195. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3196. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3197. REO_DST, pdev->pdev_id);
  3198. }
  3199. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3200. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3201. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3202. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3203. RXDMA_DST, 0);
  3204. }
  3205. soc->pdev_list[pdev->pdev_id] = NULL;
  3206. qdf_mem_free(pdev);
  3207. }
  3208. /*
  3209. * dp_pdev_detach_wifi3() - detach txrx pdev
  3210. * @txrx_pdev: Datapath PDEV handle
  3211. * @force: Force detach
  3212. *
  3213. * Return: None
  3214. */
  3215. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3216. {
  3217. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3218. struct dp_soc *soc = pdev->soc;
  3219. if (soc->dp_soc_reinit) {
  3220. dp_pdev_detach(txrx_pdev, force);
  3221. } else {
  3222. dp_pdev_deinit(txrx_pdev, force);
  3223. dp_pdev_detach(txrx_pdev, force);
  3224. }
  3225. }
  3226. /*
  3227. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3228. * @soc: DP SOC handle
  3229. */
  3230. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3231. {
  3232. struct reo_desc_list_node *desc;
  3233. struct dp_rx_tid *rx_tid;
  3234. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3235. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3236. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3237. rx_tid = &desc->rx_tid;
  3238. qdf_mem_unmap_nbytes_single(soc->osdev,
  3239. rx_tid->hw_qdesc_paddr,
  3240. QDF_DMA_BIDIRECTIONAL,
  3241. rx_tid->hw_qdesc_alloc_size);
  3242. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3243. qdf_mem_free(desc);
  3244. }
  3245. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3246. qdf_list_destroy(&soc->reo_desc_freelist);
  3247. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3248. }
  3249. /**
  3250. * dp_soc_mem_reset() - Reset Dp Soc memory
  3251. * @soc: DP handle
  3252. *
  3253. * Return: None
  3254. */
  3255. static void dp_soc_mem_reset(struct dp_soc *soc)
  3256. {
  3257. uint16_t len = 0;
  3258. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3259. len = sizeof(struct dp_soc) -
  3260. offsetof(struct dp_soc, dp_soc_reinit) -
  3261. sizeof(soc->dp_soc_reinit);
  3262. dp_soc_offset = dp_soc_offset +
  3263. offsetof(struct dp_soc, dp_soc_reinit) +
  3264. sizeof(soc->dp_soc_reinit);
  3265. qdf_mem_zero(dp_soc_offset, len);
  3266. }
  3267. /**
  3268. * dp_soc_deinit() - Deinitialize txrx SOC
  3269. * @txrx_soc: Opaque DP SOC handle
  3270. *
  3271. * Return: None
  3272. */
  3273. static void dp_soc_deinit(void *txrx_soc)
  3274. {
  3275. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3276. int i;
  3277. qdf_atomic_set(&soc->cmn_init_done, 0);
  3278. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3279. if (soc->pdev_list[i])
  3280. dp_pdev_deinit((struct cdp_pdev *)
  3281. soc->pdev_list[i], 1);
  3282. }
  3283. qdf_flush_work(&soc->htt_stats.work);
  3284. qdf_disable_work(&soc->htt_stats.work);
  3285. /* Free pending htt stats messages */
  3286. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3287. dp_reo_cmdlist_destroy(soc);
  3288. dp_peer_find_detach(soc);
  3289. /* Free the ring memories */
  3290. /* Common rings */
  3291. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3292. /* Tx data rings */
  3293. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3294. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3295. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3296. TCL_DATA, i);
  3297. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3298. WBM2SW_RELEASE, i);
  3299. }
  3300. }
  3301. /* TCL command and status rings */
  3302. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3303. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3304. /* Rx data rings */
  3305. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3306. soc->num_reo_dest_rings =
  3307. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3308. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3309. /* TODO: Get number of rings and ring sizes
  3310. * from wlan_cfg
  3311. */
  3312. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3313. REO_DST, i);
  3314. }
  3315. }
  3316. /* REO reinjection ring */
  3317. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3318. /* Rx release ring */
  3319. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3320. /* Rx exception ring */
  3321. /* TODO: Better to store ring_type and ring_num in
  3322. * dp_srng during setup
  3323. */
  3324. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3325. /* REO command and status rings */
  3326. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3327. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3328. dp_soc_wds_detach(soc);
  3329. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3330. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3331. htt_soc_htc_dealloc(soc->htt_handle);
  3332. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3333. dp_reo_cmdlist_destroy(soc);
  3334. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3335. dp_reo_desc_freelist_destroy(soc);
  3336. qdf_spinlock_destroy(&soc->ast_lock);
  3337. dp_soc_mem_reset(soc);
  3338. }
  3339. /**
  3340. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3341. * @txrx_soc: Opaque DP SOC handle
  3342. *
  3343. * Return: None
  3344. */
  3345. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3346. {
  3347. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3348. soc->dp_soc_reinit = 1;
  3349. dp_soc_deinit(txrx_soc);
  3350. }
  3351. /*
  3352. * dp_soc_detach() - Detach rest of txrx SOC
  3353. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3354. *
  3355. * Return: None
  3356. */
  3357. static void dp_soc_detach(void *txrx_soc)
  3358. {
  3359. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3360. int i;
  3361. qdf_atomic_set(&soc->cmn_init_done, 0);
  3362. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3363. * SW descriptors
  3364. */
  3365. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3366. if (soc->pdev_list[i])
  3367. dp_pdev_detach((struct cdp_pdev *)
  3368. soc->pdev_list[i], 1);
  3369. }
  3370. /* Free the ring memories */
  3371. /* Common rings */
  3372. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3373. dp_tx_soc_detach(soc);
  3374. /* Tx data rings */
  3375. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3376. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3377. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3378. TCL_DATA, i);
  3379. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3380. WBM2SW_RELEASE, i);
  3381. }
  3382. }
  3383. /* TCL command and status rings */
  3384. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3385. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3386. /* Rx data rings */
  3387. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3388. soc->num_reo_dest_rings =
  3389. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3390. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3391. /* TODO: Get number of rings and ring sizes
  3392. * from wlan_cfg
  3393. */
  3394. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3395. REO_DST, i);
  3396. }
  3397. }
  3398. /* REO reinjection ring */
  3399. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3400. /* Rx release ring */
  3401. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3402. /* Rx exception ring */
  3403. /* TODO: Better to store ring_type and ring_num in
  3404. * dp_srng during setup
  3405. */
  3406. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3407. /* REO command and status rings */
  3408. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3409. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3410. dp_hw_link_desc_pool_cleanup(soc);
  3411. htt_soc_detach(soc->htt_handle);
  3412. soc->dp_soc_reinit = 0;
  3413. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3414. qdf_mem_free(soc);
  3415. }
  3416. /*
  3417. * dp_soc_detach_wifi3() - Detach txrx SOC
  3418. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3419. *
  3420. * Return: None
  3421. */
  3422. static void dp_soc_detach_wifi3(void *txrx_soc)
  3423. {
  3424. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3425. if (soc->dp_soc_reinit) {
  3426. dp_soc_detach(txrx_soc);
  3427. } else {
  3428. dp_soc_deinit(txrx_soc);
  3429. dp_soc_detach(txrx_soc);
  3430. }
  3431. }
  3432. #if !defined(DISABLE_MON_CONFIG)
  3433. /**
  3434. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3435. * @soc: soc handle
  3436. * @pdev: physical device handle
  3437. * @mac_id: ring number
  3438. * @mac_for_pdev: mac_id
  3439. *
  3440. * Return: non-zero for failure, zero for success
  3441. */
  3442. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3443. struct dp_pdev *pdev,
  3444. int mac_id,
  3445. int mac_for_pdev)
  3446. {
  3447. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3448. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3449. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3450. pdev->rxdma_mon_buf_ring[mac_id]
  3451. .hal_srng,
  3452. RXDMA_MONITOR_BUF);
  3453. if (status != QDF_STATUS_SUCCESS) {
  3454. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3455. return status;
  3456. }
  3457. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3458. pdev->rxdma_mon_dst_ring[mac_id]
  3459. .hal_srng,
  3460. RXDMA_MONITOR_DST);
  3461. if (status != QDF_STATUS_SUCCESS) {
  3462. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3463. return status;
  3464. }
  3465. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3466. pdev->rxdma_mon_status_ring[mac_id]
  3467. .hal_srng,
  3468. RXDMA_MONITOR_STATUS);
  3469. if (status != QDF_STATUS_SUCCESS) {
  3470. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3471. return status;
  3472. }
  3473. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3474. pdev->rxdma_mon_desc_ring[mac_id]
  3475. .hal_srng,
  3476. RXDMA_MONITOR_DESC);
  3477. if (status != QDF_STATUS_SUCCESS) {
  3478. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3479. return status;
  3480. }
  3481. } else {
  3482. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3483. pdev->rxdma_mon_status_ring[mac_id]
  3484. .hal_srng,
  3485. RXDMA_MONITOR_STATUS);
  3486. if (status != QDF_STATUS_SUCCESS) {
  3487. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3488. return status;
  3489. }
  3490. }
  3491. return status;
  3492. }
  3493. #else
  3494. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3495. struct dp_pdev *pdev,
  3496. int mac_id,
  3497. int mac_for_pdev)
  3498. {
  3499. return QDF_STATUS_SUCCESS;
  3500. }
  3501. #endif
  3502. /*
  3503. * dp_rxdma_ring_config() - configure the RX DMA rings
  3504. *
  3505. * This function is used to configure the MAC rings.
  3506. * On MCL host provides buffers in Host2FW ring
  3507. * FW refills (copies) buffers to the ring and updates
  3508. * ring_idx in register
  3509. *
  3510. * @soc: data path SoC handle
  3511. *
  3512. * Return: zero on success, non-zero on failure
  3513. */
  3514. #ifdef QCA_HOST2FW_RXBUF_RING
  3515. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3516. {
  3517. int i;
  3518. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3519. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3520. struct dp_pdev *pdev = soc->pdev_list[i];
  3521. if (pdev) {
  3522. int mac_id;
  3523. bool dbs_enable = 0;
  3524. int max_mac_rings =
  3525. wlan_cfg_get_num_mac_rings
  3526. (pdev->wlan_cfg_ctx);
  3527. htt_srng_setup(soc->htt_handle, 0,
  3528. pdev->rx_refill_buf_ring.hal_srng,
  3529. RXDMA_BUF);
  3530. if (pdev->rx_refill_buf_ring2.hal_srng)
  3531. htt_srng_setup(soc->htt_handle, 0,
  3532. pdev->rx_refill_buf_ring2.hal_srng,
  3533. RXDMA_BUF);
  3534. if (soc->cdp_soc.ol_ops->
  3535. is_hw_dbs_2x2_capable) {
  3536. dbs_enable = soc->cdp_soc.ol_ops->
  3537. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3538. }
  3539. if (dbs_enable) {
  3540. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3541. QDF_TRACE_LEVEL_ERROR,
  3542. FL("DBS enabled max_mac_rings %d"),
  3543. max_mac_rings);
  3544. } else {
  3545. max_mac_rings = 1;
  3546. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3547. QDF_TRACE_LEVEL_ERROR,
  3548. FL("DBS disabled, max_mac_rings %d"),
  3549. max_mac_rings);
  3550. }
  3551. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3552. FL("pdev_id %d max_mac_rings %d"),
  3553. pdev->pdev_id, max_mac_rings);
  3554. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3555. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3556. mac_id, pdev->pdev_id);
  3557. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3558. QDF_TRACE_LEVEL_ERROR,
  3559. FL("mac_id %d"), mac_for_pdev);
  3560. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3561. pdev->rx_mac_buf_ring[mac_id]
  3562. .hal_srng,
  3563. RXDMA_BUF);
  3564. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3565. pdev->rxdma_err_dst_ring[mac_id]
  3566. .hal_srng,
  3567. RXDMA_DST);
  3568. /* Configure monitor mode rings */
  3569. status = dp_mon_htt_srng_setup(soc, pdev,
  3570. mac_id,
  3571. mac_for_pdev);
  3572. if (status != QDF_STATUS_SUCCESS) {
  3573. dp_err("Failed to send htt monitor messages to target");
  3574. return status;
  3575. }
  3576. }
  3577. }
  3578. }
  3579. /*
  3580. * Timer to reap rxdma status rings.
  3581. * Needed until we enable ppdu end interrupts
  3582. */
  3583. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3584. dp_service_mon_rings, (void *)soc,
  3585. QDF_TIMER_TYPE_WAKE_APPS);
  3586. soc->reap_timer_init = 1;
  3587. return status;
  3588. }
  3589. #else
  3590. /* This is only for WIN */
  3591. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3592. {
  3593. int i;
  3594. int mac_id;
  3595. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3596. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3597. struct dp_pdev *pdev = soc->pdev_list[i];
  3598. if (pdev == NULL)
  3599. continue;
  3600. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3601. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3602. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3603. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3604. #ifndef DISABLE_MON_CONFIG
  3605. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3606. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3607. RXDMA_MONITOR_BUF);
  3608. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3609. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3610. RXDMA_MONITOR_DST);
  3611. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3612. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3613. RXDMA_MONITOR_STATUS);
  3614. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3615. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3616. RXDMA_MONITOR_DESC);
  3617. #endif
  3618. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3619. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3620. RXDMA_DST);
  3621. }
  3622. }
  3623. return status;
  3624. }
  3625. #endif
  3626. /*
  3627. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3628. * @cdp_soc: Opaque Datapath SOC handle
  3629. *
  3630. * Return: zero on success, non-zero on failure
  3631. */
  3632. static QDF_STATUS
  3633. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3634. {
  3635. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3636. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3637. htt_soc_attach_target(soc->htt_handle);
  3638. status = dp_rxdma_ring_config(soc);
  3639. if (status != QDF_STATUS_SUCCESS) {
  3640. dp_err("Failed to send htt srng setup messages to target");
  3641. return status;
  3642. }
  3643. DP_STATS_INIT(soc);
  3644. /* initialize work queue for stats processing */
  3645. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3646. return QDF_STATUS_SUCCESS;
  3647. }
  3648. /*
  3649. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3650. * @txrx_soc: Datapath SOC handle
  3651. */
  3652. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3653. {
  3654. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3655. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3656. }
  3657. /*
  3658. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3659. * @txrx_soc: Datapath SOC handle
  3660. * @nss_cfg: nss config
  3661. */
  3662. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3663. {
  3664. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3665. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3666. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3667. /*
  3668. * TODO: masked out based on the per offloaded radio
  3669. */
  3670. switch (config) {
  3671. case dp_nss_cfg_default:
  3672. break;
  3673. case dp_nss_cfg_dbdc:
  3674. case dp_nss_cfg_dbtc:
  3675. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3676. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3677. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3678. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3679. break;
  3680. default:
  3681. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3682. "Invalid offload config %d", config);
  3683. }
  3684. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3685. FL("nss-wifi<0> nss config is enabled"));
  3686. }
  3687. /*
  3688. * dp_vdev_attach_wifi3() - attach txrx vdev
  3689. * @txrx_pdev: Datapath PDEV handle
  3690. * @vdev_mac_addr: MAC address of the virtual interface
  3691. * @vdev_id: VDEV Id
  3692. * @wlan_op_mode: VDEV operating mode
  3693. *
  3694. * Return: DP VDEV handle on success, NULL on failure
  3695. */
  3696. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3697. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3698. {
  3699. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3700. struct dp_soc *soc = pdev->soc;
  3701. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3702. if (!vdev) {
  3703. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3704. FL("DP VDEV memory allocation failed"));
  3705. goto fail0;
  3706. }
  3707. vdev->pdev = pdev;
  3708. vdev->vdev_id = vdev_id;
  3709. vdev->opmode = op_mode;
  3710. vdev->osdev = soc->osdev;
  3711. vdev->osif_rx = NULL;
  3712. vdev->osif_rsim_rx_decap = NULL;
  3713. vdev->osif_get_key = NULL;
  3714. vdev->osif_rx_mon = NULL;
  3715. vdev->osif_tx_free_ext = NULL;
  3716. vdev->osif_vdev = NULL;
  3717. vdev->delete.pending = 0;
  3718. vdev->safemode = 0;
  3719. vdev->drop_unenc = 1;
  3720. vdev->sec_type = cdp_sec_type_none;
  3721. #ifdef notyet
  3722. vdev->filters_num = 0;
  3723. #endif
  3724. qdf_mem_copy(
  3725. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3726. /* TODO: Initialize default HTT meta data that will be used in
  3727. * TCL descriptors for packets transmitted from this VDEV
  3728. */
  3729. TAILQ_INIT(&vdev->peer_list);
  3730. if ((soc->intr_mode == DP_INTR_POLL) &&
  3731. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3732. if ((pdev->vdev_count == 0) ||
  3733. (wlan_op_mode_monitor == vdev->opmode))
  3734. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3735. }
  3736. if (wlan_op_mode_monitor == vdev->opmode) {
  3737. pdev->monitor_vdev = vdev;
  3738. return (struct cdp_vdev *)vdev;
  3739. }
  3740. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3741. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3742. vdev->dscp_tid_map_id = 0;
  3743. vdev->mcast_enhancement_en = 0;
  3744. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3745. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3746. /* add this vdev into the pdev's list */
  3747. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3748. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3749. pdev->vdev_count++;
  3750. dp_tx_vdev_attach(vdev);
  3751. if (pdev->vdev_count == 1)
  3752. dp_lro_hash_setup(soc, pdev);
  3753. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3754. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3755. DP_STATS_INIT(vdev);
  3756. if (wlan_op_mode_sta == vdev->opmode)
  3757. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3758. vdev->mac_addr.raw,
  3759. NULL);
  3760. return (struct cdp_vdev *)vdev;
  3761. fail0:
  3762. return NULL;
  3763. }
  3764. /**
  3765. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3766. * @vdev: Datapath VDEV handle
  3767. * @osif_vdev: OSIF vdev handle
  3768. * @ctrl_vdev: UMAC vdev handle
  3769. * @txrx_ops: Tx and Rx operations
  3770. *
  3771. * Return: DP VDEV handle on success, NULL on failure
  3772. */
  3773. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3774. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3775. struct ol_txrx_ops *txrx_ops)
  3776. {
  3777. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3778. vdev->osif_vdev = osif_vdev;
  3779. vdev->ctrl_vdev = ctrl_vdev;
  3780. vdev->osif_rx = txrx_ops->rx.rx;
  3781. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3782. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3783. vdev->osif_get_key = txrx_ops->get_key;
  3784. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3785. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3786. #ifdef notyet
  3787. #if ATH_SUPPORT_WAPI
  3788. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3789. #endif
  3790. #endif
  3791. #ifdef UMAC_SUPPORT_PROXY_ARP
  3792. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3793. #endif
  3794. vdev->me_convert = txrx_ops->me_convert;
  3795. /* TODO: Enable the following once Tx code is integrated */
  3796. if (vdev->mesh_vdev)
  3797. txrx_ops->tx.tx = dp_tx_send_mesh;
  3798. else
  3799. txrx_ops->tx.tx = dp_tx_send;
  3800. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3801. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3802. "DP Vdev Register success");
  3803. }
  3804. /**
  3805. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3806. * @vdev: Datapath VDEV handle
  3807. * @unmap_only: Flag to indicate "only unmap"
  3808. *
  3809. * Return: void
  3810. */
  3811. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle, bool unmap_only)
  3812. {
  3813. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3814. struct dp_pdev *pdev = vdev->pdev;
  3815. struct dp_soc *soc = pdev->soc;
  3816. struct dp_peer *peer;
  3817. uint16_t *peer_ids;
  3818. uint8_t i = 0, j = 0;
  3819. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3820. if (!peer_ids) {
  3821. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3822. "DP alloc failure - unable to flush peers");
  3823. return;
  3824. }
  3825. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3826. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3827. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3828. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3829. if (j < soc->max_peers)
  3830. peer_ids[j++] = peer->peer_ids[i];
  3831. }
  3832. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3833. for (i = 0; i < j ; i++) {
  3834. if (unmap_only) {
  3835. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  3836. if (peer) {
  3837. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  3838. vdev->vdev_id,
  3839. peer->mac_addr.raw,
  3840. 0);
  3841. }
  3842. } else {
  3843. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  3844. if (peer) {
  3845. dp_info("peer: %pM is getting flush",
  3846. peer->mac_addr.raw);
  3847. dp_peer_delete_wifi3(peer, 0);
  3848. /*
  3849. * we need to call dp_peer_unref_del_find_by_id
  3850. * to remove additional ref count incremented
  3851. * by dp_peer_find_by_id() call.
  3852. *
  3853. * Hold the ref count while executing
  3854. * dp_peer_delete_wifi3() call.
  3855. *
  3856. */
  3857. dp_peer_unref_del_find_by_id(peer);
  3858. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  3859. vdev->vdev_id,
  3860. peer->mac_addr.raw, 0);
  3861. }
  3862. }
  3863. }
  3864. qdf_mem_free(peer_ids);
  3865. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3866. FL("Flushed peers for vdev object %pK "), vdev);
  3867. }
  3868. /*
  3869. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3870. * @txrx_vdev: Datapath VDEV handle
  3871. * @callback: Callback OL_IF on completion of detach
  3872. * @cb_context: Callback context
  3873. *
  3874. */
  3875. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3876. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3877. {
  3878. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3879. struct dp_pdev *pdev = vdev->pdev;
  3880. struct dp_soc *soc = pdev->soc;
  3881. struct dp_neighbour_peer *peer = NULL;
  3882. struct dp_neighbour_peer *temp_peer = NULL;
  3883. /* preconditions */
  3884. qdf_assert(vdev);
  3885. if (wlan_op_mode_monitor == vdev->opmode)
  3886. goto free_vdev;
  3887. if (wlan_op_mode_sta == vdev->opmode)
  3888. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3889. /*
  3890. * If Target is hung, flush all peers before detaching vdev
  3891. * this will free all references held due to missing
  3892. * unmap commands from Target
  3893. */
  3894. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  3895. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false);
  3896. /*
  3897. * Use peer_ref_mutex while accessing peer_list, in case
  3898. * a peer is in the process of being removed from the list.
  3899. */
  3900. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3901. /* check that the vdev has no peers allocated */
  3902. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3903. /* debug print - will be removed later */
  3904. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3905. FL("not deleting vdev object %pK (%pM)"
  3906. "until deletion finishes for all its peers"),
  3907. vdev, vdev->mac_addr.raw);
  3908. /* indicate that the vdev needs to be deleted */
  3909. vdev->delete.pending = 1;
  3910. vdev->delete.callback = callback;
  3911. vdev->delete.context = cb_context;
  3912. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3913. return;
  3914. }
  3915. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3916. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3917. if (!soc->hw_nac_monitor_support) {
  3918. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3919. neighbour_peer_list_elem) {
  3920. QDF_ASSERT(peer->vdev != vdev);
  3921. }
  3922. } else {
  3923. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3924. neighbour_peer_list_elem, temp_peer) {
  3925. if (peer->vdev == vdev) {
  3926. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  3927. neighbour_peer_list_elem);
  3928. qdf_mem_free(peer);
  3929. }
  3930. }
  3931. }
  3932. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3933. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3934. dp_tx_vdev_detach(vdev);
  3935. /* remove the vdev from its parent pdev's list */
  3936. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3937. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3938. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3939. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3940. free_vdev:
  3941. qdf_mem_free(vdev);
  3942. if (callback)
  3943. callback(cb_context);
  3944. }
  3945. /*
  3946. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3947. * @soc - datapath soc handle
  3948. * @peer - datapath peer handle
  3949. *
  3950. * Delete the AST entries belonging to a peer
  3951. */
  3952. #ifdef FEATURE_AST
  3953. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3954. struct dp_peer *peer)
  3955. {
  3956. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3957. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3958. dp_peer_del_ast(soc, ast_entry);
  3959. peer->self_ast_entry = NULL;
  3960. }
  3961. #else
  3962. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3963. struct dp_peer *peer)
  3964. {
  3965. }
  3966. #endif
  3967. #if ATH_SUPPORT_WRAP
  3968. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3969. uint8_t *peer_mac_addr)
  3970. {
  3971. struct dp_peer *peer;
  3972. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3973. 0, vdev->vdev_id);
  3974. if (!peer)
  3975. return NULL;
  3976. if (peer->bss_peer)
  3977. return peer;
  3978. dp_peer_unref_delete(peer);
  3979. return NULL;
  3980. }
  3981. #else
  3982. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3983. uint8_t *peer_mac_addr)
  3984. {
  3985. struct dp_peer *peer;
  3986. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3987. 0, vdev->vdev_id);
  3988. if (!peer)
  3989. return NULL;
  3990. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3991. return peer;
  3992. dp_peer_unref_delete(peer);
  3993. return NULL;
  3994. }
  3995. #endif
  3996. #ifdef FEATURE_AST
  3997. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3998. uint8_t *peer_mac_addr)
  3999. {
  4000. struct dp_ast_entry *ast_entry;
  4001. qdf_spin_lock_bh(&soc->ast_lock);
  4002. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  4003. if (ast_entry && ast_entry->next_hop &&
  4004. !ast_entry->delete_in_progress)
  4005. dp_peer_del_ast(soc, ast_entry);
  4006. qdf_spin_unlock_bh(&soc->ast_lock);
  4007. }
  4008. #endif
  4009. /*
  4010. * dp_peer_create_wifi3() - attach txrx peer
  4011. * @txrx_vdev: Datapath VDEV handle
  4012. * @peer_mac_addr: Peer MAC address
  4013. *
  4014. * Return: DP peeer handle on success, NULL on failure
  4015. */
  4016. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4017. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4018. {
  4019. struct dp_peer *peer;
  4020. int i;
  4021. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4022. struct dp_pdev *pdev;
  4023. struct dp_soc *soc;
  4024. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4025. /* preconditions */
  4026. qdf_assert(vdev);
  4027. qdf_assert(peer_mac_addr);
  4028. pdev = vdev->pdev;
  4029. soc = pdev->soc;
  4030. /*
  4031. * If a peer entry with given MAC address already exists,
  4032. * reuse the peer and reset the state of peer.
  4033. */
  4034. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4035. if (peer) {
  4036. qdf_atomic_init(&peer->is_default_route_set);
  4037. dp_peer_cleanup(vdev, peer);
  4038. qdf_spin_lock_bh(&soc->ast_lock);
  4039. dp_peer_delete_ast_entries(soc, peer);
  4040. peer->delete_in_progress = false;
  4041. qdf_spin_unlock_bh(&soc->ast_lock);
  4042. if ((vdev->opmode == wlan_op_mode_sta) &&
  4043. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4044. DP_MAC_ADDR_LEN)) {
  4045. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4046. }
  4047. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4048. /*
  4049. * Control path maintains a node count which is incremented
  4050. * for every new peer create command. Since new peer is not being
  4051. * created and earlier reference is reused here,
  4052. * peer_unref_delete event is sent to control path to
  4053. * increment the count back.
  4054. */
  4055. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4056. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4057. peer->mac_addr.raw, vdev->mac_addr.raw,
  4058. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4059. }
  4060. peer->ctrl_peer = ctrl_peer;
  4061. dp_local_peer_id_alloc(pdev, peer);
  4062. DP_STATS_INIT(peer);
  4063. return (void *)peer;
  4064. } else {
  4065. /*
  4066. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4067. * need to remove the AST entry which was earlier added as a WDS
  4068. * entry.
  4069. * If an AST entry exists, but no peer entry exists with a given
  4070. * MAC addresses, we could deduce it as a WDS entry
  4071. */
  4072. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  4073. }
  4074. #ifdef notyet
  4075. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4076. soc->mempool_ol_ath_peer);
  4077. #else
  4078. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4079. #endif
  4080. if (!peer)
  4081. return NULL; /* failure */
  4082. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4083. TAILQ_INIT(&peer->ast_entry_list);
  4084. /* store provided params */
  4085. peer->vdev = vdev;
  4086. peer->ctrl_peer = ctrl_peer;
  4087. if ((vdev->opmode == wlan_op_mode_sta) &&
  4088. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4089. DP_MAC_ADDR_LEN)) {
  4090. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4091. }
  4092. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4093. qdf_spinlock_create(&peer->peer_info_lock);
  4094. qdf_mem_copy(
  4095. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  4096. /* TODO: See of rx_opt_proc is really required */
  4097. peer->rx_opt_proc = soc->rx_opt_proc;
  4098. /* initialize the peer_id */
  4099. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4100. peer->peer_ids[i] = HTT_INVALID_PEER;
  4101. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4102. qdf_atomic_init(&peer->ref_cnt);
  4103. /* keep one reference for attach */
  4104. qdf_atomic_inc(&peer->ref_cnt);
  4105. /* add this peer into the vdev's list */
  4106. if (wlan_op_mode_sta == vdev->opmode)
  4107. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4108. else
  4109. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4110. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4111. /* TODO: See if hash based search is required */
  4112. dp_peer_find_hash_add(soc, peer);
  4113. /* Initialize the peer state */
  4114. peer->state = OL_TXRX_PEER_STATE_DISC;
  4115. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4116. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4117. vdev, peer, peer->mac_addr.raw,
  4118. qdf_atomic_read(&peer->ref_cnt));
  4119. /*
  4120. * For every peer MAp message search and set if bss_peer
  4121. */
  4122. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  4123. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4124. "vdev bss_peer!!!!");
  4125. peer->bss_peer = 1;
  4126. vdev->vap_bss_peer = peer;
  4127. }
  4128. for (i = 0; i < DP_MAX_TIDS; i++)
  4129. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4130. dp_local_peer_id_alloc(pdev, peer);
  4131. DP_STATS_INIT(peer);
  4132. return (void *)peer;
  4133. }
  4134. /*
  4135. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4136. * @vdev: Datapath VDEV handle
  4137. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4138. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4139. *
  4140. * Return: None
  4141. */
  4142. static
  4143. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4144. enum cdp_host_reo_dest_ring *reo_dest,
  4145. bool *hash_based)
  4146. {
  4147. struct dp_soc *soc;
  4148. struct dp_pdev *pdev;
  4149. pdev = vdev->pdev;
  4150. soc = pdev->soc;
  4151. /*
  4152. * hash based steering is disabled for Radios which are offloaded
  4153. * to NSS
  4154. */
  4155. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4156. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4157. /*
  4158. * Below line of code will ensure the proper reo_dest ring is chosen
  4159. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4160. */
  4161. *reo_dest = pdev->reo_dest;
  4162. }
  4163. #ifdef IPA_OFFLOAD
  4164. /*
  4165. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4166. * @vdev: Datapath VDEV handle
  4167. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4168. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4169. *
  4170. * If IPA is enabled in ini, for SAP mode, disable hash based
  4171. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4172. * Return: None
  4173. */
  4174. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4175. enum cdp_host_reo_dest_ring *reo_dest,
  4176. bool *hash_based)
  4177. {
  4178. struct dp_soc *soc;
  4179. struct dp_pdev *pdev;
  4180. pdev = vdev->pdev;
  4181. soc = pdev->soc;
  4182. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4183. /*
  4184. * If IPA is enabled, disable hash-based flow steering and set
  4185. * reo_dest_ring_4 as the REO ring to receive packets on.
  4186. * IPA is configured to reap reo_dest_ring_4.
  4187. *
  4188. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4189. * value enum value is from 1 - 4.
  4190. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4191. */
  4192. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4193. if (vdev->opmode == wlan_op_mode_ap) {
  4194. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4195. *hash_based = 0;
  4196. }
  4197. }
  4198. }
  4199. #else
  4200. /*
  4201. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4202. * @vdev: Datapath VDEV handle
  4203. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4204. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4205. *
  4206. * Use system config values for hash based steering.
  4207. * Return: None
  4208. */
  4209. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4210. enum cdp_host_reo_dest_ring *reo_dest,
  4211. bool *hash_based)
  4212. {
  4213. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4214. }
  4215. #endif /* IPA_OFFLOAD */
  4216. /*
  4217. * dp_peer_setup_wifi3() - initialize the peer
  4218. * @vdev_hdl: virtual device object
  4219. * @peer: Peer object
  4220. *
  4221. * Return: void
  4222. */
  4223. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4224. {
  4225. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4226. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4227. struct dp_pdev *pdev;
  4228. struct dp_soc *soc;
  4229. bool hash_based = 0;
  4230. enum cdp_host_reo_dest_ring reo_dest;
  4231. /* preconditions */
  4232. qdf_assert(vdev);
  4233. qdf_assert(peer);
  4234. pdev = vdev->pdev;
  4235. soc = pdev->soc;
  4236. peer->last_assoc_rcvd = 0;
  4237. peer->last_disassoc_rcvd = 0;
  4238. peer->last_deauth_rcvd = 0;
  4239. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4240. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4241. pdev->pdev_id, vdev->vdev_id,
  4242. vdev->opmode, hash_based, reo_dest);
  4243. /*
  4244. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4245. * i.e both the devices have same MAC address. In these
  4246. * cases we want such pkts to be processed in NULL Q handler
  4247. * which is REO2TCL ring. for this reason we should
  4248. * not setup reo_queues and default route for bss_peer.
  4249. */
  4250. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4251. return;
  4252. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4253. /* TODO: Check the destination ring number to be passed to FW */
  4254. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4255. pdev->ctrl_pdev, peer->mac_addr.raw,
  4256. peer->vdev->vdev_id, hash_based, reo_dest);
  4257. }
  4258. qdf_atomic_set(&peer->is_default_route_set, 1);
  4259. dp_peer_rx_init(pdev, peer);
  4260. return;
  4261. }
  4262. /*
  4263. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4264. * @vdev_handle: virtual device object
  4265. * @htt_pkt_type: type of pkt
  4266. *
  4267. * Return: void
  4268. */
  4269. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4270. enum htt_cmn_pkt_type val)
  4271. {
  4272. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4273. vdev->tx_encap_type = val;
  4274. }
  4275. /*
  4276. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4277. * @vdev_handle: virtual device object
  4278. * @htt_pkt_type: type of pkt
  4279. *
  4280. * Return: void
  4281. */
  4282. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4283. enum htt_cmn_pkt_type val)
  4284. {
  4285. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4286. vdev->rx_decap_type = val;
  4287. }
  4288. /*
  4289. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4290. * @txrx_soc: cdp soc handle
  4291. * @ac: Access category
  4292. * @value: timeout value in millisec
  4293. *
  4294. * Return: void
  4295. */
  4296. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4297. uint8_t ac, uint32_t value)
  4298. {
  4299. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4300. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4301. }
  4302. /*
  4303. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4304. * @txrx_soc: cdp soc handle
  4305. * @ac: access category
  4306. * @value: timeout value in millisec
  4307. *
  4308. * Return: void
  4309. */
  4310. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4311. uint8_t ac, uint32_t *value)
  4312. {
  4313. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4314. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4315. }
  4316. /*
  4317. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4318. * @pdev_handle: physical device object
  4319. * @val: reo destination ring index (1 - 4)
  4320. *
  4321. * Return: void
  4322. */
  4323. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4324. enum cdp_host_reo_dest_ring val)
  4325. {
  4326. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4327. if (pdev)
  4328. pdev->reo_dest = val;
  4329. }
  4330. /*
  4331. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4332. * @pdev_handle: physical device object
  4333. *
  4334. * Return: reo destination ring index
  4335. */
  4336. static enum cdp_host_reo_dest_ring
  4337. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4338. {
  4339. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4340. if (pdev)
  4341. return pdev->reo_dest;
  4342. else
  4343. return cdp_host_reo_dest_ring_unknown;
  4344. }
  4345. /*
  4346. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4347. * @pdev_handle: device object
  4348. * @val: value to be set
  4349. *
  4350. * Return: void
  4351. */
  4352. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4353. uint32_t val)
  4354. {
  4355. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4356. /* Enable/Disable smart mesh filtering. This flag will be checked
  4357. * during rx processing to check if packets are from NAC clients.
  4358. */
  4359. pdev->filter_neighbour_peers = val;
  4360. return 0;
  4361. }
  4362. /*
  4363. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4364. * address for smart mesh filtering
  4365. * @vdev_handle: virtual device object
  4366. * @cmd: Add/Del command
  4367. * @macaddr: nac client mac address
  4368. *
  4369. * Return: void
  4370. */
  4371. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4372. uint32_t cmd, uint8_t *macaddr)
  4373. {
  4374. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4375. struct dp_pdev *pdev = vdev->pdev;
  4376. struct dp_neighbour_peer *peer = NULL;
  4377. if (!macaddr)
  4378. goto fail0;
  4379. /* Store address of NAC (neighbour peer) which will be checked
  4380. * against TA of received packets.
  4381. */
  4382. if (cmd == DP_NAC_PARAM_ADD) {
  4383. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4384. sizeof(*peer));
  4385. if (!peer) {
  4386. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4387. FL("DP neighbour peer node memory allocation failed"));
  4388. goto fail0;
  4389. }
  4390. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4391. macaddr, DP_MAC_ADDR_LEN);
  4392. peer->vdev = vdev;
  4393. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4394. /* add this neighbour peer into the list */
  4395. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4396. neighbour_peer_list_elem);
  4397. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4398. /* first neighbour */
  4399. if (!pdev->neighbour_peers_added) {
  4400. pdev->neighbour_peers_added = true;
  4401. dp_ppdu_ring_cfg(pdev);
  4402. }
  4403. return 1;
  4404. } else if (cmd == DP_NAC_PARAM_DEL) {
  4405. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4406. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4407. neighbour_peer_list_elem) {
  4408. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4409. macaddr, DP_MAC_ADDR_LEN)) {
  4410. /* delete this peer from the list */
  4411. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4412. peer, neighbour_peer_list_elem);
  4413. qdf_mem_free(peer);
  4414. break;
  4415. }
  4416. }
  4417. /* last neighbour deleted */
  4418. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4419. pdev->neighbour_peers_added = false;
  4420. dp_ppdu_ring_cfg(pdev);
  4421. }
  4422. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4423. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4424. !pdev->enhanced_stats_en)
  4425. dp_ppdu_ring_reset(pdev);
  4426. return 1;
  4427. }
  4428. fail0:
  4429. return 0;
  4430. }
  4431. /*
  4432. * dp_get_sec_type() - Get the security type
  4433. * @peer: Datapath peer handle
  4434. * @sec_idx: Security id (mcast, ucast)
  4435. *
  4436. * return sec_type: Security type
  4437. */
  4438. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4439. {
  4440. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4441. return dpeer->security[sec_idx].sec_type;
  4442. }
  4443. /*
  4444. * dp_peer_authorize() - authorize txrx peer
  4445. * @peer_handle: Datapath peer handle
  4446. * @authorize
  4447. *
  4448. */
  4449. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4450. {
  4451. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4452. struct dp_soc *soc;
  4453. if (peer != NULL) {
  4454. soc = peer->vdev->pdev->soc;
  4455. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4456. peer->authorize = authorize ? 1 : 0;
  4457. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4458. }
  4459. }
  4460. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4461. struct dp_pdev *pdev,
  4462. struct dp_peer *peer,
  4463. uint32_t vdev_id)
  4464. {
  4465. struct dp_vdev *vdev = NULL;
  4466. struct dp_peer *bss_peer = NULL;
  4467. uint8_t *m_addr = NULL;
  4468. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4469. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4470. if (vdev->vdev_id == vdev_id)
  4471. break;
  4472. }
  4473. if (!vdev) {
  4474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4475. "vdev is NULL");
  4476. } else {
  4477. if (vdev->vap_bss_peer == peer)
  4478. vdev->vap_bss_peer = NULL;
  4479. m_addr = peer->mac_addr.raw;
  4480. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4481. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4482. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4483. peer->ctrl_peer, NULL);
  4484. if (vdev && vdev->vap_bss_peer) {
  4485. bss_peer = vdev->vap_bss_peer;
  4486. DP_UPDATE_STATS(vdev, peer);
  4487. }
  4488. }
  4489. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4490. /*
  4491. * Peer AST list hast to be empty here
  4492. */
  4493. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4494. qdf_mem_free(peer);
  4495. }
  4496. /**
  4497. * dp_delete_pending_vdev() - check and process vdev delete
  4498. * @pdev: DP specific pdev pointer
  4499. * @vdev: DP specific vdev pointer
  4500. * @vdev_id: vdev id corresponding to vdev
  4501. *
  4502. * This API does following:
  4503. * 1) It releases tx flow pools buffers as vdev is
  4504. * going down and no peers are associated.
  4505. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4506. */
  4507. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4508. uint8_t vdev_id)
  4509. {
  4510. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4511. void *vdev_delete_context = NULL;
  4512. vdev_delete_cb = vdev->delete.callback;
  4513. vdev_delete_context = vdev->delete.context;
  4514. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4515. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4516. vdev, vdev->mac_addr.raw);
  4517. /* all peers are gone, go ahead and delete it */
  4518. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4519. FLOW_TYPE_VDEV, vdev_id);
  4520. dp_tx_vdev_detach(vdev);
  4521. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4522. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4523. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4524. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4525. FL("deleting vdev object %pK (%pM)"),
  4526. vdev, vdev->mac_addr.raw);
  4527. qdf_mem_free(vdev);
  4528. vdev = NULL;
  4529. if (vdev_delete_cb)
  4530. vdev_delete_cb(vdev_delete_context);
  4531. }
  4532. /*
  4533. * dp_peer_unref_delete() - unref and delete peer
  4534. * @peer_handle: Datapath peer handle
  4535. *
  4536. */
  4537. void dp_peer_unref_delete(void *peer_handle)
  4538. {
  4539. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4540. struct dp_vdev *vdev = peer->vdev;
  4541. struct dp_pdev *pdev = vdev->pdev;
  4542. struct dp_soc *soc = pdev->soc;
  4543. struct dp_peer *tmppeer;
  4544. int found = 0;
  4545. uint16_t peer_id;
  4546. uint16_t vdev_id;
  4547. bool delete_vdev;
  4548. /*
  4549. * Hold the lock all the way from checking if the peer ref count
  4550. * is zero until the peer references are removed from the hash
  4551. * table and vdev list (if the peer ref count is zero).
  4552. * This protects against a new HL tx operation starting to use the
  4553. * peer object just after this function concludes it's done being used.
  4554. * Furthermore, the lock needs to be held while checking whether the
  4555. * vdev's list of peers is empty, to make sure that list is not modified
  4556. * concurrently with the empty check.
  4557. */
  4558. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4559. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4560. peer_id = peer->peer_ids[0];
  4561. vdev_id = vdev->vdev_id;
  4562. /*
  4563. * Make sure that the reference to the peer in
  4564. * peer object map is removed
  4565. */
  4566. if (peer_id != HTT_INVALID_PEER)
  4567. soc->peer_id_to_obj_map[peer_id] = NULL;
  4568. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4569. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4570. /* remove the reference to the peer from the hash table */
  4571. dp_peer_find_hash_remove(soc, peer);
  4572. qdf_spin_lock_bh(&soc->ast_lock);
  4573. if (peer->self_ast_entry) {
  4574. dp_peer_del_ast(soc, peer->self_ast_entry);
  4575. peer->self_ast_entry = NULL;
  4576. }
  4577. qdf_spin_unlock_bh(&soc->ast_lock);
  4578. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4579. if (tmppeer == peer) {
  4580. found = 1;
  4581. break;
  4582. }
  4583. }
  4584. if (found) {
  4585. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4586. peer_list_elem);
  4587. } else {
  4588. /*Ignoring the remove operation as peer not found*/
  4589. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4590. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4591. peer, vdev, &peer->vdev->peer_list);
  4592. }
  4593. /* cleanup the peer data */
  4594. dp_peer_cleanup(vdev, peer);
  4595. /* check whether the parent vdev has no peers left */
  4596. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4597. /*
  4598. * capture vdev delete pending flag's status
  4599. * while holding peer_ref_mutex lock
  4600. */
  4601. delete_vdev = vdev->delete.pending;
  4602. /*
  4603. * Now that there are no references to the peer, we can
  4604. * release the peer reference lock.
  4605. */
  4606. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4607. /*
  4608. * Check if the parent vdev was waiting for its peers
  4609. * to be deleted, in order for it to be deleted too.
  4610. */
  4611. if (delete_vdev)
  4612. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4613. } else {
  4614. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4615. }
  4616. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4617. } else {
  4618. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4619. }
  4620. }
  4621. /*
  4622. * dp_peer_detach_wifi3() – Detach txrx peer
  4623. * @peer_handle: Datapath peer handle
  4624. * @bitmap: bitmap indicating special handling of request.
  4625. *
  4626. */
  4627. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4628. {
  4629. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4630. /* redirect the peer's rx delivery function to point to a
  4631. * discard func
  4632. */
  4633. peer->rx_opt_proc = dp_rx_discard;
  4634. /* Do not make ctrl_peer to NULL for connected sta peers.
  4635. * We need ctrl_peer to release the reference during dp
  4636. * peer free. This reference was held for
  4637. * obj_mgr peer during the creation of dp peer.
  4638. */
  4639. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  4640. !peer->bss_peer))
  4641. peer->ctrl_peer = NULL;
  4642. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4643. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4644. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4645. qdf_spinlock_destroy(&peer->peer_info_lock);
  4646. /*
  4647. * Remove the reference added during peer_attach.
  4648. * The peer will still be left allocated until the
  4649. * PEER_UNMAP message arrives to remove the other
  4650. * reference, added by the PEER_MAP message.
  4651. */
  4652. dp_peer_unref_delete(peer_handle);
  4653. }
  4654. /*
  4655. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4656. * @peer_handle: Datapath peer handle
  4657. *
  4658. */
  4659. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4660. {
  4661. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4662. return vdev->mac_addr.raw;
  4663. }
  4664. /*
  4665. * dp_vdev_set_wds() - Enable per packet stats
  4666. * @vdev_handle: DP VDEV handle
  4667. * @val: value
  4668. *
  4669. * Return: none
  4670. */
  4671. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4672. {
  4673. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4674. vdev->wds_enabled = val;
  4675. return 0;
  4676. }
  4677. /*
  4678. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4679. * @peer_handle: Datapath peer handle
  4680. *
  4681. */
  4682. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4683. uint8_t vdev_id)
  4684. {
  4685. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4686. struct dp_vdev *vdev = NULL;
  4687. if (qdf_unlikely(!pdev))
  4688. return NULL;
  4689. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4690. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4691. if (vdev->vdev_id == vdev_id)
  4692. break;
  4693. }
  4694. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4695. return (struct cdp_vdev *)vdev;
  4696. }
  4697. /*
  4698. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4699. * @dev: PDEV handle
  4700. *
  4701. * Return: VDEV handle of monitor mode
  4702. */
  4703. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4704. {
  4705. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4706. if (qdf_unlikely(!pdev))
  4707. return NULL;
  4708. return (struct cdp_vdev *)pdev->monitor_vdev;
  4709. }
  4710. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4711. {
  4712. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4713. return vdev->opmode;
  4714. }
  4715. static
  4716. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4717. ol_txrx_rx_fp *stack_fn_p,
  4718. ol_osif_vdev_handle *osif_vdev_p)
  4719. {
  4720. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4721. qdf_assert(vdev);
  4722. *stack_fn_p = vdev->osif_rx_stack;
  4723. *osif_vdev_p = vdev->osif_vdev;
  4724. }
  4725. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4726. {
  4727. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4728. struct dp_pdev *pdev = vdev->pdev;
  4729. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4730. }
  4731. /**
  4732. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4733. * ring based on target
  4734. * @soc: soc handle
  4735. * @mac_for_pdev: pdev_id
  4736. * @pdev: physical device handle
  4737. * @ring_num: mac id
  4738. * @htt_tlv_filter: tlv filter
  4739. *
  4740. * Return: zero on success, non-zero on failure
  4741. */
  4742. static inline
  4743. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4744. struct dp_pdev *pdev, uint8_t ring_num,
  4745. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4746. {
  4747. QDF_STATUS status;
  4748. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4749. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4750. pdev->rxdma_mon_buf_ring[ring_num]
  4751. .hal_srng,
  4752. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4753. &htt_tlv_filter);
  4754. else
  4755. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4756. pdev->rx_mac_buf_ring[ring_num]
  4757. .hal_srng,
  4758. RXDMA_BUF, RX_BUFFER_SIZE,
  4759. &htt_tlv_filter);
  4760. return status;
  4761. }
  4762. /**
  4763. * dp_reset_monitor_mode() - Disable monitor mode
  4764. * @pdev_handle: Datapath PDEV handle
  4765. *
  4766. * Return: 0 on success, not 0 on failure
  4767. */
  4768. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4769. {
  4770. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4771. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4772. struct dp_soc *soc = pdev->soc;
  4773. uint8_t pdev_id;
  4774. int mac_id;
  4775. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4776. pdev_id = pdev->pdev_id;
  4777. soc = pdev->soc;
  4778. qdf_spin_lock_bh(&pdev->mon_lock);
  4779. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4780. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4781. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4782. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4783. pdev, mac_id,
  4784. htt_tlv_filter);
  4785. if (status != QDF_STATUS_SUCCESS) {
  4786. dp_err("Failed to send tlv filter for monitor mode rings");
  4787. return status;
  4788. }
  4789. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4790. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4791. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4792. &htt_tlv_filter);
  4793. }
  4794. pdev->monitor_vdev = NULL;
  4795. pdev->mcopy_mode = 0;
  4796. pdev->monitor_configured = false;
  4797. qdf_spin_unlock_bh(&pdev->mon_lock);
  4798. return QDF_STATUS_SUCCESS;
  4799. }
  4800. /**
  4801. * dp_set_nac() - set peer_nac
  4802. * @peer_handle: Datapath PEER handle
  4803. *
  4804. * Return: void
  4805. */
  4806. static void dp_set_nac(struct cdp_peer *peer_handle)
  4807. {
  4808. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4809. peer->nac = 1;
  4810. }
  4811. /**
  4812. * dp_get_tx_pending() - read pending tx
  4813. * @pdev_handle: Datapath PDEV handle
  4814. *
  4815. * Return: outstanding tx
  4816. */
  4817. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4818. {
  4819. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4820. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4821. }
  4822. /**
  4823. * dp_get_peer_mac_from_peer_id() - get peer mac
  4824. * @pdev_handle: Datapath PDEV handle
  4825. * @peer_id: Peer ID
  4826. * @peer_mac: MAC addr of PEER
  4827. *
  4828. * Return: void
  4829. */
  4830. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4831. uint32_t peer_id, uint8_t *peer_mac)
  4832. {
  4833. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4834. struct dp_peer *peer;
  4835. if (pdev && peer_mac) {
  4836. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4837. if (peer) {
  4838. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4839. DP_MAC_ADDR_LEN);
  4840. dp_peer_unref_del_find_by_id(peer);
  4841. }
  4842. }
  4843. }
  4844. /**
  4845. * dp_pdev_configure_monitor_rings() - configure monitor rings
  4846. * @vdev_handle: Datapath VDEV handle
  4847. *
  4848. * Return: void
  4849. */
  4850. static QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  4851. {
  4852. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4853. struct dp_soc *soc;
  4854. uint8_t pdev_id;
  4855. int mac_id;
  4856. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4857. pdev_id = pdev->pdev_id;
  4858. soc = pdev->soc;
  4859. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4860. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4861. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4862. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4863. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4864. pdev->mo_data_filter);
  4865. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4866. htt_tlv_filter.mpdu_start = 1;
  4867. htt_tlv_filter.msdu_start = 1;
  4868. htt_tlv_filter.packet = 1;
  4869. htt_tlv_filter.msdu_end = 1;
  4870. htt_tlv_filter.mpdu_end = 1;
  4871. htt_tlv_filter.packet_header = 1;
  4872. htt_tlv_filter.attention = 1;
  4873. htt_tlv_filter.ppdu_start = 0;
  4874. htt_tlv_filter.ppdu_end = 0;
  4875. htt_tlv_filter.ppdu_end_user_stats = 0;
  4876. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4877. htt_tlv_filter.ppdu_end_status_done = 0;
  4878. htt_tlv_filter.header_per_msdu = 1;
  4879. htt_tlv_filter.enable_fp =
  4880. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4881. htt_tlv_filter.enable_md = 0;
  4882. htt_tlv_filter.enable_mo =
  4883. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4884. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4885. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4886. if (pdev->mcopy_mode)
  4887. htt_tlv_filter.fp_data_filter = 0;
  4888. else
  4889. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4890. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4891. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4892. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4893. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4894. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4895. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4896. pdev, mac_id,
  4897. htt_tlv_filter);
  4898. if (status != QDF_STATUS_SUCCESS) {
  4899. dp_err("Failed to send tlv filter for monitor mode rings");
  4900. return status;
  4901. }
  4902. }
  4903. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4904. htt_tlv_filter.mpdu_start = 1;
  4905. htt_tlv_filter.msdu_start = 0;
  4906. htt_tlv_filter.packet = 0;
  4907. htt_tlv_filter.msdu_end = 0;
  4908. htt_tlv_filter.mpdu_end = 0;
  4909. htt_tlv_filter.attention = 0;
  4910. htt_tlv_filter.ppdu_start = 1;
  4911. htt_tlv_filter.ppdu_end = 1;
  4912. htt_tlv_filter.ppdu_end_user_stats = 1;
  4913. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4914. htt_tlv_filter.ppdu_end_status_done = 1;
  4915. htt_tlv_filter.enable_fp = 1;
  4916. htt_tlv_filter.enable_md = 0;
  4917. htt_tlv_filter.enable_mo = 1;
  4918. if (pdev->mcopy_mode) {
  4919. htt_tlv_filter.packet_header = 1;
  4920. }
  4921. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4922. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4923. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4924. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4925. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4926. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4927. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4928. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4929. pdev->pdev_id);
  4930. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4931. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4932. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4933. }
  4934. return status;
  4935. }
  4936. /**
  4937. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4938. * @vdev_handle: Datapath VDEV handle
  4939. * @smart_monitor: Flag to denote if its smart monitor mode
  4940. *
  4941. * Return: 0 on success, not 0 on failure
  4942. */
  4943. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4944. uint8_t smart_monitor)
  4945. {
  4946. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4947. struct dp_pdev *pdev;
  4948. qdf_assert(vdev);
  4949. pdev = vdev->pdev;
  4950. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4951. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  4952. pdev, pdev->pdev_id, pdev->soc, vdev);
  4953. /*Check if current pdev's monitor_vdev exists */
  4954. if (pdev->monitor_configured) {
  4955. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4956. "monitor vap already created vdev=%pK\n", vdev);
  4957. qdf_assert(vdev);
  4958. return QDF_STATUS_E_RESOURCES;
  4959. }
  4960. pdev->monitor_vdev = vdev;
  4961. pdev->monitor_configured = true;
  4962. /* If smart monitor mode, do not configure monitor ring */
  4963. if (smart_monitor)
  4964. return QDF_STATUS_SUCCESS;
  4965. return dp_pdev_configure_monitor_rings(pdev);
  4966. }
  4967. /**
  4968. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4969. * @pdev_handle: Datapath PDEV handle
  4970. * @filter_val: Flag to select Filter for monitor mode
  4971. * Return: 0 on success, not 0 on failure
  4972. */
  4973. static QDF_STATUS
  4974. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4975. struct cdp_monitor_filter *filter_val)
  4976. {
  4977. /* Many monitor VAPs can exists in a system but only one can be up at
  4978. * anytime
  4979. */
  4980. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4981. struct dp_vdev *vdev = pdev->monitor_vdev;
  4982. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4983. struct dp_soc *soc;
  4984. uint8_t pdev_id;
  4985. int mac_id;
  4986. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4987. pdev_id = pdev->pdev_id;
  4988. soc = pdev->soc;
  4989. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4990. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4991. pdev, pdev_id, soc, vdev);
  4992. /*Check if current pdev's monitor_vdev exists */
  4993. if (!pdev->monitor_vdev) {
  4994. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4995. "vdev=%pK", vdev);
  4996. qdf_assert(vdev);
  4997. }
  4998. /* update filter mode, type in pdev structure */
  4999. pdev->mon_filter_mode = filter_val->mode;
  5000. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  5001. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  5002. pdev->fp_data_filter = filter_val->fp_data;
  5003. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  5004. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  5005. pdev->mo_data_filter = filter_val->mo_data;
  5006. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5007. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5008. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5009. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5010. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5011. pdev->mo_data_filter);
  5012. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5013. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5014. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5015. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5016. pdev, mac_id,
  5017. htt_tlv_filter);
  5018. if (status != QDF_STATUS_SUCCESS) {
  5019. dp_err("Failed to send tlv filter for monitor mode rings");
  5020. return status;
  5021. }
  5022. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5023. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5024. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5025. }
  5026. htt_tlv_filter.mpdu_start = 1;
  5027. htt_tlv_filter.msdu_start = 1;
  5028. htt_tlv_filter.packet = 1;
  5029. htt_tlv_filter.msdu_end = 1;
  5030. htt_tlv_filter.mpdu_end = 1;
  5031. htt_tlv_filter.packet_header = 1;
  5032. htt_tlv_filter.attention = 1;
  5033. htt_tlv_filter.ppdu_start = 0;
  5034. htt_tlv_filter.ppdu_end = 0;
  5035. htt_tlv_filter.ppdu_end_user_stats = 0;
  5036. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5037. htt_tlv_filter.ppdu_end_status_done = 0;
  5038. htt_tlv_filter.header_per_msdu = 1;
  5039. htt_tlv_filter.enable_fp =
  5040. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5041. htt_tlv_filter.enable_md = 0;
  5042. htt_tlv_filter.enable_mo =
  5043. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5044. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5045. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5046. if (pdev->mcopy_mode)
  5047. htt_tlv_filter.fp_data_filter = 0;
  5048. else
  5049. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5050. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5051. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5052. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5053. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5054. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5055. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5056. pdev, mac_id,
  5057. htt_tlv_filter);
  5058. if (status != QDF_STATUS_SUCCESS) {
  5059. dp_err("Failed to send tlv filter for monitor mode rings");
  5060. return status;
  5061. }
  5062. }
  5063. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5064. htt_tlv_filter.mpdu_start = 1;
  5065. htt_tlv_filter.msdu_start = 0;
  5066. htt_tlv_filter.packet = 0;
  5067. htt_tlv_filter.msdu_end = 0;
  5068. htt_tlv_filter.mpdu_end = 0;
  5069. htt_tlv_filter.attention = 0;
  5070. htt_tlv_filter.ppdu_start = 1;
  5071. htt_tlv_filter.ppdu_end = 1;
  5072. htt_tlv_filter.ppdu_end_user_stats = 1;
  5073. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5074. htt_tlv_filter.ppdu_end_status_done = 1;
  5075. htt_tlv_filter.enable_fp = 1;
  5076. htt_tlv_filter.enable_md = 0;
  5077. htt_tlv_filter.enable_mo = 1;
  5078. if (pdev->mcopy_mode) {
  5079. htt_tlv_filter.packet_header = 1;
  5080. }
  5081. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5082. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5083. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5084. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5085. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5086. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5087. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5088. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5089. pdev->pdev_id);
  5090. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5091. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5092. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5093. }
  5094. return QDF_STATUS_SUCCESS;
  5095. }
  5096. /**
  5097. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5098. * @pdev_handle: Datapath PDEV handle
  5099. *
  5100. * Return: pdev_id
  5101. */
  5102. static
  5103. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5104. {
  5105. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5106. return pdev->pdev_id;
  5107. }
  5108. /**
  5109. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5110. * @pdev_handle: Datapath PDEV handle
  5111. * @chan_noise_floor: Channel Noise Floor
  5112. *
  5113. * Return: void
  5114. */
  5115. static
  5116. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5117. int16_t chan_noise_floor)
  5118. {
  5119. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5120. pdev->chan_noise_floor = chan_noise_floor;
  5121. }
  5122. /**
  5123. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5124. * @vdev_handle: Datapath VDEV handle
  5125. * Return: true on ucast filter flag set
  5126. */
  5127. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5128. {
  5129. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5130. struct dp_pdev *pdev;
  5131. pdev = vdev->pdev;
  5132. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5133. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5134. return true;
  5135. return false;
  5136. }
  5137. /**
  5138. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5139. * @vdev_handle: Datapath VDEV handle
  5140. * Return: true on mcast filter flag set
  5141. */
  5142. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5143. {
  5144. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5145. struct dp_pdev *pdev;
  5146. pdev = vdev->pdev;
  5147. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5148. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5149. return true;
  5150. return false;
  5151. }
  5152. /**
  5153. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5154. * @vdev_handle: Datapath VDEV handle
  5155. * Return: true on non data filter flag set
  5156. */
  5157. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5158. {
  5159. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5160. struct dp_pdev *pdev;
  5161. pdev = vdev->pdev;
  5162. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5163. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5164. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5165. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5166. return true;
  5167. }
  5168. }
  5169. return false;
  5170. }
  5171. #ifdef MESH_MODE_SUPPORT
  5172. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5173. {
  5174. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5175. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5176. FL("val %d"), val);
  5177. vdev->mesh_vdev = val;
  5178. }
  5179. /*
  5180. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5181. * @vdev_hdl: virtual device object
  5182. * @val: value to be set
  5183. *
  5184. * Return: void
  5185. */
  5186. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5187. {
  5188. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5189. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5190. FL("val %d"), val);
  5191. vdev->mesh_rx_filter = val;
  5192. }
  5193. #endif
  5194. /*
  5195. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5196. * Current scope is bar received count
  5197. *
  5198. * @pdev_handle: DP_PDEV handle
  5199. *
  5200. * Return: void
  5201. */
  5202. #define STATS_PROC_TIMEOUT (HZ/1000)
  5203. static void
  5204. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5205. {
  5206. struct dp_vdev *vdev;
  5207. struct dp_peer *peer;
  5208. uint32_t waitcnt;
  5209. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5210. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5211. if (!peer) {
  5212. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5213. FL("DP Invalid Peer refernce"));
  5214. return;
  5215. }
  5216. if (peer->delete_in_progress) {
  5217. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5218. FL("DP Peer deletion in progress"));
  5219. continue;
  5220. }
  5221. qdf_atomic_inc(&peer->ref_cnt);
  5222. waitcnt = 0;
  5223. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5224. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5225. && waitcnt < 10) {
  5226. schedule_timeout_interruptible(
  5227. STATS_PROC_TIMEOUT);
  5228. waitcnt++;
  5229. }
  5230. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5231. dp_peer_unref_delete(peer);
  5232. }
  5233. }
  5234. }
  5235. /**
  5236. * dp_rx_bar_stats_cb(): BAR received stats callback
  5237. * @soc: SOC handle
  5238. * @cb_ctxt: Call back context
  5239. * @reo_status: Reo status
  5240. *
  5241. * return: void
  5242. */
  5243. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5244. union hal_reo_status *reo_status)
  5245. {
  5246. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5247. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5248. if (!qdf_atomic_read(&soc->cmn_init_done))
  5249. return;
  5250. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5251. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5252. queue_status->header.status);
  5253. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5254. return;
  5255. }
  5256. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5257. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5258. }
  5259. /**
  5260. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5261. * @vdev: DP VDEV handle
  5262. *
  5263. * return: void
  5264. */
  5265. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5266. struct cdp_vdev_stats *vdev_stats)
  5267. {
  5268. struct dp_peer *peer = NULL;
  5269. struct dp_soc *soc = NULL;
  5270. if (!vdev || !vdev->pdev)
  5271. return;
  5272. soc = vdev->pdev->soc;
  5273. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5274. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5275. dp_update_vdev_stats(vdev_stats, peer);
  5276. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5277. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5278. vdev_stats, vdev->vdev_id,
  5279. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5280. #endif
  5281. }
  5282. /**
  5283. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5284. * @pdev: DP PDEV handle
  5285. *
  5286. * return: void
  5287. */
  5288. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5289. {
  5290. struct dp_vdev *vdev = NULL;
  5291. struct dp_soc *soc;
  5292. struct cdp_vdev_stats *vdev_stats =
  5293. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5294. if (!vdev_stats) {
  5295. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5296. "DP alloc failure - unable to get alloc vdev stats");
  5297. return;
  5298. }
  5299. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  5300. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  5301. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  5302. if (pdev->mcopy_mode)
  5303. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5304. soc = pdev->soc;
  5305. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5306. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5307. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5308. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5309. dp_update_pdev_stats(pdev, vdev_stats);
  5310. dp_update_pdev_ingress_stats(pdev, vdev);
  5311. }
  5312. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5313. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5314. qdf_mem_free(vdev_stats);
  5315. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5316. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5317. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5318. #endif
  5319. }
  5320. /**
  5321. * dp_vdev_getstats() - get vdev packet level stats
  5322. * @vdev_handle: Datapath VDEV handle
  5323. * @stats: cdp network device stats structure
  5324. *
  5325. * Return: void
  5326. */
  5327. static void dp_vdev_getstats(void *vdev_handle,
  5328. struct cdp_dev_stats *stats)
  5329. {
  5330. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5331. struct dp_pdev *pdev;
  5332. struct dp_soc *soc;
  5333. struct cdp_vdev_stats *vdev_stats;
  5334. if (!vdev)
  5335. return;
  5336. pdev = vdev->pdev;
  5337. if (!pdev)
  5338. return;
  5339. soc = pdev->soc;
  5340. vdev_stats = qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5341. if (!vdev_stats) {
  5342. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5343. "DP alloc failure - unable to get alloc vdev stats");
  5344. return;
  5345. }
  5346. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5347. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5348. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5349. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5350. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5351. stats->tx_errors = vdev_stats->tx.tx_failed +
  5352. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5353. stats->tx_dropped = stats->tx_errors;
  5354. stats->rx_packets = vdev_stats->rx.unicast.num +
  5355. vdev_stats->rx.multicast.num +
  5356. vdev_stats->rx.bcast.num;
  5357. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5358. vdev_stats->rx.multicast.bytes +
  5359. vdev_stats->rx.bcast.bytes;
  5360. }
  5361. /**
  5362. * dp_pdev_getstats() - get pdev packet level stats
  5363. * @pdev_handle: Datapath PDEV handle
  5364. * @stats: cdp network device stats structure
  5365. *
  5366. * Return: void
  5367. */
  5368. static void dp_pdev_getstats(void *pdev_handle,
  5369. struct cdp_dev_stats *stats)
  5370. {
  5371. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5372. dp_aggregate_pdev_stats(pdev);
  5373. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5374. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5375. stats->tx_errors = pdev->stats.tx.tx_failed +
  5376. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5377. stats->tx_dropped = stats->tx_errors;
  5378. stats->rx_packets = pdev->stats.rx.unicast.num +
  5379. pdev->stats.rx.multicast.num +
  5380. pdev->stats.rx.bcast.num;
  5381. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5382. pdev->stats.rx.multicast.bytes +
  5383. pdev->stats.rx.bcast.bytes;
  5384. }
  5385. /**
  5386. * dp_get_device_stats() - get interface level packet stats
  5387. * @handle: device handle
  5388. * @stats: cdp network device stats structure
  5389. * @type: device type pdev/vdev
  5390. *
  5391. * Return: void
  5392. */
  5393. static void dp_get_device_stats(void *handle,
  5394. struct cdp_dev_stats *stats, uint8_t type)
  5395. {
  5396. switch (type) {
  5397. case UPDATE_VDEV_STATS:
  5398. dp_vdev_getstats(handle, stats);
  5399. break;
  5400. case UPDATE_PDEV_STATS:
  5401. dp_pdev_getstats(handle, stats);
  5402. break;
  5403. default:
  5404. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5405. "apstats cannot be updated for this input "
  5406. "type %d", type);
  5407. break;
  5408. }
  5409. }
  5410. /**
  5411. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5412. * @pdev: DP_PDEV Handle
  5413. *
  5414. * Return:void
  5415. */
  5416. static inline void
  5417. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5418. {
  5419. uint8_t index = 0;
  5420. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5421. DP_PRINT_STATS("Received From Stack:");
  5422. DP_PRINT_STATS(" Packets = %d",
  5423. pdev->stats.tx_i.rcvd.num);
  5424. DP_PRINT_STATS(" Bytes = %llu",
  5425. pdev->stats.tx_i.rcvd.bytes);
  5426. DP_PRINT_STATS("Processed:");
  5427. DP_PRINT_STATS(" Packets = %d",
  5428. pdev->stats.tx_i.processed.num);
  5429. DP_PRINT_STATS(" Bytes = %llu",
  5430. pdev->stats.tx_i.processed.bytes);
  5431. DP_PRINT_STATS("Total Completions:");
  5432. DP_PRINT_STATS(" Packets = %u",
  5433. pdev->stats.tx.comp_pkt.num);
  5434. DP_PRINT_STATS(" Bytes = %llu",
  5435. pdev->stats.tx.comp_pkt.bytes);
  5436. DP_PRINT_STATS("Successful Completions:");
  5437. DP_PRINT_STATS(" Packets = %u",
  5438. pdev->stats.tx.tx_success.num);
  5439. DP_PRINT_STATS(" Bytes = %llu",
  5440. pdev->stats.tx.tx_success.bytes);
  5441. DP_PRINT_STATS("Dropped:");
  5442. DP_PRINT_STATS(" Total = %d",
  5443. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5444. DP_PRINT_STATS(" Dma_map_error = %d",
  5445. pdev->stats.tx_i.dropped.dma_error);
  5446. DP_PRINT_STATS(" Ring Full = %d",
  5447. pdev->stats.tx_i.dropped.ring_full);
  5448. DP_PRINT_STATS(" Descriptor Not available = %d",
  5449. pdev->stats.tx_i.dropped.desc_na.num);
  5450. DP_PRINT_STATS(" HW enqueue failed= %d",
  5451. pdev->stats.tx_i.dropped.enqueue_fail);
  5452. DP_PRINT_STATS(" Resources Full = %d",
  5453. pdev->stats.tx_i.dropped.res_full);
  5454. DP_PRINT_STATS(" FW removed Pkts = %u",
  5455. pdev->stats.tx.dropped.fw_rem.num);
  5456. DP_PRINT_STATS(" FW removed bytes= %llu",
  5457. pdev->stats.tx.dropped.fw_rem.bytes);
  5458. DP_PRINT_STATS(" FW removed transmitted = %d",
  5459. pdev->stats.tx.dropped.fw_rem_tx);
  5460. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5461. pdev->stats.tx.dropped.fw_rem_notx);
  5462. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5463. pdev->stats.tx.dropped.fw_reason1);
  5464. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5465. pdev->stats.tx.dropped.fw_reason2);
  5466. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5467. pdev->stats.tx.dropped.fw_reason3);
  5468. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5469. pdev->stats.tx.dropped.age_out);
  5470. DP_PRINT_STATS(" headroom insufficient = %d",
  5471. pdev->stats.tx_i.dropped.headroom_insufficient);
  5472. DP_PRINT_STATS(" Multicast:");
  5473. DP_PRINT_STATS(" Packets: %u",
  5474. pdev->stats.tx.mcast.num);
  5475. DP_PRINT_STATS(" Bytes: %llu",
  5476. pdev->stats.tx.mcast.bytes);
  5477. DP_PRINT_STATS("Scatter Gather:");
  5478. DP_PRINT_STATS(" Packets = %d",
  5479. pdev->stats.tx_i.sg.sg_pkt.num);
  5480. DP_PRINT_STATS(" Bytes = %llu",
  5481. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5482. DP_PRINT_STATS(" Dropped By Host = %d",
  5483. pdev->stats.tx_i.sg.dropped_host.num);
  5484. DP_PRINT_STATS(" Dropped By Target = %d",
  5485. pdev->stats.tx_i.sg.dropped_target);
  5486. DP_PRINT_STATS("TSO:");
  5487. DP_PRINT_STATS(" Number of Segments = %d",
  5488. pdev->stats.tx_i.tso.num_seg);
  5489. DP_PRINT_STATS(" Packets = %d",
  5490. pdev->stats.tx_i.tso.tso_pkt.num);
  5491. DP_PRINT_STATS(" Bytes = %llu",
  5492. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5493. DP_PRINT_STATS(" Dropped By Host = %d",
  5494. pdev->stats.tx_i.tso.dropped_host.num);
  5495. DP_PRINT_STATS("Mcast Enhancement:");
  5496. DP_PRINT_STATS(" Packets = %d",
  5497. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5498. DP_PRINT_STATS(" Bytes = %llu",
  5499. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5500. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5501. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5502. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5503. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5504. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5505. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5506. DP_PRINT_STATS(" Unicast sent = %d",
  5507. pdev->stats.tx_i.mcast_en.ucast);
  5508. DP_PRINT_STATS("Raw:");
  5509. DP_PRINT_STATS(" Packets = %d",
  5510. pdev->stats.tx_i.raw.raw_pkt.num);
  5511. DP_PRINT_STATS(" Bytes = %llu",
  5512. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5513. DP_PRINT_STATS(" DMA map error = %d",
  5514. pdev->stats.tx_i.raw.dma_map_error);
  5515. DP_PRINT_STATS("Reinjected:");
  5516. DP_PRINT_STATS(" Packets = %d",
  5517. pdev->stats.tx_i.reinject_pkts.num);
  5518. DP_PRINT_STATS(" Bytes = %llu\n",
  5519. pdev->stats.tx_i.reinject_pkts.bytes);
  5520. DP_PRINT_STATS("Inspected:");
  5521. DP_PRINT_STATS(" Packets = %d",
  5522. pdev->stats.tx_i.inspect_pkts.num);
  5523. DP_PRINT_STATS(" Bytes = %llu",
  5524. pdev->stats.tx_i.inspect_pkts.bytes);
  5525. DP_PRINT_STATS("Nawds Multicast:");
  5526. DP_PRINT_STATS(" Packets = %d",
  5527. pdev->stats.tx_i.nawds_mcast.num);
  5528. DP_PRINT_STATS(" Bytes = %llu",
  5529. pdev->stats.tx_i.nawds_mcast.bytes);
  5530. DP_PRINT_STATS("CCE Classified:");
  5531. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5532. pdev->stats.tx_i.cce_classified);
  5533. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5534. pdev->stats.tx_i.cce_classified_raw);
  5535. DP_PRINT_STATS("Mesh stats:");
  5536. DP_PRINT_STATS(" frames to firmware: %u",
  5537. pdev->stats.tx_i.mesh.exception_fw);
  5538. DP_PRINT_STATS(" completions from fw: %u",
  5539. pdev->stats.tx_i.mesh.completion_fw);
  5540. DP_PRINT_STATS("PPDU stats counter");
  5541. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5542. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5543. pdev->stats.ppdu_stats_counter[index]);
  5544. }
  5545. }
  5546. /**
  5547. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5548. * @pdev: DP_PDEV Handle
  5549. *
  5550. * Return: void
  5551. */
  5552. static inline void
  5553. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5554. {
  5555. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5556. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5557. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5558. pdev->stats.rx.rcvd_reo[0].num,
  5559. pdev->stats.rx.rcvd_reo[1].num,
  5560. pdev->stats.rx.rcvd_reo[2].num,
  5561. pdev->stats.rx.rcvd_reo[3].num);
  5562. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5563. pdev->stats.rx.rcvd_reo[0].bytes,
  5564. pdev->stats.rx.rcvd_reo[1].bytes,
  5565. pdev->stats.rx.rcvd_reo[2].bytes,
  5566. pdev->stats.rx.rcvd_reo[3].bytes);
  5567. DP_PRINT_STATS("Replenished:");
  5568. DP_PRINT_STATS(" Packets = %d",
  5569. pdev->stats.replenish.pkts.num);
  5570. DP_PRINT_STATS(" Bytes = %llu",
  5571. pdev->stats.replenish.pkts.bytes);
  5572. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5573. pdev->stats.buf_freelist);
  5574. DP_PRINT_STATS(" Low threshold intr = %d",
  5575. pdev->stats.replenish.low_thresh_intrs);
  5576. DP_PRINT_STATS("Dropped:");
  5577. DP_PRINT_STATS(" msdu_not_done = %d",
  5578. pdev->stats.dropped.msdu_not_done);
  5579. DP_PRINT_STATS(" mon_rx_drop = %d",
  5580. pdev->stats.dropped.mon_rx_drop);
  5581. DP_PRINT_STATS(" mec_drop = %d",
  5582. pdev->stats.rx.mec_drop.num);
  5583. DP_PRINT_STATS(" Bytes = %llu",
  5584. pdev->stats.rx.mec_drop.bytes);
  5585. DP_PRINT_STATS("Sent To Stack:");
  5586. DP_PRINT_STATS(" Packets = %d",
  5587. pdev->stats.rx.to_stack.num);
  5588. DP_PRINT_STATS(" Bytes = %llu",
  5589. pdev->stats.rx.to_stack.bytes);
  5590. DP_PRINT_STATS("Multicast/Broadcast:");
  5591. DP_PRINT_STATS(" Packets = %d",
  5592. pdev->stats.rx.multicast.num);
  5593. DP_PRINT_STATS(" Bytes = %llu",
  5594. pdev->stats.rx.multicast.bytes);
  5595. DP_PRINT_STATS("Errors:");
  5596. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5597. pdev->stats.replenish.rxdma_err);
  5598. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5599. pdev->stats.err.desc_alloc_fail);
  5600. DP_PRINT_STATS(" IP checksum error = %d",
  5601. pdev->stats.err.ip_csum_err);
  5602. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5603. pdev->stats.err.tcp_udp_csum_err);
  5604. /* Get bar_recv_cnt */
  5605. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5606. DP_PRINT_STATS("BAR Received Count: = %d",
  5607. pdev->stats.rx.bar_recv_cnt);
  5608. }
  5609. /**
  5610. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5611. * @pdev: DP_PDEV Handle
  5612. *
  5613. * Return: void
  5614. */
  5615. static inline void
  5616. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5617. {
  5618. struct cdp_pdev_mon_stats *rx_mon_stats;
  5619. rx_mon_stats = &pdev->rx_mon_stats;
  5620. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5621. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5622. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5623. rx_mon_stats->status_ppdu_done);
  5624. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5625. rx_mon_stats->dest_ppdu_done);
  5626. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5627. rx_mon_stats->dest_mpdu_done);
  5628. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5629. rx_mon_stats->dest_mpdu_drop);
  5630. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5631. rx_mon_stats->dup_mon_linkdesc_cnt);
  5632. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5633. rx_mon_stats->dup_mon_buf_cnt);
  5634. }
  5635. /**
  5636. * dp_print_soc_tx_stats(): Print SOC level stats
  5637. * @soc DP_SOC Handle
  5638. *
  5639. * Return: void
  5640. */
  5641. static inline void
  5642. dp_print_soc_tx_stats(struct dp_soc *soc)
  5643. {
  5644. uint8_t desc_pool_id;
  5645. soc->stats.tx.desc_in_use = 0;
  5646. DP_PRINT_STATS("SOC Tx Stats:\n");
  5647. for (desc_pool_id = 0;
  5648. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5649. desc_pool_id++)
  5650. soc->stats.tx.desc_in_use +=
  5651. soc->tx_desc[desc_pool_id].num_allocated;
  5652. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5653. soc->stats.tx.desc_in_use);
  5654. DP_PRINT_STATS("Tx Invalid peer:");
  5655. DP_PRINT_STATS(" Packets = %d",
  5656. soc->stats.tx.tx_invalid_peer.num);
  5657. DP_PRINT_STATS(" Bytes = %llu",
  5658. soc->stats.tx.tx_invalid_peer.bytes);
  5659. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5660. soc->stats.tx.tcl_ring_full[0],
  5661. soc->stats.tx.tcl_ring_full[1],
  5662. soc->stats.tx.tcl_ring_full[2]);
  5663. }
  5664. /**
  5665. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5666. * @soc: DP_SOC Handle
  5667. *
  5668. * Return:void
  5669. */
  5670. static inline void
  5671. dp_print_soc_rx_stats(struct dp_soc *soc)
  5672. {
  5673. uint32_t i;
  5674. char reo_error[DP_REO_ERR_LENGTH];
  5675. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5676. uint8_t index = 0;
  5677. DP_PRINT_STATS("No of AST Entries = %d", soc->num_ast_entries);
  5678. DP_PRINT_STATS("SOC Rx Stats:\n");
  5679. DP_PRINT_STATS("Fragmented packets: %u",
  5680. soc->stats.rx.rx_frags);
  5681. DP_PRINT_STATS("Reo reinjected packets: %u",
  5682. soc->stats.rx.reo_reinject);
  5683. DP_PRINT_STATS("Errors:\n");
  5684. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5685. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5686. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5687. DP_PRINT_STATS("Invalid RBM = %d",
  5688. soc->stats.rx.err.invalid_rbm);
  5689. DP_PRINT_STATS("Invalid Vdev = %d",
  5690. soc->stats.rx.err.invalid_vdev);
  5691. DP_PRINT_STATS("Invalid Pdev = %d",
  5692. soc->stats.rx.err.invalid_pdev);
  5693. DP_PRINT_STATS("Invalid Peer = %d",
  5694. soc->stats.rx.err.rx_invalid_peer.num);
  5695. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5696. soc->stats.rx.err.hal_ring_access_fail);
  5697. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5698. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5699. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5700. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5701. DP_PRINT_STATS("RX DUP DESC: %d",
  5702. soc->stats.rx.err.hal_reo_dest_dup);
  5703. DP_PRINT_STATS("RX REL DUP DESC: %d",
  5704. soc->stats.rx.err.hal_wbm_rel_dup);
  5705. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5706. index += qdf_snprint(&rxdma_error[index],
  5707. DP_RXDMA_ERR_LENGTH - index,
  5708. " %d", soc->stats.rx.err.rxdma_error[i]);
  5709. }
  5710. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5711. rxdma_error);
  5712. index = 0;
  5713. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5714. index += qdf_snprint(&reo_error[index],
  5715. DP_REO_ERR_LENGTH - index,
  5716. " %d", soc->stats.rx.err.reo_error[i]);
  5717. }
  5718. DP_PRINT_STATS("REO Error(0-14):%s",
  5719. reo_error);
  5720. }
  5721. /**
  5722. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5723. * @ring_type: Ring
  5724. *
  5725. * Return: char const pointer
  5726. */
  5727. static inline const
  5728. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5729. {
  5730. switch (ring_type) {
  5731. case REO_DST:
  5732. return "Reo_dst";
  5733. case REO_EXCEPTION:
  5734. return "Reo_exception";
  5735. case REO_CMD:
  5736. return "Reo_cmd";
  5737. case REO_REINJECT:
  5738. return "Reo_reinject";
  5739. case REO_STATUS:
  5740. return "Reo_status";
  5741. case WBM2SW_RELEASE:
  5742. return "wbm2sw_release";
  5743. case TCL_DATA:
  5744. return "tcl_data";
  5745. case TCL_CMD:
  5746. return "tcl_cmd";
  5747. case TCL_STATUS:
  5748. return "tcl_status";
  5749. case SW2WBM_RELEASE:
  5750. return "sw2wbm_release";
  5751. case RXDMA_BUF:
  5752. return "Rxdma_buf";
  5753. case RXDMA_DST:
  5754. return "Rxdma_dst";
  5755. case RXDMA_MONITOR_BUF:
  5756. return "Rxdma_monitor_buf";
  5757. case RXDMA_MONITOR_DESC:
  5758. return "Rxdma_monitor_desc";
  5759. case RXDMA_MONITOR_STATUS:
  5760. return "Rxdma_monitor_status";
  5761. default:
  5762. dp_err("Invalid ring type");
  5763. break;
  5764. }
  5765. return "Invalid";
  5766. }
  5767. /**
  5768. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5769. * @soc: DP_SOC handle
  5770. * @srng: DP_SRNG handle
  5771. * @ring_name: SRNG name
  5772. * @ring_type: srng src/dst ring
  5773. *
  5774. * Return: void
  5775. */
  5776. static void
  5777. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5778. enum hal_ring_type ring_type)
  5779. {
  5780. uint32_t tailp;
  5781. uint32_t headp;
  5782. int32_t hw_headp = -1;
  5783. int32_t hw_tailp = -1;
  5784. const char *ring_name;
  5785. struct hal_soc *hal_soc;
  5786. if (soc && srng && srng->hal_srng) {
  5787. hal_soc = (struct hal_soc *)soc->hal_soc;
  5788. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5789. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5790. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5791. ring_name, headp, tailp);
  5792. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5793. &hw_tailp, ring_type);
  5794. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5795. ring_name, hw_headp, hw_tailp);
  5796. }
  5797. }
  5798. /**
  5799. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5800. * on target
  5801. * @pdev: physical device handle
  5802. * @mac_id: mac id
  5803. *
  5804. * Return: void
  5805. */
  5806. static inline
  5807. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5808. {
  5809. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5810. dp_print_ring_stat_from_hal(pdev->soc,
  5811. &pdev->rxdma_mon_buf_ring[mac_id],
  5812. RXDMA_MONITOR_BUF);
  5813. dp_print_ring_stat_from_hal(pdev->soc,
  5814. &pdev->rxdma_mon_dst_ring[mac_id],
  5815. RXDMA_MONITOR_DST);
  5816. dp_print_ring_stat_from_hal(pdev->soc,
  5817. &pdev->rxdma_mon_desc_ring[mac_id],
  5818. RXDMA_MONITOR_DESC);
  5819. }
  5820. dp_print_ring_stat_from_hal(pdev->soc,
  5821. &pdev->rxdma_mon_status_ring[mac_id],
  5822. RXDMA_MONITOR_STATUS);
  5823. }
  5824. /**
  5825. * dp_print_ring_stats(): Print tail and head pointer
  5826. * @pdev: DP_PDEV handle
  5827. *
  5828. * Return:void
  5829. */
  5830. static inline void
  5831. dp_print_ring_stats(struct dp_pdev *pdev)
  5832. {
  5833. uint32_t i;
  5834. int mac_id;
  5835. dp_print_ring_stat_from_hal(pdev->soc,
  5836. &pdev->soc->reo_exception_ring,
  5837. REO_EXCEPTION);
  5838. dp_print_ring_stat_from_hal(pdev->soc,
  5839. &pdev->soc->reo_reinject_ring,
  5840. REO_REINJECT);
  5841. dp_print_ring_stat_from_hal(pdev->soc,
  5842. &pdev->soc->reo_cmd_ring,
  5843. REO_CMD);
  5844. dp_print_ring_stat_from_hal(pdev->soc,
  5845. &pdev->soc->reo_status_ring,
  5846. REO_STATUS);
  5847. dp_print_ring_stat_from_hal(pdev->soc,
  5848. &pdev->soc->rx_rel_ring,
  5849. WBM2SW_RELEASE);
  5850. dp_print_ring_stat_from_hal(pdev->soc,
  5851. &pdev->soc->tcl_cmd_ring,
  5852. TCL_CMD);
  5853. dp_print_ring_stat_from_hal(pdev->soc,
  5854. &pdev->soc->tcl_status_ring,
  5855. TCL_STATUS);
  5856. dp_print_ring_stat_from_hal(pdev->soc,
  5857. &pdev->soc->wbm_desc_rel_ring,
  5858. SW2WBM_RELEASE);
  5859. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5860. dp_print_ring_stat_from_hal(pdev->soc,
  5861. &pdev->soc->reo_dest_ring[i],
  5862. REO_DST);
  5863. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5864. dp_print_ring_stat_from_hal(pdev->soc,
  5865. &pdev->soc->tcl_data_ring[i],
  5866. TCL_DATA);
  5867. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5868. dp_print_ring_stat_from_hal(pdev->soc,
  5869. &pdev->soc->tx_comp_ring[i],
  5870. WBM2SW_RELEASE);
  5871. dp_print_ring_stat_from_hal(pdev->soc,
  5872. &pdev->rx_refill_buf_ring,
  5873. RXDMA_BUF);
  5874. dp_print_ring_stat_from_hal(pdev->soc,
  5875. &pdev->rx_refill_buf_ring2,
  5876. RXDMA_BUF);
  5877. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5878. dp_print_ring_stat_from_hal(pdev->soc,
  5879. &pdev->rx_mac_buf_ring[i],
  5880. RXDMA_BUF);
  5881. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5882. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5883. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5884. dp_print_ring_stat_from_hal(pdev->soc,
  5885. &pdev->rxdma_err_dst_ring[i],
  5886. RXDMA_DST);
  5887. }
  5888. /**
  5889. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5890. * @vdev: DP_VDEV handle
  5891. *
  5892. * Return:void
  5893. */
  5894. static inline void
  5895. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5896. {
  5897. struct dp_peer *peer = NULL;
  5898. if (!vdev || !vdev->pdev)
  5899. return;
  5900. DP_STATS_CLR(vdev->pdev);
  5901. DP_STATS_CLR(vdev->pdev->soc);
  5902. DP_STATS_CLR(vdev);
  5903. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5904. if (!peer)
  5905. return;
  5906. DP_STATS_CLR(peer);
  5907. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5908. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5909. &peer->stats, peer->peer_ids[0],
  5910. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5911. #endif
  5912. }
  5913. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5914. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5915. &vdev->stats, vdev->vdev_id,
  5916. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5917. #endif
  5918. }
  5919. /**
  5920. * dp_print_common_rates_info(): Print common rate for tx or rx
  5921. * @pkt_type_array: rate type array contains rate info
  5922. *
  5923. * Return:void
  5924. */
  5925. static inline void
  5926. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5927. {
  5928. uint8_t mcs, pkt_type;
  5929. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5930. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5931. if (!dp_rate_string[pkt_type][mcs].valid)
  5932. continue;
  5933. DP_PRINT_STATS(" %s = %d",
  5934. dp_rate_string[pkt_type][mcs].mcs_type,
  5935. pkt_type_array[pkt_type].mcs_count[mcs]);
  5936. }
  5937. DP_PRINT_STATS("\n");
  5938. }
  5939. }
  5940. /**
  5941. * dp_print_rx_rates(): Print Rx rate stats
  5942. * @vdev: DP_VDEV handle
  5943. *
  5944. * Return:void
  5945. */
  5946. static inline void
  5947. dp_print_rx_rates(struct dp_vdev *vdev)
  5948. {
  5949. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5950. uint8_t i;
  5951. uint8_t index = 0;
  5952. char nss[DP_NSS_LENGTH];
  5953. DP_PRINT_STATS("Rx Rate Info:\n");
  5954. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5955. index = 0;
  5956. for (i = 0; i < SS_COUNT; i++) {
  5957. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5958. " %d", pdev->stats.rx.nss[i]);
  5959. }
  5960. DP_PRINT_STATS("NSS(1-8) = %s",
  5961. nss);
  5962. DP_PRINT_STATS("SGI ="
  5963. " 0.8us %d,"
  5964. " 0.4us %d,"
  5965. " 1.6us %d,"
  5966. " 3.2us %d,",
  5967. pdev->stats.rx.sgi_count[0],
  5968. pdev->stats.rx.sgi_count[1],
  5969. pdev->stats.rx.sgi_count[2],
  5970. pdev->stats.rx.sgi_count[3]);
  5971. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5972. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5973. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5974. DP_PRINT_STATS("Reception Type ="
  5975. " SU: %d,"
  5976. " MU_MIMO:%d,"
  5977. " MU_OFDMA:%d,"
  5978. " MU_OFDMA_MIMO:%d\n",
  5979. pdev->stats.rx.reception_type[0],
  5980. pdev->stats.rx.reception_type[1],
  5981. pdev->stats.rx.reception_type[2],
  5982. pdev->stats.rx.reception_type[3]);
  5983. DP_PRINT_STATS("Aggregation:\n");
  5984. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5985. pdev->stats.rx.ampdu_cnt);
  5986. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5987. pdev->stats.rx.non_ampdu_cnt);
  5988. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5989. pdev->stats.rx.amsdu_cnt);
  5990. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5991. pdev->stats.rx.non_amsdu_cnt);
  5992. }
  5993. /**
  5994. * dp_print_tx_rates(): Print tx rates
  5995. * @vdev: DP_VDEV handle
  5996. *
  5997. * Return:void
  5998. */
  5999. static inline void
  6000. dp_print_tx_rates(struct dp_vdev *vdev)
  6001. {
  6002. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6003. uint8_t index;
  6004. char nss[DP_NSS_LENGTH];
  6005. int nss_index;
  6006. DP_PRINT_STATS("Tx Rate Info:\n");
  6007. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  6008. DP_PRINT_STATS("SGI ="
  6009. " 0.8us %d"
  6010. " 0.4us %d"
  6011. " 1.6us %d"
  6012. " 3.2us %d",
  6013. pdev->stats.tx.sgi_count[0],
  6014. pdev->stats.tx.sgi_count[1],
  6015. pdev->stats.tx.sgi_count[2],
  6016. pdev->stats.tx.sgi_count[3]);
  6017. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6018. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  6019. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  6020. index = 0;
  6021. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  6022. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6023. " %d", pdev->stats.tx.nss[nss_index]);
  6024. }
  6025. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6026. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  6027. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  6028. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  6029. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  6030. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  6031. DP_PRINT_STATS("Aggregation:\n");
  6032. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  6033. pdev->stats.tx.amsdu_cnt);
  6034. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  6035. pdev->stats.tx.non_amsdu_cnt);
  6036. }
  6037. /**
  6038. * dp_print_peer_stats():print peer stats
  6039. * @peer: DP_PEER handle
  6040. *
  6041. * return void
  6042. */
  6043. static inline void dp_print_peer_stats(struct dp_peer *peer)
  6044. {
  6045. uint8_t i;
  6046. uint32_t index;
  6047. uint32_t j;
  6048. char nss[DP_NSS_LENGTH];
  6049. char mu_group_id[DP_MU_GROUP_LENGTH];
  6050. DP_PRINT_STATS("Node Tx Stats:\n");
  6051. DP_PRINT_STATS("Total Packet Completions = %d",
  6052. peer->stats.tx.comp_pkt.num);
  6053. DP_PRINT_STATS("Total Bytes Completions = %llu",
  6054. peer->stats.tx.comp_pkt.bytes);
  6055. DP_PRINT_STATS("Success Packets = %d",
  6056. peer->stats.tx.tx_success.num);
  6057. DP_PRINT_STATS("Success Bytes = %llu",
  6058. peer->stats.tx.tx_success.bytes);
  6059. DP_PRINT_STATS("Unicast Success Packets = %d",
  6060. peer->stats.tx.ucast.num);
  6061. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  6062. peer->stats.tx.ucast.bytes);
  6063. DP_PRINT_STATS("Multicast Success Packets = %d",
  6064. peer->stats.tx.mcast.num);
  6065. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  6066. peer->stats.tx.mcast.bytes);
  6067. DP_PRINT_STATS("Broadcast Success Packets = %d",
  6068. peer->stats.tx.bcast.num);
  6069. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  6070. peer->stats.tx.bcast.bytes);
  6071. DP_PRINT_STATS("Packets Failed = %d",
  6072. peer->stats.tx.tx_failed);
  6073. DP_PRINT_STATS("Packets In OFDMA = %d",
  6074. peer->stats.tx.ofdma);
  6075. DP_PRINT_STATS("Packets In STBC = %d",
  6076. peer->stats.tx.stbc);
  6077. DP_PRINT_STATS("Packets In LDPC = %d",
  6078. peer->stats.tx.ldpc);
  6079. DP_PRINT_STATS("Packet Retries = %d",
  6080. peer->stats.tx.retries);
  6081. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  6082. peer->stats.tx.amsdu_cnt);
  6083. DP_PRINT_STATS("Last Packet RSSI = %d",
  6084. peer->stats.tx.last_ack_rssi);
  6085. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  6086. peer->stats.tx.dropped.fw_rem.num);
  6087. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  6088. peer->stats.tx.dropped.fw_rem.bytes);
  6089. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  6090. peer->stats.tx.dropped.fw_rem_tx);
  6091. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  6092. peer->stats.tx.dropped.fw_rem_notx);
  6093. DP_PRINT_STATS("Dropped : Age Out = %d",
  6094. peer->stats.tx.dropped.age_out);
  6095. DP_PRINT_STATS("NAWDS : ");
  6096. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  6097. peer->stats.tx.nawds_mcast_drop);
  6098. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  6099. peer->stats.tx.nawds_mcast.num);
  6100. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  6101. peer->stats.tx.nawds_mcast.bytes);
  6102. DP_PRINT_STATS("Rate Info:");
  6103. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  6104. DP_PRINT_STATS("SGI = "
  6105. " 0.8us %d"
  6106. " 0.4us %d"
  6107. " 1.6us %d"
  6108. " 3.2us %d",
  6109. peer->stats.tx.sgi_count[0],
  6110. peer->stats.tx.sgi_count[1],
  6111. peer->stats.tx.sgi_count[2],
  6112. peer->stats.tx.sgi_count[3]);
  6113. DP_PRINT_STATS("Excess Retries per AC ");
  6114. DP_PRINT_STATS(" Best effort = %d",
  6115. peer->stats.tx.excess_retries_per_ac[0]);
  6116. DP_PRINT_STATS(" Background= %d",
  6117. peer->stats.tx.excess_retries_per_ac[1]);
  6118. DP_PRINT_STATS(" Video = %d",
  6119. peer->stats.tx.excess_retries_per_ac[2]);
  6120. DP_PRINT_STATS(" Voice = %d",
  6121. peer->stats.tx.excess_retries_per_ac[3]);
  6122. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  6123. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  6124. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  6125. index = 0;
  6126. for (i = 0; i < SS_COUNT; i++) {
  6127. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6128. " %d", peer->stats.tx.nss[i]);
  6129. }
  6130. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6131. DP_PRINT_STATS("Transmit Type :");
  6132. DP_PRINT_STATS("SU %d, MU_MIMO %d, MU_OFDMA %d, MU_MIMO_OFDMA %d",
  6133. peer->stats.tx.transmit_type[0],
  6134. peer->stats.tx.transmit_type[1],
  6135. peer->stats.tx.transmit_type[2],
  6136. peer->stats.tx.transmit_type[3]);
  6137. for (i = 0; i < MAX_MU_GROUP_ID;) {
  6138. index = 0;
  6139. for (j = 0; j < DP_MU_GROUP_SHOW && i < MAX_MU_GROUP_ID;
  6140. j++) {
  6141. index += qdf_snprint(&mu_group_id[index],
  6142. DP_MU_GROUP_LENGTH - index,
  6143. " %d",
  6144. peer->stats.tx.mu_group_id[i]);
  6145. i++;
  6146. }
  6147. DP_PRINT_STATS("User position list for GID %02d->%d: [%s]",
  6148. i - DP_MU_GROUP_SHOW, i - 1, mu_group_id);
  6149. }
  6150. DP_PRINT_STATS("Last Packet RU index [%d], Size [%d]",
  6151. peer->stats.tx.ru_start, peer->stats.tx.ru_tones);
  6152. DP_PRINT_STATS("RU Locations RU[26 52 106 242 484 996]:");
  6153. DP_PRINT_STATS("RU_26: %d", peer->stats.tx.ru_loc[0]);
  6154. DP_PRINT_STATS("RU 52: %d", peer->stats.tx.ru_loc[1]);
  6155. DP_PRINT_STATS("RU 106: %d", peer->stats.tx.ru_loc[2]);
  6156. DP_PRINT_STATS("RU 242: %d", peer->stats.tx.ru_loc[3]);
  6157. DP_PRINT_STATS("RU 484: %d", peer->stats.tx.ru_loc[4]);
  6158. DP_PRINT_STATS("RU 996: %d", peer->stats.tx.ru_loc[5]);
  6159. DP_PRINT_STATS("Aggregation:");
  6160. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6161. peer->stats.tx.amsdu_cnt);
  6162. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6163. peer->stats.tx.non_amsdu_cnt);
  6164. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6165. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6166. peer->stats.tx.tx_byte_rate);
  6167. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6168. peer->stats.tx.tx_data_rate);
  6169. DP_PRINT_STATS("Node Rx Stats:");
  6170. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6171. peer->stats.rx.to_stack.num);
  6172. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6173. peer->stats.rx.to_stack.bytes);
  6174. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6175. DP_PRINT_STATS("Ring Id = %d", i);
  6176. DP_PRINT_STATS(" Packets Received = %d",
  6177. peer->stats.rx.rcvd_reo[i].num);
  6178. DP_PRINT_STATS(" Bytes Received = %llu",
  6179. peer->stats.rx.rcvd_reo[i].bytes);
  6180. }
  6181. DP_PRINT_STATS("Multicast Packets Received = %d",
  6182. peer->stats.rx.multicast.num);
  6183. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6184. peer->stats.rx.multicast.bytes);
  6185. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6186. peer->stats.rx.bcast.num);
  6187. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6188. peer->stats.rx.bcast.bytes);
  6189. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6190. peer->stats.rx.intra_bss.pkts.num);
  6191. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6192. peer->stats.rx.intra_bss.pkts.bytes);
  6193. DP_PRINT_STATS("Raw Packets Received = %d",
  6194. peer->stats.rx.raw.num);
  6195. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6196. peer->stats.rx.raw.bytes);
  6197. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6198. peer->stats.rx.err.mic_err);
  6199. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6200. peer->stats.rx.err.decrypt_err);
  6201. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6202. peer->stats.rx.non_ampdu_cnt);
  6203. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6204. peer->stats.rx.ampdu_cnt);
  6205. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6206. peer->stats.rx.non_amsdu_cnt);
  6207. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6208. peer->stats.rx.amsdu_cnt);
  6209. DP_PRINT_STATS("NAWDS : ");
  6210. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6211. peer->stats.rx.nawds_mcast_drop);
  6212. DP_PRINT_STATS("SGI ="
  6213. " 0.8us %d"
  6214. " 0.4us %d"
  6215. " 1.6us %d"
  6216. " 3.2us %d",
  6217. peer->stats.rx.sgi_count[0],
  6218. peer->stats.rx.sgi_count[1],
  6219. peer->stats.rx.sgi_count[2],
  6220. peer->stats.rx.sgi_count[3]);
  6221. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6222. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6223. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6224. DP_PRINT_STATS("Reception Type ="
  6225. " SU %d,"
  6226. " MU_MIMO %d,"
  6227. " MU_OFDMA %d,"
  6228. " MU_OFDMA_MIMO %d",
  6229. peer->stats.rx.reception_type[0],
  6230. peer->stats.rx.reception_type[1],
  6231. peer->stats.rx.reception_type[2],
  6232. peer->stats.rx.reception_type[3]);
  6233. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6234. index = 0;
  6235. for (i = 0; i < SS_COUNT; i++) {
  6236. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6237. " %d", peer->stats.rx.nss[i]);
  6238. }
  6239. DP_PRINT_STATS("NSS(1-8) = %s",
  6240. nss);
  6241. DP_PRINT_STATS("Aggregation:");
  6242. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6243. peer->stats.rx.ampdu_cnt);
  6244. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6245. peer->stats.rx.non_ampdu_cnt);
  6246. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6247. peer->stats.rx.amsdu_cnt);
  6248. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6249. peer->stats.rx.non_amsdu_cnt);
  6250. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6251. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6252. peer->stats.rx.rx_byte_rate);
  6253. DP_PRINT_STATS(" Data received in last sec: %d",
  6254. peer->stats.rx.rx_data_rate);
  6255. }
  6256. /*
  6257. * dp_get_host_peer_stats()- function to print peer stats
  6258. * @pdev_handle: DP_PDEV handle
  6259. * @mac_addr: mac address of the peer
  6260. *
  6261. * Return: void
  6262. */
  6263. static void
  6264. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6265. {
  6266. struct dp_peer *peer;
  6267. uint8_t local_id;
  6268. if (!mac_addr) {
  6269. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6270. "Invalid MAC address\n");
  6271. return;
  6272. }
  6273. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6274. &local_id);
  6275. if (!peer) {
  6276. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6277. "%s: Invalid peer\n", __func__);
  6278. return;
  6279. }
  6280. /* Making sure the peer is for the specific pdev */
  6281. if ((struct dp_pdev *)pdev_handle != peer->vdev->pdev) {
  6282. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6283. "%s: Peer is not for this pdev\n", __func__);
  6284. return;
  6285. }
  6286. dp_print_peer_stats(peer);
  6287. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6288. }
  6289. /**
  6290. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6291. * @soc_handle: Soc handle
  6292. *
  6293. * Return: void
  6294. */
  6295. static void
  6296. dp_print_soc_cfg_params(struct dp_soc *soc)
  6297. {
  6298. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6299. uint8_t index = 0, i = 0;
  6300. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6301. int num_of_int_contexts;
  6302. if (!soc) {
  6303. dp_err("Context is null");
  6304. return;
  6305. }
  6306. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6307. if (!soc_cfg_ctx) {
  6308. dp_err("Context is null");
  6309. return;
  6310. }
  6311. num_of_int_contexts =
  6312. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6313. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6314. soc_cfg_ctx->num_int_ctxts);
  6315. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6316. soc_cfg_ctx->max_clients);
  6317. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6318. soc_cfg_ctx->max_alloc_size);
  6319. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6320. soc_cfg_ctx->per_pdev_tx_ring);
  6321. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6322. soc_cfg_ctx->num_tcl_data_rings);
  6323. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6324. soc_cfg_ctx->per_pdev_rx_ring);
  6325. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6326. soc_cfg_ctx->per_pdev_lmac_ring);
  6327. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6328. soc_cfg_ctx->num_reo_dest_rings);
  6329. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6330. soc_cfg_ctx->num_tx_desc_pool);
  6331. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6332. soc_cfg_ctx->num_tx_ext_desc_pool);
  6333. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6334. soc_cfg_ctx->num_tx_desc);
  6335. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6336. soc_cfg_ctx->num_tx_ext_desc);
  6337. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6338. soc_cfg_ctx->htt_packet_type);
  6339. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6340. soc_cfg_ctx->max_peer_id);
  6341. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6342. soc_cfg_ctx->tx_ring_size);
  6343. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6344. soc_cfg_ctx->tx_comp_ring_size);
  6345. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6346. soc_cfg_ctx->tx_comp_ring_size_nss);
  6347. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6348. soc_cfg_ctx->int_batch_threshold_tx);
  6349. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6350. soc_cfg_ctx->int_timer_threshold_tx);
  6351. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6352. soc_cfg_ctx->int_batch_threshold_rx);
  6353. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6354. soc_cfg_ctx->int_timer_threshold_rx);
  6355. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6356. soc_cfg_ctx->int_batch_threshold_other);
  6357. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6358. soc_cfg_ctx->int_timer_threshold_other);
  6359. for (i = 0; i < num_of_int_contexts; i++) {
  6360. index += qdf_snprint(&ring_mask[index],
  6361. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6362. " %d",
  6363. soc_cfg_ctx->int_tx_ring_mask[i]);
  6364. }
  6365. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6366. num_of_int_contexts, ring_mask);
  6367. index = 0;
  6368. for (i = 0; i < num_of_int_contexts; i++) {
  6369. index += qdf_snprint(&ring_mask[index],
  6370. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6371. " %d",
  6372. soc_cfg_ctx->int_rx_ring_mask[i]);
  6373. }
  6374. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6375. num_of_int_contexts, ring_mask);
  6376. index = 0;
  6377. for (i = 0; i < num_of_int_contexts; i++) {
  6378. index += qdf_snprint(&ring_mask[index],
  6379. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6380. " %d",
  6381. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6382. }
  6383. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6384. num_of_int_contexts, ring_mask);
  6385. index = 0;
  6386. for (i = 0; i < num_of_int_contexts; i++) {
  6387. index += qdf_snprint(&ring_mask[index],
  6388. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6389. " %d",
  6390. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6391. }
  6392. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6393. num_of_int_contexts, ring_mask);
  6394. index = 0;
  6395. for (i = 0; i < num_of_int_contexts; i++) {
  6396. index += qdf_snprint(&ring_mask[index],
  6397. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6398. " %d",
  6399. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6400. }
  6401. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6402. num_of_int_contexts, ring_mask);
  6403. index = 0;
  6404. for (i = 0; i < num_of_int_contexts; i++) {
  6405. index += qdf_snprint(&ring_mask[index],
  6406. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6407. " %d",
  6408. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6409. }
  6410. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6411. num_of_int_contexts, ring_mask);
  6412. index = 0;
  6413. for (i = 0; i < num_of_int_contexts; i++) {
  6414. index += qdf_snprint(&ring_mask[index],
  6415. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6416. " %d",
  6417. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6418. }
  6419. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6420. num_of_int_contexts, ring_mask);
  6421. index = 0;
  6422. for (i = 0; i < num_of_int_contexts; i++) {
  6423. index += qdf_snprint(&ring_mask[index],
  6424. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6425. " %d",
  6426. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6427. }
  6428. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6429. num_of_int_contexts, ring_mask);
  6430. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6431. soc_cfg_ctx->rx_hash);
  6432. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6433. soc_cfg_ctx->tso_enabled);
  6434. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6435. soc_cfg_ctx->lro_enabled);
  6436. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6437. soc_cfg_ctx->sg_enabled);
  6438. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6439. soc_cfg_ctx->gro_enabled);
  6440. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6441. soc_cfg_ctx->rawmode_enabled);
  6442. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6443. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6444. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6445. soc_cfg_ctx->napi_enabled);
  6446. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6447. soc_cfg_ctx->tcp_udp_checksumoffload);
  6448. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6449. soc_cfg_ctx->defrag_timeout_check);
  6450. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6451. soc_cfg_ctx->rx_defrag_min_timeout);
  6452. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6453. soc_cfg_ctx->wbm_release_ring);
  6454. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6455. soc_cfg_ctx->tcl_cmd_ring);
  6456. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6457. soc_cfg_ctx->tcl_status_ring);
  6458. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6459. soc_cfg_ctx->reo_reinject_ring);
  6460. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6461. soc_cfg_ctx->rx_release_ring);
  6462. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6463. soc_cfg_ctx->reo_exception_ring);
  6464. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6465. soc_cfg_ctx->reo_cmd_ring);
  6466. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6467. soc_cfg_ctx->reo_status_ring);
  6468. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6469. soc_cfg_ctx->rxdma_refill_ring);
  6470. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6471. soc_cfg_ctx->rxdma_err_dst_ring);
  6472. }
  6473. /**
  6474. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6475. * @pdev_handle: DP pdev handle
  6476. *
  6477. * Return - void
  6478. */
  6479. static void
  6480. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6481. {
  6482. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6483. if (!pdev) {
  6484. dp_err("Context is null");
  6485. return;
  6486. }
  6487. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6488. if (!pdev_cfg_ctx) {
  6489. dp_err("Context is null");
  6490. return;
  6491. }
  6492. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6493. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6494. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6495. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6496. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6497. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6498. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6499. pdev_cfg_ctx->dma_mon_status_ring_size);
  6500. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6501. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6502. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6503. pdev_cfg_ctx->num_mac_rings);
  6504. }
  6505. /**
  6506. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6507. *
  6508. * Return: None
  6509. */
  6510. static void dp_txrx_stats_help(void)
  6511. {
  6512. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6513. dp_info("stats_option:");
  6514. dp_info(" 1 -- HTT Tx Statistics");
  6515. dp_info(" 2 -- HTT Rx Statistics");
  6516. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6517. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6518. dp_info(" 5 -- HTT Error Statistics");
  6519. dp_info(" 6 -- HTT TQM Statistics");
  6520. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6521. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6522. dp_info(" 9 -- HTT Tx Rate Statistics");
  6523. dp_info(" 10 -- HTT Rx Rate Statistics");
  6524. dp_info(" 11 -- HTT Peer Statistics");
  6525. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6526. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6527. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6528. dp_info(" 15 -- HTT SRNG Statistics");
  6529. dp_info(" 16 -- HTT SFM Info Statistics");
  6530. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6531. dp_info(" 18 -- HTT Peer List Details");
  6532. dp_info(" 20 -- Clear Host Statistics");
  6533. dp_info(" 21 -- Host Rx Rate Statistics");
  6534. dp_info(" 22 -- Host Tx Rate Statistics");
  6535. dp_info(" 23 -- Host Tx Statistics");
  6536. dp_info(" 24 -- Host Rx Statistics");
  6537. dp_info(" 25 -- Host AST Statistics");
  6538. dp_info(" 26 -- Host SRNG PTR Statistics");
  6539. dp_info(" 27 -- Host Mon Statistics");
  6540. dp_info(" 28 -- Host REO Queue Statistics");
  6541. dp_info(" 29 -- Host Soc cfg param Statistics");
  6542. dp_info(" 30 -- Host pdev cfg param Statistics");
  6543. }
  6544. /**
  6545. * dp_print_host_stats()- Function to print the stats aggregated at host
  6546. * @vdev_handle: DP_VDEV handle
  6547. * @type: host stats type
  6548. *
  6549. * Return: 0 on success, print error message in case of failure
  6550. */
  6551. static int
  6552. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6553. struct cdp_txrx_stats_req *req)
  6554. {
  6555. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6556. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6557. enum cdp_host_txrx_stats type =
  6558. dp_stats_mapping_table[req->stats][STATS_HOST];
  6559. dp_aggregate_pdev_stats(pdev);
  6560. switch (type) {
  6561. case TXRX_CLEAR_STATS:
  6562. dp_txrx_host_stats_clr(vdev);
  6563. break;
  6564. case TXRX_RX_RATE_STATS:
  6565. dp_print_rx_rates(vdev);
  6566. break;
  6567. case TXRX_TX_RATE_STATS:
  6568. dp_print_tx_rates(vdev);
  6569. break;
  6570. case TXRX_TX_HOST_STATS:
  6571. dp_print_pdev_tx_stats(pdev);
  6572. dp_print_soc_tx_stats(pdev->soc);
  6573. break;
  6574. case TXRX_RX_HOST_STATS:
  6575. dp_print_pdev_rx_stats(pdev);
  6576. dp_print_soc_rx_stats(pdev->soc);
  6577. break;
  6578. case TXRX_AST_STATS:
  6579. dp_print_ast_stats(pdev->soc);
  6580. dp_print_peer_table(vdev);
  6581. break;
  6582. case TXRX_SRNG_PTR_STATS:
  6583. dp_print_ring_stats(pdev);
  6584. break;
  6585. case TXRX_RX_MON_STATS:
  6586. dp_print_pdev_rx_mon_stats(pdev);
  6587. break;
  6588. case TXRX_REO_QUEUE_STATS:
  6589. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6590. break;
  6591. case TXRX_SOC_CFG_PARAMS:
  6592. dp_print_soc_cfg_params(pdev->soc);
  6593. break;
  6594. case TXRX_PDEV_CFG_PARAMS:
  6595. dp_print_pdev_cfg_params(pdev);
  6596. break;
  6597. default:
  6598. dp_info("Wrong Input For TxRx Host Stats");
  6599. dp_txrx_stats_help();
  6600. break;
  6601. }
  6602. return 0;
  6603. }
  6604. /*
  6605. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6606. * @pdev: DP_PDEV handle
  6607. *
  6608. * Return: void
  6609. */
  6610. static void
  6611. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6612. {
  6613. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6614. int mac_id;
  6615. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  6616. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6617. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6618. pdev->pdev_id);
  6619. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6620. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6621. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6622. }
  6623. }
  6624. /*
  6625. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6626. * @pdev: DP_PDEV handle
  6627. *
  6628. * Return: void
  6629. */
  6630. static void
  6631. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6632. {
  6633. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6634. int mac_id;
  6635. htt_tlv_filter.mpdu_start = 1;
  6636. htt_tlv_filter.msdu_start = 0;
  6637. htt_tlv_filter.packet = 0;
  6638. htt_tlv_filter.msdu_end = 0;
  6639. htt_tlv_filter.mpdu_end = 0;
  6640. htt_tlv_filter.attention = 0;
  6641. htt_tlv_filter.ppdu_start = 1;
  6642. htt_tlv_filter.ppdu_end = 1;
  6643. htt_tlv_filter.ppdu_end_user_stats = 1;
  6644. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6645. htt_tlv_filter.ppdu_end_status_done = 1;
  6646. htt_tlv_filter.enable_fp = 1;
  6647. htt_tlv_filter.enable_md = 0;
  6648. if (pdev->neighbour_peers_added &&
  6649. pdev->soc->hw_nac_monitor_support) {
  6650. htt_tlv_filter.enable_md = 1;
  6651. htt_tlv_filter.packet_header = 1;
  6652. }
  6653. if (pdev->mcopy_mode) {
  6654. htt_tlv_filter.packet_header = 1;
  6655. htt_tlv_filter.enable_mo = 1;
  6656. }
  6657. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6658. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6659. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6660. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6661. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6662. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6663. if (pdev->neighbour_peers_added &&
  6664. pdev->soc->hw_nac_monitor_support)
  6665. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6666. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6667. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6668. pdev->pdev_id);
  6669. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6670. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6671. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6672. }
  6673. }
  6674. /*
  6675. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6676. * modes are enabled or not.
  6677. * @dp_pdev: dp pdev handle.
  6678. *
  6679. * Return: bool
  6680. */
  6681. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6682. {
  6683. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6684. !pdev->mcopy_mode)
  6685. return true;
  6686. else
  6687. return false;
  6688. }
  6689. /*
  6690. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6691. *@pdev_handle: DP_PDEV handle.
  6692. *@val: Provided value.
  6693. *
  6694. *Return: 0 for success. nonzero for failure.
  6695. */
  6696. static QDF_STATUS
  6697. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6698. {
  6699. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6700. switch (val) {
  6701. case CDP_BPR_DISABLE:
  6702. pdev->bpr_enable = CDP_BPR_DISABLE;
  6703. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6704. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6705. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6706. } else if (pdev->enhanced_stats_en &&
  6707. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6708. !pdev->pktlog_ppdu_stats) {
  6709. dp_h2t_cfg_stats_msg_send(pdev,
  6710. DP_PPDU_STATS_CFG_ENH_STATS,
  6711. pdev->pdev_id);
  6712. }
  6713. break;
  6714. case CDP_BPR_ENABLE:
  6715. pdev->bpr_enable = CDP_BPR_ENABLE;
  6716. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6717. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6718. dp_h2t_cfg_stats_msg_send(pdev,
  6719. DP_PPDU_STATS_CFG_BPR,
  6720. pdev->pdev_id);
  6721. } else if (pdev->enhanced_stats_en &&
  6722. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6723. !pdev->pktlog_ppdu_stats) {
  6724. dp_h2t_cfg_stats_msg_send(pdev,
  6725. DP_PPDU_STATS_CFG_BPR_ENH,
  6726. pdev->pdev_id);
  6727. } else if (pdev->pktlog_ppdu_stats) {
  6728. dp_h2t_cfg_stats_msg_send(pdev,
  6729. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6730. pdev->pdev_id);
  6731. }
  6732. break;
  6733. default:
  6734. break;
  6735. }
  6736. return QDF_STATUS_SUCCESS;
  6737. }
  6738. /*
  6739. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6740. * @pdev_handle: DP_PDEV handle
  6741. * @val: user provided value
  6742. *
  6743. * Return: 0 for success. nonzero for failure.
  6744. */
  6745. static QDF_STATUS
  6746. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6747. {
  6748. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6749. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6750. if (pdev->mcopy_mode)
  6751. dp_reset_monitor_mode(pdev_handle);
  6752. switch (val) {
  6753. case 0:
  6754. pdev->tx_sniffer_enable = 0;
  6755. pdev->mcopy_mode = 0;
  6756. pdev->monitor_configured = false;
  6757. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6758. !pdev->bpr_enable) {
  6759. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6760. dp_ppdu_ring_reset(pdev);
  6761. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6762. dp_h2t_cfg_stats_msg_send(pdev,
  6763. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6764. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6765. dp_h2t_cfg_stats_msg_send(pdev,
  6766. DP_PPDU_STATS_CFG_BPR_ENH,
  6767. pdev->pdev_id);
  6768. } else {
  6769. dp_h2t_cfg_stats_msg_send(pdev,
  6770. DP_PPDU_STATS_CFG_BPR,
  6771. pdev->pdev_id);
  6772. }
  6773. break;
  6774. case 1:
  6775. pdev->tx_sniffer_enable = 1;
  6776. pdev->mcopy_mode = 0;
  6777. pdev->monitor_configured = false;
  6778. if (!pdev->pktlog_ppdu_stats)
  6779. dp_h2t_cfg_stats_msg_send(pdev,
  6780. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6781. break;
  6782. case 2:
  6783. if (pdev->monitor_vdev) {
  6784. status = QDF_STATUS_E_RESOURCES;
  6785. break;
  6786. }
  6787. pdev->mcopy_mode = 1;
  6788. dp_pdev_configure_monitor_rings(pdev);
  6789. pdev->monitor_configured = true;
  6790. pdev->tx_sniffer_enable = 0;
  6791. if (!pdev->pktlog_ppdu_stats)
  6792. dp_h2t_cfg_stats_msg_send(pdev,
  6793. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6794. break;
  6795. default:
  6796. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6797. "Invalid value");
  6798. break;
  6799. }
  6800. return status;
  6801. }
  6802. /*
  6803. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6804. * @pdev_handle: DP_PDEV handle
  6805. *
  6806. * Return: void
  6807. */
  6808. static void
  6809. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6810. {
  6811. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6812. if (pdev->enhanced_stats_en == 0)
  6813. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6814. pdev->enhanced_stats_en = 1;
  6815. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6816. !pdev->monitor_vdev)
  6817. dp_ppdu_ring_cfg(pdev);
  6818. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6819. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6820. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6821. dp_h2t_cfg_stats_msg_send(pdev,
  6822. DP_PPDU_STATS_CFG_BPR_ENH,
  6823. pdev->pdev_id);
  6824. }
  6825. }
  6826. /*
  6827. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6828. * @pdev_handle: DP_PDEV handle
  6829. *
  6830. * Return: void
  6831. */
  6832. static void
  6833. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6834. {
  6835. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6836. if (pdev->enhanced_stats_en == 1)
  6837. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6838. pdev->enhanced_stats_en = 0;
  6839. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6840. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6841. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6842. dp_h2t_cfg_stats_msg_send(pdev,
  6843. DP_PPDU_STATS_CFG_BPR,
  6844. pdev->pdev_id);
  6845. }
  6846. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6847. !pdev->monitor_vdev)
  6848. dp_ppdu_ring_reset(pdev);
  6849. }
  6850. /*
  6851. * dp_get_fw_peer_stats()- function to print peer stats
  6852. * @pdev_handle: DP_PDEV handle
  6853. * @mac_addr: mac address of the peer
  6854. * @cap: Type of htt stats requested
  6855. * @is_wait: if set, wait on completion from firmware response
  6856. *
  6857. * Currently Supporting only MAC ID based requests Only
  6858. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6859. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6860. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6861. *
  6862. * Return: void
  6863. */
  6864. static void
  6865. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6866. uint32_t cap, uint32_t is_wait)
  6867. {
  6868. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6869. int i;
  6870. uint32_t config_param0 = 0;
  6871. uint32_t config_param1 = 0;
  6872. uint32_t config_param2 = 0;
  6873. uint32_t config_param3 = 0;
  6874. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6875. config_param0 |= (1 << (cap + 1));
  6876. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6877. config_param1 |= (1 << i);
  6878. }
  6879. config_param2 |= (mac_addr[0] & 0x000000ff);
  6880. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6881. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6882. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6883. config_param3 |= (mac_addr[4] & 0x000000ff);
  6884. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6885. if (is_wait) {
  6886. qdf_event_reset(&pdev->fw_peer_stats_event);
  6887. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6888. config_param0, config_param1,
  6889. config_param2, config_param3,
  6890. 0, 1, 0);
  6891. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  6892. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  6893. } else {
  6894. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6895. config_param0, config_param1,
  6896. config_param2, config_param3,
  6897. 0, 0, 0);
  6898. }
  6899. }
  6900. /* This struct definition will be removed from here
  6901. * once it get added in FW headers*/
  6902. struct httstats_cmd_req {
  6903. uint32_t config_param0;
  6904. uint32_t config_param1;
  6905. uint32_t config_param2;
  6906. uint32_t config_param3;
  6907. int cookie;
  6908. u_int8_t stats_id;
  6909. };
  6910. /*
  6911. * dp_get_htt_stats: function to process the httstas request
  6912. * @pdev_handle: DP pdev handle
  6913. * @data: pointer to request data
  6914. * @data_len: length for request data
  6915. *
  6916. * return: void
  6917. */
  6918. static void
  6919. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6920. {
  6921. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6922. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6923. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6924. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6925. req->config_param0, req->config_param1,
  6926. req->config_param2, req->config_param3,
  6927. req->cookie, 0, 0);
  6928. }
  6929. /*
  6930. * dp_set_pdev_param: function to set parameters in pdev
  6931. * @pdev_handle: DP pdev handle
  6932. * @param: parameter type to be set
  6933. * @val: value of parameter to be set
  6934. *
  6935. * Return: 0 for success. nonzero for failure.
  6936. */
  6937. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6938. enum cdp_pdev_param_type param,
  6939. uint8_t val)
  6940. {
  6941. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6942. switch (param) {
  6943. case CDP_CONFIG_DEBUG_SNIFFER:
  6944. return dp_config_debug_sniffer(pdev_handle, val);
  6945. case CDP_CONFIG_BPR_ENABLE:
  6946. return dp_set_bpr_enable(pdev_handle, val);
  6947. case CDP_CONFIG_PRIMARY_RADIO:
  6948. pdev->is_primary = val;
  6949. break;
  6950. default:
  6951. return QDF_STATUS_E_INVAL;
  6952. }
  6953. return QDF_STATUS_SUCCESS;
  6954. }
  6955. /*
  6956. * dp_get_vdev_param: function to get parameters from vdev
  6957. * @param: parameter type to get value
  6958. *
  6959. * return: void
  6960. */
  6961. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6962. enum cdp_vdev_param_type param)
  6963. {
  6964. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6965. uint32_t val;
  6966. switch (param) {
  6967. case CDP_ENABLE_WDS:
  6968. val = vdev->wds_enabled;
  6969. break;
  6970. case CDP_ENABLE_MEC:
  6971. val = vdev->mec_enabled;
  6972. break;
  6973. case CDP_ENABLE_DA_WAR:
  6974. val = vdev->pdev->soc->da_war_enabled;
  6975. break;
  6976. default:
  6977. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6978. "param value %d is wrong\n",
  6979. param);
  6980. val = -1;
  6981. break;
  6982. }
  6983. return val;
  6984. }
  6985. /*
  6986. * dp_set_vdev_param: function to set parameters in vdev
  6987. * @param: parameter type to be set
  6988. * @val: value of parameter to be set
  6989. *
  6990. * return: void
  6991. */
  6992. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6993. enum cdp_vdev_param_type param, uint32_t val)
  6994. {
  6995. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6996. switch (param) {
  6997. case CDP_ENABLE_WDS:
  6998. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6999. "wds_enable %d for vdev(%p) id(%d)\n",
  7000. val, vdev, vdev->vdev_id);
  7001. vdev->wds_enabled = val;
  7002. break;
  7003. case CDP_ENABLE_MEC:
  7004. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7005. "mec_enable %d for vdev(%p) id(%d)\n",
  7006. val, vdev, vdev->vdev_id);
  7007. vdev->mec_enabled = val;
  7008. break;
  7009. case CDP_ENABLE_DA_WAR:
  7010. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7011. "da_war_enable %d for vdev(%p) id(%d)\n",
  7012. val, vdev, vdev->vdev_id);
  7013. vdev->pdev->soc->da_war_enabled = val;
  7014. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  7015. vdev->pdev->soc));
  7016. break;
  7017. case CDP_ENABLE_NAWDS:
  7018. vdev->nawds_enabled = val;
  7019. break;
  7020. case CDP_ENABLE_MCAST_EN:
  7021. vdev->mcast_enhancement_en = val;
  7022. break;
  7023. case CDP_ENABLE_PROXYSTA:
  7024. vdev->proxysta_vdev = val;
  7025. break;
  7026. case CDP_UPDATE_TDLS_FLAGS:
  7027. vdev->tdls_link_connected = val;
  7028. break;
  7029. case CDP_CFG_WDS_AGING_TIMER:
  7030. if (val == 0)
  7031. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  7032. else if (val != vdev->wds_aging_timer_val)
  7033. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  7034. vdev->wds_aging_timer_val = val;
  7035. break;
  7036. case CDP_ENABLE_AP_BRIDGE:
  7037. if (wlan_op_mode_sta != vdev->opmode)
  7038. vdev->ap_bridge_enabled = val;
  7039. else
  7040. vdev->ap_bridge_enabled = false;
  7041. break;
  7042. case CDP_ENABLE_CIPHER:
  7043. vdev->sec_type = val;
  7044. break;
  7045. case CDP_ENABLE_QWRAP_ISOLATION:
  7046. vdev->isolation_vdev = val;
  7047. break;
  7048. default:
  7049. break;
  7050. }
  7051. dp_tx_vdev_update_search_flags(vdev);
  7052. }
  7053. /**
  7054. * dp_peer_set_nawds: set nawds bit in peer
  7055. * @peer_handle: pointer to peer
  7056. * @value: enable/disable nawds
  7057. *
  7058. * return: void
  7059. */
  7060. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  7061. {
  7062. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7063. peer->nawds_enabled = value;
  7064. }
  7065. /*
  7066. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  7067. * @vdev_handle: DP_VDEV handle
  7068. * @map_id:ID of map that needs to be updated
  7069. *
  7070. * Return: void
  7071. */
  7072. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  7073. uint8_t map_id)
  7074. {
  7075. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7076. vdev->dscp_tid_map_id = map_id;
  7077. return;
  7078. }
  7079. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  7080. * @peer_handle: DP pdev handle
  7081. *
  7082. * return : cdp_pdev_stats pointer
  7083. */
  7084. static struct cdp_pdev_stats*
  7085. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  7086. {
  7087. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7088. dp_aggregate_pdev_stats(pdev);
  7089. return &pdev->stats;
  7090. }
  7091. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  7092. * @peer_handle: DP_PEER handle
  7093. *
  7094. * return : cdp_peer_stats pointer
  7095. */
  7096. static struct cdp_peer_stats*
  7097. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  7098. {
  7099. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7100. qdf_assert(peer);
  7101. return &peer->stats;
  7102. }
  7103. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  7104. * @peer_handle: DP_PEER handle
  7105. *
  7106. * return : void
  7107. */
  7108. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  7109. {
  7110. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7111. qdf_assert(peer);
  7112. qdf_mem_zero(&peer->stats, sizeof(peer->stats));
  7113. }
  7114. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  7115. * @vdev_handle: DP_VDEV handle
  7116. * @buf: buffer for vdev stats
  7117. *
  7118. * return : int
  7119. */
  7120. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  7121. bool is_aggregate)
  7122. {
  7123. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7124. struct cdp_vdev_stats *vdev_stats;
  7125. struct dp_pdev *pdev;
  7126. struct dp_soc *soc;
  7127. if (!vdev)
  7128. return 1;
  7129. pdev = vdev->pdev;
  7130. if (!pdev)
  7131. return 1;
  7132. soc = pdev->soc;
  7133. vdev_stats = (struct cdp_vdev_stats *)buf;
  7134. if (is_aggregate) {
  7135. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7136. dp_aggregate_vdev_stats(vdev, buf);
  7137. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7138. } else {
  7139. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  7140. }
  7141. return 0;
  7142. }
  7143. /*
  7144. * dp_get_total_per(): get total per
  7145. * @pdev_handle: DP_PDEV handle
  7146. *
  7147. * Return: % error rate using retries per packet and success packets
  7148. */
  7149. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  7150. {
  7151. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7152. dp_aggregate_pdev_stats(pdev);
  7153. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  7154. return 0;
  7155. return ((pdev->stats.tx.retries * 100) /
  7156. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  7157. }
  7158. /*
  7159. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  7160. * @pdev_handle: DP_PDEV handle
  7161. * @buf: to hold pdev_stats
  7162. *
  7163. * Return: int
  7164. */
  7165. static int
  7166. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  7167. {
  7168. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7169. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  7170. struct cdp_txrx_stats_req req = {0,};
  7171. dp_aggregate_pdev_stats(pdev);
  7172. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7173. req.cookie_val = 1;
  7174. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7175. req.param1, req.param2, req.param3, 0,
  7176. req.cookie_val, 0);
  7177. msleep(DP_MAX_SLEEP_TIME);
  7178. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7179. req.cookie_val = 1;
  7180. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7181. req.param1, req.param2, req.param3, 0,
  7182. req.cookie_val, 0);
  7183. msleep(DP_MAX_SLEEP_TIME);
  7184. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7185. return TXRX_STATS_LEVEL;
  7186. }
  7187. /**
  7188. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7189. * @pdev: DP_PDEV handle
  7190. * @map_id: ID of map that needs to be updated
  7191. * @tos: index value in map
  7192. * @tid: tid value passed by the user
  7193. *
  7194. * Return: void
  7195. */
  7196. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7197. uint8_t map_id, uint8_t tos, uint8_t tid)
  7198. {
  7199. uint8_t dscp;
  7200. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7201. struct dp_soc *soc = pdev->soc;
  7202. if (!soc)
  7203. return;
  7204. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7205. pdev->dscp_tid_map[map_id][dscp] = tid;
  7206. if (map_id < soc->num_hw_dscp_tid_map)
  7207. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7208. map_id, dscp);
  7209. return;
  7210. }
  7211. /**
  7212. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7213. * @pdev_handle: pdev handle
  7214. * @val: hmmc-dscp flag value
  7215. *
  7216. * Return: void
  7217. */
  7218. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7219. bool val)
  7220. {
  7221. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7222. pdev->hmmc_tid_override_en = val;
  7223. }
  7224. /**
  7225. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7226. * @pdev_handle: pdev handle
  7227. * @tid: tid value
  7228. *
  7229. * Return: void
  7230. */
  7231. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7232. uint8_t tid)
  7233. {
  7234. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7235. pdev->hmmc_tid = tid;
  7236. }
  7237. /**
  7238. * dp_fw_stats_process(): Process TxRX FW stats request
  7239. * @vdev_handle: DP VDEV handle
  7240. * @req: stats request
  7241. *
  7242. * return: int
  7243. */
  7244. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7245. struct cdp_txrx_stats_req *req)
  7246. {
  7247. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7248. struct dp_pdev *pdev = NULL;
  7249. uint32_t stats = req->stats;
  7250. uint8_t mac_id = req->mac_id;
  7251. if (!vdev) {
  7252. DP_TRACE(NONE, "VDEV not found");
  7253. return 1;
  7254. }
  7255. pdev = vdev->pdev;
  7256. /*
  7257. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7258. * from param0 to param3 according to below rule:
  7259. *
  7260. * PARAM:
  7261. * - config_param0 : start_offset (stats type)
  7262. * - config_param1 : stats bmask from start offset
  7263. * - config_param2 : stats bmask from start offset + 32
  7264. * - config_param3 : stats bmask from start offset + 64
  7265. */
  7266. if (req->stats == CDP_TXRX_STATS_0) {
  7267. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7268. req->param1 = 0xFFFFFFFF;
  7269. req->param2 = 0xFFFFFFFF;
  7270. req->param3 = 0xFFFFFFFF;
  7271. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7272. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7273. }
  7274. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7275. req->param1, req->param2, req->param3,
  7276. 0, 0, mac_id);
  7277. }
  7278. /**
  7279. * dp_txrx_stats_request - function to map to firmware and host stats
  7280. * @vdev: virtual handle
  7281. * @req: stats request
  7282. *
  7283. * Return: QDF_STATUS
  7284. */
  7285. static
  7286. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7287. struct cdp_txrx_stats_req *req)
  7288. {
  7289. int host_stats;
  7290. int fw_stats;
  7291. enum cdp_stats stats;
  7292. int num_stats;
  7293. if (!vdev || !req) {
  7294. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7295. "Invalid vdev/req instance");
  7296. return QDF_STATUS_E_INVAL;
  7297. }
  7298. stats = req->stats;
  7299. if (stats >= CDP_TXRX_MAX_STATS)
  7300. return QDF_STATUS_E_INVAL;
  7301. /*
  7302. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7303. * has to be updated if new FW HTT stats added
  7304. */
  7305. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7306. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7307. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7308. if (stats >= num_stats) {
  7309. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7310. "%s: Invalid stats option: %d", __func__, stats);
  7311. return QDF_STATUS_E_INVAL;
  7312. }
  7313. req->stats = stats;
  7314. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7315. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7316. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7317. "stats: %u fw_stats_type: %d host_stats: %d",
  7318. stats, fw_stats, host_stats);
  7319. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7320. /* update request with FW stats type */
  7321. req->stats = fw_stats;
  7322. return dp_fw_stats_process(vdev, req);
  7323. }
  7324. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7325. (host_stats <= TXRX_HOST_STATS_MAX))
  7326. return dp_print_host_stats(vdev, req);
  7327. else
  7328. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7329. "Wrong Input for TxRx Stats");
  7330. return QDF_STATUS_SUCCESS;
  7331. }
  7332. /*
  7333. * dp_print_napi_stats(): NAPI stats
  7334. * @soc - soc handle
  7335. */
  7336. static void dp_print_napi_stats(struct dp_soc *soc)
  7337. {
  7338. hif_print_napi_stats(soc->hif_handle);
  7339. }
  7340. /*
  7341. * dp_print_per_ring_stats(): Packet count per ring
  7342. * @soc - soc handle
  7343. */
  7344. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7345. {
  7346. uint8_t ring;
  7347. uint16_t core;
  7348. uint64_t total_packets;
  7349. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7350. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7351. total_packets = 0;
  7352. DP_TRACE_STATS(INFO_HIGH,
  7353. "Packets on ring %u:", ring);
  7354. for (core = 0; core < NR_CPUS; core++) {
  7355. DP_TRACE_STATS(INFO_HIGH,
  7356. "Packets arriving on core %u: %llu",
  7357. core,
  7358. soc->stats.rx.ring_packets[core][ring]);
  7359. total_packets += soc->stats.rx.ring_packets[core][ring];
  7360. }
  7361. DP_TRACE_STATS(INFO_HIGH,
  7362. "Total packets on ring %u: %llu",
  7363. ring, total_packets);
  7364. }
  7365. }
  7366. /*
  7367. * dp_txrx_path_stats() - Function to display dump stats
  7368. * @soc - soc handle
  7369. *
  7370. * return: none
  7371. */
  7372. static void dp_txrx_path_stats(struct dp_soc *soc)
  7373. {
  7374. uint8_t error_code;
  7375. uint8_t loop_pdev;
  7376. struct dp_pdev *pdev;
  7377. uint8_t i;
  7378. if (!soc) {
  7379. DP_TRACE(ERROR, "%s: Invalid access",
  7380. __func__);
  7381. return;
  7382. }
  7383. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7384. pdev = soc->pdev_list[loop_pdev];
  7385. dp_aggregate_pdev_stats(pdev);
  7386. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7387. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7388. pdev->stats.tx_i.rcvd.num,
  7389. pdev->stats.tx_i.rcvd.bytes);
  7390. DP_TRACE_STATS(INFO_HIGH,
  7391. "processed from host: %u msdus (%llu bytes)",
  7392. pdev->stats.tx_i.processed.num,
  7393. pdev->stats.tx_i.processed.bytes);
  7394. DP_TRACE_STATS(INFO_HIGH,
  7395. "successfully transmitted: %u msdus (%llu bytes)",
  7396. pdev->stats.tx.tx_success.num,
  7397. pdev->stats.tx.tx_success.bytes);
  7398. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7399. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7400. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7401. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7402. pdev->stats.tx_i.dropped.desc_na.num);
  7403. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7404. pdev->stats.tx_i.dropped.ring_full);
  7405. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7406. pdev->stats.tx_i.dropped.enqueue_fail);
  7407. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7408. pdev->stats.tx_i.dropped.dma_error);
  7409. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7410. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7411. pdev->stats.tx.tx_failed);
  7412. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7413. pdev->stats.tx.dropped.age_out);
  7414. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7415. pdev->stats.tx.dropped.fw_rem.num);
  7416. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7417. pdev->stats.tx.dropped.fw_rem.bytes);
  7418. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7419. pdev->stats.tx.dropped.fw_rem_tx);
  7420. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7421. pdev->stats.tx.dropped.fw_rem_notx);
  7422. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on tx path: %u",
  7423. pdev->soc->stats.tx.tx_invalid_peer.num);
  7424. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7425. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7426. pdev->stats.tx_comp_histogram.pkts_1);
  7427. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7428. pdev->stats.tx_comp_histogram.pkts_2_20);
  7429. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7430. pdev->stats.tx_comp_histogram.pkts_21_40);
  7431. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7432. pdev->stats.tx_comp_histogram.pkts_41_60);
  7433. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7434. pdev->stats.tx_comp_histogram.pkts_61_80);
  7435. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7436. pdev->stats.tx_comp_histogram.pkts_81_100);
  7437. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7438. pdev->stats.tx_comp_histogram.pkts_101_200);
  7439. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7440. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7441. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7442. DP_TRACE_STATS(INFO_HIGH,
  7443. "delivered %u msdus ( %llu bytes),",
  7444. pdev->stats.rx.to_stack.num,
  7445. pdev->stats.rx.to_stack.bytes);
  7446. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7447. DP_TRACE_STATS(INFO_HIGH,
  7448. "received on reo[%d] %u msdus( %llu bytes),",
  7449. i, pdev->stats.rx.rcvd_reo[i].num,
  7450. pdev->stats.rx.rcvd_reo[i].bytes);
  7451. DP_TRACE_STATS(INFO_HIGH,
  7452. "intra-bss packets %u msdus ( %llu bytes),",
  7453. pdev->stats.rx.intra_bss.pkts.num,
  7454. pdev->stats.rx.intra_bss.pkts.bytes);
  7455. DP_TRACE_STATS(INFO_HIGH,
  7456. "intra-bss fails %u msdus ( %llu bytes),",
  7457. pdev->stats.rx.intra_bss.fail.num,
  7458. pdev->stats.rx.intra_bss.fail.bytes);
  7459. DP_TRACE_STATS(INFO_HIGH,
  7460. "raw packets %u msdus ( %llu bytes),",
  7461. pdev->stats.rx.raw.num,
  7462. pdev->stats.rx.raw.bytes);
  7463. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7464. pdev->stats.rx.err.mic_err);
  7465. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on rx path: %u",
  7466. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7467. DP_TRACE_STATS(INFO_HIGH, "sw_peer_id invalid %u",
  7468. pdev->soc->stats.rx.err.rx_invalid_peer_id.num);
  7469. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7470. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7471. pdev->soc->stats.rx.err.invalid_rbm);
  7472. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7473. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7474. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7475. error_code++) {
  7476. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7477. continue;
  7478. DP_TRACE_STATS(INFO_HIGH,
  7479. "Reo error number (%u): %u msdus",
  7480. error_code,
  7481. pdev->soc->stats.rx.err
  7482. .reo_error[error_code]);
  7483. }
  7484. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7485. error_code++) {
  7486. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7487. continue;
  7488. DP_TRACE_STATS(INFO_HIGH,
  7489. "Rxdma error number (%u): %u msdus",
  7490. error_code,
  7491. pdev->soc->stats.rx.err
  7492. .rxdma_error[error_code]);
  7493. }
  7494. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7495. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7496. pdev->stats.rx_ind_histogram.pkts_1);
  7497. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7498. pdev->stats.rx_ind_histogram.pkts_2_20);
  7499. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7500. pdev->stats.rx_ind_histogram.pkts_21_40);
  7501. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7502. pdev->stats.rx_ind_histogram.pkts_41_60);
  7503. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7504. pdev->stats.rx_ind_histogram.pkts_61_80);
  7505. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7506. pdev->stats.rx_ind_histogram.pkts_81_100);
  7507. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7508. pdev->stats.rx_ind_histogram.pkts_101_200);
  7509. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7510. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7511. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7512. __func__,
  7513. pdev->soc->wlan_cfg_ctx
  7514. ->tso_enabled,
  7515. pdev->soc->wlan_cfg_ctx
  7516. ->lro_enabled,
  7517. pdev->soc->wlan_cfg_ctx
  7518. ->rx_hash,
  7519. pdev->soc->wlan_cfg_ctx
  7520. ->napi_enabled);
  7521. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7522. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7523. __func__,
  7524. pdev->soc->wlan_cfg_ctx
  7525. ->tx_flow_stop_queue_threshold,
  7526. pdev->soc->wlan_cfg_ctx
  7527. ->tx_flow_start_queue_offset);
  7528. #endif
  7529. }
  7530. }
  7531. /*
  7532. * dp_txrx_dump_stats() - Dump statistics
  7533. * @value - Statistics option
  7534. */
  7535. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7536. enum qdf_stats_verbosity_level level)
  7537. {
  7538. struct dp_soc *soc =
  7539. (struct dp_soc *)psoc;
  7540. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7541. if (!soc) {
  7542. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7543. "%s: soc is NULL", __func__);
  7544. return QDF_STATUS_E_INVAL;
  7545. }
  7546. switch (value) {
  7547. case CDP_TXRX_PATH_STATS:
  7548. dp_txrx_path_stats(soc);
  7549. break;
  7550. case CDP_RX_RING_STATS:
  7551. dp_print_per_ring_stats(soc);
  7552. break;
  7553. case CDP_TXRX_TSO_STATS:
  7554. /* TODO: NOT IMPLEMENTED */
  7555. break;
  7556. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7557. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7558. break;
  7559. case CDP_DP_NAPI_STATS:
  7560. dp_print_napi_stats(soc);
  7561. break;
  7562. case CDP_TXRX_DESC_STATS:
  7563. /* TODO: NOT IMPLEMENTED */
  7564. break;
  7565. default:
  7566. status = QDF_STATUS_E_INVAL;
  7567. break;
  7568. }
  7569. return status;
  7570. }
  7571. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7572. /**
  7573. * dp_update_flow_control_parameters() - API to store datapath
  7574. * config parameters
  7575. * @soc: soc handle
  7576. * @cfg: ini parameter handle
  7577. *
  7578. * Return: void
  7579. */
  7580. static inline
  7581. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7582. struct cdp_config_params *params)
  7583. {
  7584. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7585. params->tx_flow_stop_queue_threshold;
  7586. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7587. params->tx_flow_start_queue_offset;
  7588. }
  7589. #else
  7590. static inline
  7591. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7592. struct cdp_config_params *params)
  7593. {
  7594. }
  7595. #endif
  7596. /**
  7597. * dp_update_config_parameters() - API to store datapath
  7598. * config parameters
  7599. * @soc: soc handle
  7600. * @cfg: ini parameter handle
  7601. *
  7602. * Return: status
  7603. */
  7604. static
  7605. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7606. struct cdp_config_params *params)
  7607. {
  7608. struct dp_soc *soc = (struct dp_soc *)psoc;
  7609. if (!(soc)) {
  7610. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7611. "%s: Invalid handle", __func__);
  7612. return QDF_STATUS_E_INVAL;
  7613. }
  7614. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7615. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7616. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7617. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7618. params->tcp_udp_checksumoffload;
  7619. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7620. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7621. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7622. dp_update_flow_control_parameters(soc, params);
  7623. return QDF_STATUS_SUCCESS;
  7624. }
  7625. /**
  7626. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7627. * config parameters
  7628. * @vdev_handle - datapath vdev handle
  7629. * @cfg: ini parameter handle
  7630. *
  7631. * Return: status
  7632. */
  7633. #ifdef WDS_VENDOR_EXTENSION
  7634. void
  7635. dp_txrx_set_wds_rx_policy(
  7636. struct cdp_vdev *vdev_handle,
  7637. u_int32_t val)
  7638. {
  7639. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7640. struct dp_peer *peer;
  7641. if (vdev->opmode == wlan_op_mode_ap) {
  7642. /* for ap, set it on bss_peer */
  7643. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7644. if (peer->bss_peer) {
  7645. peer->wds_ecm.wds_rx_filter = 1;
  7646. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7647. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7648. break;
  7649. }
  7650. }
  7651. } else if (vdev->opmode == wlan_op_mode_sta) {
  7652. peer = TAILQ_FIRST(&vdev->peer_list);
  7653. peer->wds_ecm.wds_rx_filter = 1;
  7654. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7655. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7656. }
  7657. }
  7658. /**
  7659. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7660. *
  7661. * @peer_handle - datapath peer handle
  7662. * @wds_tx_ucast: policy for unicast transmission
  7663. * @wds_tx_mcast: policy for multicast transmission
  7664. *
  7665. * Return: void
  7666. */
  7667. void
  7668. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7669. int wds_tx_ucast, int wds_tx_mcast)
  7670. {
  7671. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7672. if (wds_tx_ucast || wds_tx_mcast) {
  7673. peer->wds_enabled = 1;
  7674. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7675. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7676. } else {
  7677. peer->wds_enabled = 0;
  7678. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7679. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7680. }
  7681. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7682. FL("Policy Update set to :\
  7683. peer->wds_enabled %d\
  7684. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7685. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7686. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7687. peer->wds_ecm.wds_tx_mcast_4addr);
  7688. return;
  7689. }
  7690. #endif
  7691. static struct cdp_wds_ops dp_ops_wds = {
  7692. .vdev_set_wds = dp_vdev_set_wds,
  7693. #ifdef WDS_VENDOR_EXTENSION
  7694. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7695. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7696. #endif
  7697. };
  7698. /*
  7699. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7700. * @vdev_handle - datapath vdev handle
  7701. * @callback - callback function
  7702. * @ctxt: callback context
  7703. *
  7704. */
  7705. static void
  7706. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7707. ol_txrx_data_tx_cb callback, void *ctxt)
  7708. {
  7709. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7710. vdev->tx_non_std_data_callback.func = callback;
  7711. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7712. }
  7713. /**
  7714. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7715. * @pdev_hdl: datapath pdev handle
  7716. *
  7717. * Return: opaque pointer to dp txrx handle
  7718. */
  7719. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7720. {
  7721. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7722. return pdev->dp_txrx_handle;
  7723. }
  7724. /**
  7725. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7726. * @pdev_hdl: datapath pdev handle
  7727. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7728. *
  7729. * Return: void
  7730. */
  7731. static void
  7732. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7733. {
  7734. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7735. pdev->dp_txrx_handle = dp_txrx_hdl;
  7736. }
  7737. /**
  7738. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7739. * @soc_handle: datapath soc handle
  7740. *
  7741. * Return: opaque pointer to external dp (non-core DP)
  7742. */
  7743. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7744. {
  7745. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7746. return soc->external_txrx_handle;
  7747. }
  7748. /**
  7749. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7750. * @soc_handle: datapath soc handle
  7751. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7752. *
  7753. * Return: void
  7754. */
  7755. static void
  7756. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7757. {
  7758. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7759. soc->external_txrx_handle = txrx_handle;
  7760. }
  7761. /**
  7762. * dp_get_cfg_capabilities() - get dp capabilities
  7763. * @soc_handle: datapath soc handle
  7764. * @dp_caps: enum for dp capabilities
  7765. *
  7766. * Return: bool to determine if dp caps is enabled
  7767. */
  7768. static bool
  7769. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7770. enum cdp_capabilities dp_caps)
  7771. {
  7772. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7773. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7774. }
  7775. #ifdef FEATURE_AST
  7776. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7777. {
  7778. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7779. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7780. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7781. /*
  7782. * For BSS peer, new peer is not created on alloc_node if the
  7783. * peer with same address already exists , instead refcnt is
  7784. * increased for existing peer. Correspondingly in delete path,
  7785. * only refcnt is decreased; and peer is only deleted , when all
  7786. * references are deleted. So delete_in_progress should not be set
  7787. * for bss_peer, unless only 2 reference remains (peer map reference
  7788. * and peer hash table reference).
  7789. */
  7790. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7791. return;
  7792. }
  7793. qdf_spin_lock_bh(&soc->ast_lock);
  7794. peer->delete_in_progress = true;
  7795. dp_peer_delete_ast_entries(soc, peer);
  7796. qdf_spin_unlock_bh(&soc->ast_lock);
  7797. }
  7798. #endif
  7799. #ifdef ATH_SUPPORT_NAC_RSSI
  7800. /**
  7801. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7802. * @vdev_hdl: DP vdev handle
  7803. * @rssi: rssi value
  7804. *
  7805. * Return: 0 for success. nonzero for failure.
  7806. */
  7807. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7808. char *mac_addr,
  7809. uint8_t *rssi)
  7810. {
  7811. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7812. struct dp_pdev *pdev = vdev->pdev;
  7813. struct dp_neighbour_peer *peer = NULL;
  7814. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7815. *rssi = 0;
  7816. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7817. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7818. neighbour_peer_list_elem) {
  7819. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7820. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7821. *rssi = peer->rssi;
  7822. status = QDF_STATUS_SUCCESS;
  7823. break;
  7824. }
  7825. }
  7826. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7827. return status;
  7828. }
  7829. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7830. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7831. uint8_t chan_num)
  7832. {
  7833. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7834. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7835. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7836. pdev->nac_rssi_filtering = 1;
  7837. /* Store address of NAC (neighbour peer) which will be checked
  7838. * against TA of received packets.
  7839. */
  7840. if (cmd == CDP_NAC_PARAM_ADD) {
  7841. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7842. client_macaddr);
  7843. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7844. dp_update_filter_neighbour_peers(vdev_handle,
  7845. DP_NAC_PARAM_DEL,
  7846. client_macaddr);
  7847. }
  7848. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7849. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7850. ((void *)vdev->pdev->ctrl_pdev,
  7851. vdev->vdev_id, cmd, bssid);
  7852. return QDF_STATUS_SUCCESS;
  7853. }
  7854. #endif
  7855. /**
  7856. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7857. * for pktlog
  7858. * @txrx_pdev_handle: cdp_pdev handle
  7859. * @enb_dsb: Enable or disable peer based filtering
  7860. *
  7861. * Return: QDF_STATUS
  7862. */
  7863. static int
  7864. dp_enable_peer_based_pktlog(
  7865. struct cdp_pdev *txrx_pdev_handle,
  7866. char *mac_addr, uint8_t enb_dsb)
  7867. {
  7868. struct dp_peer *peer;
  7869. uint8_t local_id;
  7870. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7871. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7872. mac_addr, &local_id);
  7873. if (!peer) {
  7874. dp_err("Invalid Peer");
  7875. return QDF_STATUS_E_FAILURE;
  7876. }
  7877. peer->peer_based_pktlog_filter = enb_dsb;
  7878. pdev->dp_peer_based_pktlog = enb_dsb;
  7879. return QDF_STATUS_SUCCESS;
  7880. }
  7881. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7882. uint32_t max_peers,
  7883. uint32_t max_ast_index,
  7884. bool peer_map_unmap_v2)
  7885. {
  7886. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7887. soc->max_peers = max_peers;
  7888. qdf_print ("%s max_peers %u, max_ast_index: %u\n",
  7889. __func__, max_peers, max_ast_index);
  7890. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  7891. if (dp_peer_find_attach(soc))
  7892. return QDF_STATUS_E_FAILURE;
  7893. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7894. return QDF_STATUS_SUCCESS;
  7895. }
  7896. /**
  7897. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7898. * @dp_pdev: dp pdev handle
  7899. * @ctrl_pdev: UMAC ctrl pdev handle
  7900. *
  7901. * Return: void
  7902. */
  7903. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7904. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7905. {
  7906. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7907. pdev->ctrl_pdev = ctrl_pdev;
  7908. }
  7909. /*
  7910. * dp_get_cfg() - get dp cfg
  7911. * @soc: cdp soc handle
  7912. * @cfg: cfg enum
  7913. *
  7914. * Return: cfg value
  7915. */
  7916. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7917. {
  7918. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7919. uint32_t value = 0;
  7920. switch (cfg) {
  7921. case cfg_dp_enable_data_stall:
  7922. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7923. break;
  7924. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7925. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7926. break;
  7927. case cfg_dp_tso_enable:
  7928. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7929. break;
  7930. case cfg_dp_lro_enable:
  7931. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7932. break;
  7933. case cfg_dp_gro_enable:
  7934. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7935. break;
  7936. case cfg_dp_tx_flow_start_queue_offset:
  7937. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7938. break;
  7939. case cfg_dp_tx_flow_stop_queue_threshold:
  7940. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7941. break;
  7942. case cfg_dp_disable_intra_bss_fwd:
  7943. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7944. break;
  7945. default:
  7946. value = 0;
  7947. }
  7948. return value;
  7949. }
  7950. static struct cdp_cmn_ops dp_ops_cmn = {
  7951. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7952. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7953. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7954. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7955. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7956. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  7957. .txrx_peer_create = dp_peer_create_wifi3,
  7958. .txrx_peer_setup = dp_peer_setup_wifi3,
  7959. #ifdef FEATURE_AST
  7960. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7961. #else
  7962. .txrx_peer_teardown = NULL,
  7963. #endif
  7964. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7965. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7966. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  7967. .txrx_peer_get_ast_info_by_pdev =
  7968. dp_peer_get_ast_info_by_pdevid_wifi3,
  7969. .txrx_peer_ast_delete_by_soc =
  7970. dp_peer_ast_entry_del_by_soc,
  7971. .txrx_peer_ast_delete_by_pdev =
  7972. dp_peer_ast_entry_del_by_pdev,
  7973. .txrx_peer_delete = dp_peer_delete_wifi3,
  7974. .txrx_vdev_register = dp_vdev_register_wifi3,
  7975. .txrx_vdev_flush_peers = dp_vdev_flush_peers,
  7976. .txrx_soc_detach = dp_soc_detach_wifi3,
  7977. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  7978. .txrx_soc_init = dp_soc_init_wifi3,
  7979. .txrx_tso_soc_attach = dp_tso_soc_attach,
  7980. .txrx_tso_soc_detach = dp_tso_soc_detach,
  7981. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7982. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7983. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7984. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7985. .txrx_ath_getstats = dp_get_device_stats,
  7986. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7987. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7988. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7989. .delba_process = dp_delba_process_wifi3,
  7990. .set_addba_response = dp_set_addba_response,
  7991. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7992. .flush_cache_rx_queue = NULL,
  7993. /* TODO: get API's for dscp-tid need to be added*/
  7994. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7995. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7996. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7997. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7998. .txrx_get_total_per = dp_get_total_per,
  7999. .txrx_stats_request = dp_txrx_stats_request,
  8000. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  8001. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  8002. .txrx_get_vow_config_frm_pdev = NULL,
  8003. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  8004. .txrx_set_nac = dp_set_nac,
  8005. .txrx_get_tx_pending = dp_get_tx_pending,
  8006. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  8007. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  8008. .display_stats = dp_txrx_dump_stats,
  8009. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  8010. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  8011. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  8012. .txrx_intr_detach = dp_soc_interrupt_detach,
  8013. .set_pn_check = dp_set_pn_check_wifi3,
  8014. .update_config_parameters = dp_update_config_parameters,
  8015. /* TODO: Add other functions */
  8016. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  8017. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  8018. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  8019. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  8020. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  8021. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  8022. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  8023. .tx_send = dp_tx_send,
  8024. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  8025. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  8026. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  8027. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  8028. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  8029. .txrx_get_os_rx_handles_from_vdev =
  8030. dp_get_os_rx_handles_from_vdev_wifi3,
  8031. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  8032. .get_dp_capabilities = dp_get_cfg_capabilities,
  8033. .txrx_get_cfg = dp_get_cfg,
  8034. };
  8035. static struct cdp_ctrl_ops dp_ops_ctrl = {
  8036. .txrx_peer_authorize = dp_peer_authorize,
  8037. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  8038. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  8039. #ifdef MESH_MODE_SUPPORT
  8040. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  8041. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  8042. #endif
  8043. .txrx_set_vdev_param = dp_set_vdev_param,
  8044. .txrx_peer_set_nawds = dp_peer_set_nawds,
  8045. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  8046. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  8047. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  8048. .txrx_update_filter_neighbour_peers =
  8049. dp_update_filter_neighbour_peers,
  8050. .txrx_get_sec_type = dp_get_sec_type,
  8051. /* TODO: Add other functions */
  8052. .txrx_wdi_event_sub = dp_wdi_event_sub,
  8053. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  8054. #ifdef WDI_EVENT_ENABLE
  8055. .txrx_get_pldev = dp_get_pldev,
  8056. #endif
  8057. .txrx_set_pdev_param = dp_set_pdev_param,
  8058. #ifdef ATH_SUPPORT_NAC_RSSI
  8059. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  8060. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  8061. #endif
  8062. .set_key = dp_set_michael_key,
  8063. .txrx_get_vdev_param = dp_get_vdev_param,
  8064. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  8065. };
  8066. static struct cdp_me_ops dp_ops_me = {
  8067. #ifdef ATH_SUPPORT_IQUE
  8068. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  8069. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  8070. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  8071. #endif
  8072. };
  8073. static struct cdp_mon_ops dp_ops_mon = {
  8074. .txrx_monitor_set_filter_ucast_data = NULL,
  8075. .txrx_monitor_set_filter_mcast_data = NULL,
  8076. .txrx_monitor_set_filter_non_data = NULL,
  8077. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  8078. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  8079. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  8080. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  8081. /* Added support for HK advance filter */
  8082. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  8083. };
  8084. static struct cdp_host_stats_ops dp_ops_host_stats = {
  8085. .txrx_per_peer_stats = dp_get_host_peer_stats,
  8086. .get_fw_peer_stats = dp_get_fw_peer_stats,
  8087. .get_htt_stats = dp_get_htt_stats,
  8088. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  8089. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  8090. .txrx_stats_publish = dp_txrx_stats_publish,
  8091. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  8092. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  8093. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  8094. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  8095. /* TODO */
  8096. };
  8097. static struct cdp_raw_ops dp_ops_raw = {
  8098. /* TODO */
  8099. };
  8100. #ifdef CONFIG_WIN
  8101. static struct cdp_pflow_ops dp_ops_pflow = {
  8102. /* TODO */
  8103. };
  8104. #endif /* CONFIG_WIN */
  8105. #ifdef FEATURE_RUNTIME_PM
  8106. /**
  8107. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8108. * @opaque_pdev: DP pdev context
  8109. *
  8110. * DP is ready to runtime suspend if there are no pending TX packets.
  8111. *
  8112. * Return: QDF_STATUS
  8113. */
  8114. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8115. {
  8116. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8117. struct dp_soc *soc = pdev->soc;
  8118. /* Abort if there are any pending TX packets */
  8119. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8121. FL("Abort suspend due to pending TX packets"));
  8122. return QDF_STATUS_E_AGAIN;
  8123. }
  8124. if (soc->intr_mode == DP_INTR_POLL)
  8125. qdf_timer_stop(&soc->int_timer);
  8126. return QDF_STATUS_SUCCESS;
  8127. }
  8128. /**
  8129. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8130. * @opaque_pdev: DP pdev context
  8131. *
  8132. * Resume DP for runtime PM.
  8133. *
  8134. * Return: QDF_STATUS
  8135. */
  8136. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8137. {
  8138. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8139. struct dp_soc *soc = pdev->soc;
  8140. void *hal_srng;
  8141. int i;
  8142. if (soc->intr_mode == DP_INTR_POLL)
  8143. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8144. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8145. hal_srng = soc->tcl_data_ring[i].hal_srng;
  8146. if (hal_srng) {
  8147. /* We actually only need to acquire the lock */
  8148. hal_srng_access_start(soc->hal_soc, hal_srng);
  8149. /* Update SRC ring head pointer for HW to send
  8150. all pending packets */
  8151. hal_srng_access_end(soc->hal_soc, hal_srng);
  8152. }
  8153. }
  8154. return QDF_STATUS_SUCCESS;
  8155. }
  8156. #endif /* FEATURE_RUNTIME_PM */
  8157. #ifndef CONFIG_WIN
  8158. static struct cdp_misc_ops dp_ops_misc = {
  8159. #ifdef FEATURE_WLAN_TDLS
  8160. .tx_non_std = dp_tx_non_std,
  8161. #endif /* FEATURE_WLAN_TDLS */
  8162. .get_opmode = dp_get_opmode,
  8163. #ifdef FEATURE_RUNTIME_PM
  8164. .runtime_suspend = dp_runtime_suspend,
  8165. .runtime_resume = dp_runtime_resume,
  8166. #endif /* FEATURE_RUNTIME_PM */
  8167. .pkt_log_init = dp_pkt_log_init,
  8168. .pkt_log_con_service = dp_pkt_log_con_service,
  8169. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8170. };
  8171. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8172. /* WIFI 3.0 DP implement as required. */
  8173. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8174. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8175. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8176. .register_pause_cb = dp_txrx_register_pause_cb,
  8177. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8178. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8179. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8180. };
  8181. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8182. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8183. };
  8184. #ifdef IPA_OFFLOAD
  8185. static struct cdp_ipa_ops dp_ops_ipa = {
  8186. .ipa_get_resource = dp_ipa_get_resource,
  8187. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8188. .ipa_op_response = dp_ipa_op_response,
  8189. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8190. .ipa_get_stat = dp_ipa_get_stat,
  8191. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8192. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8193. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8194. .ipa_setup = dp_ipa_setup,
  8195. .ipa_cleanup = dp_ipa_cleanup,
  8196. .ipa_setup_iface = dp_ipa_setup_iface,
  8197. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8198. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8199. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8200. .ipa_set_perf_level = dp_ipa_set_perf_level
  8201. };
  8202. #endif
  8203. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  8204. {
  8205. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8206. struct dp_soc *soc = pdev->soc;
  8207. int timeout = SUSPEND_DRAIN_WAIT;
  8208. int drain_wait_delay = 50; /* 50 ms */
  8209. /* Abort if there are any pending TX packets */
  8210. while (dp_get_tx_pending(opaque_pdev) > 0) {
  8211. qdf_sleep(drain_wait_delay);
  8212. if (timeout <= 0) {
  8213. dp_err("TX frames are pending, abort suspend");
  8214. return QDF_STATUS_E_TIMEOUT;
  8215. }
  8216. timeout = timeout - drain_wait_delay;
  8217. }
  8218. if (soc->intr_mode == DP_INTR_POLL)
  8219. qdf_timer_stop(&soc->int_timer);
  8220. return QDF_STATUS_SUCCESS;
  8221. }
  8222. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8223. {
  8224. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8225. struct dp_soc *soc = pdev->soc;
  8226. if (soc->intr_mode == DP_INTR_POLL)
  8227. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8228. return QDF_STATUS_SUCCESS;
  8229. }
  8230. static struct cdp_bus_ops dp_ops_bus = {
  8231. .bus_suspend = dp_bus_suspend,
  8232. .bus_resume = dp_bus_resume
  8233. };
  8234. static struct cdp_ocb_ops dp_ops_ocb = {
  8235. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8236. };
  8237. static struct cdp_throttle_ops dp_ops_throttle = {
  8238. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8239. };
  8240. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8241. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8242. };
  8243. static struct cdp_cfg_ops dp_ops_cfg = {
  8244. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8245. };
  8246. /*
  8247. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8248. * @dev: physical device instance
  8249. * @peer_mac_addr: peer mac address
  8250. * @local_id: local id for the peer
  8251. * @debug_id: to track enum peer access
  8252. *
  8253. * Return: peer instance pointer
  8254. */
  8255. static inline void *
  8256. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8257. uint8_t *local_id,
  8258. enum peer_debug_id_type debug_id)
  8259. {
  8260. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8261. struct dp_peer *peer;
  8262. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8263. if (!peer)
  8264. return NULL;
  8265. *local_id = peer->local_id;
  8266. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8267. return peer;
  8268. }
  8269. /*
  8270. * dp_peer_release_ref - release peer ref count
  8271. * @peer: peer handle
  8272. * @debug_id: to track enum peer access
  8273. *
  8274. * Return: None
  8275. */
  8276. static inline
  8277. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8278. {
  8279. dp_peer_unref_delete(peer);
  8280. }
  8281. static struct cdp_peer_ops dp_ops_peer = {
  8282. .register_peer = dp_register_peer,
  8283. .clear_peer = dp_clear_peer,
  8284. .find_peer_by_addr = dp_find_peer_by_addr,
  8285. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8286. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8287. .peer_release_ref = dp_peer_release_ref,
  8288. .local_peer_id = dp_local_peer_id,
  8289. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8290. .peer_state_update = dp_peer_state_update,
  8291. .get_vdevid = dp_get_vdevid,
  8292. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8293. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8294. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8295. .get_peer_state = dp_get_peer_state,
  8296. };
  8297. #endif
  8298. static struct cdp_ops dp_txrx_ops = {
  8299. .cmn_drv_ops = &dp_ops_cmn,
  8300. .ctrl_ops = &dp_ops_ctrl,
  8301. .me_ops = &dp_ops_me,
  8302. .mon_ops = &dp_ops_mon,
  8303. .host_stats_ops = &dp_ops_host_stats,
  8304. .wds_ops = &dp_ops_wds,
  8305. .raw_ops = &dp_ops_raw,
  8306. #ifdef CONFIG_WIN
  8307. .pflow_ops = &dp_ops_pflow,
  8308. #endif /* CONFIG_WIN */
  8309. #ifndef CONFIG_WIN
  8310. .misc_ops = &dp_ops_misc,
  8311. .cfg_ops = &dp_ops_cfg,
  8312. .flowctl_ops = &dp_ops_flowctl,
  8313. .l_flowctl_ops = &dp_ops_l_flowctl,
  8314. #ifdef IPA_OFFLOAD
  8315. .ipa_ops = &dp_ops_ipa,
  8316. #endif
  8317. .bus_ops = &dp_ops_bus,
  8318. .ocb_ops = &dp_ops_ocb,
  8319. .peer_ops = &dp_ops_peer,
  8320. .throttle_ops = &dp_ops_throttle,
  8321. .mob_stats_ops = &dp_ops_mob_stats,
  8322. #endif
  8323. };
  8324. /*
  8325. * dp_soc_set_txrx_ring_map()
  8326. * @dp_soc: DP handler for soc
  8327. *
  8328. * Return: Void
  8329. */
  8330. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8331. {
  8332. uint32_t i;
  8333. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8334. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8335. }
  8336. }
  8337. #ifdef QCA_WIFI_QCA8074
  8338. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8339. /**
  8340. * dp_soc_attach_wifi3() - Attach txrx SOC
  8341. * @ctrl_psoc: Opaque SOC handle from control plane
  8342. * @htc_handle: Opaque HTC handle
  8343. * @hif_handle: Opaque HIF handle
  8344. * @qdf_osdev: QDF device
  8345. * @ol_ops: Offload Operations
  8346. * @device_id: Device ID
  8347. *
  8348. * Return: DP SOC handle on success, NULL on failure
  8349. */
  8350. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8351. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8352. struct ol_if_ops *ol_ops, uint16_t device_id)
  8353. {
  8354. struct dp_soc *dp_soc = NULL;
  8355. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8356. ol_ops, device_id);
  8357. if (!dp_soc)
  8358. return NULL;
  8359. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8360. return NULL;
  8361. return (void *)dp_soc;
  8362. }
  8363. #else
  8364. /**
  8365. * dp_soc_attach_wifi3() - Attach txrx SOC
  8366. * @ctrl_psoc: Opaque SOC handle from control plane
  8367. * @htc_handle: Opaque HTC handle
  8368. * @hif_handle: Opaque HIF handle
  8369. * @qdf_osdev: QDF device
  8370. * @ol_ops: Offload Operations
  8371. * @device_id: Device ID
  8372. *
  8373. * Return: DP SOC handle on success, NULL on failure
  8374. */
  8375. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8376. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8377. struct ol_if_ops *ol_ops, uint16_t device_id)
  8378. {
  8379. struct dp_soc *dp_soc = NULL;
  8380. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8381. ol_ops, device_id);
  8382. return (void *)dp_soc;
  8383. }
  8384. #endif
  8385. /**
  8386. * dp_soc_attach() - Attach txrx SOC
  8387. * @ctrl_psoc: Opaque SOC handle from control plane
  8388. * @htc_handle: Opaque HTC handle
  8389. * @qdf_osdev: QDF device
  8390. * @ol_ops: Offload Operations
  8391. * @device_id: Device ID
  8392. *
  8393. * Return: DP SOC handle on success, NULL on failure
  8394. */
  8395. static struct dp_soc *
  8396. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8397. struct ol_if_ops *ol_ops, uint16_t device_id)
  8398. {
  8399. int int_ctx;
  8400. struct dp_soc *soc = NULL;
  8401. struct htt_soc *htt_soc = NULL;
  8402. soc = qdf_mem_malloc(sizeof(*soc));
  8403. if (!soc) {
  8404. dp_err("DP SOC memory allocation failed");
  8405. goto fail0;
  8406. }
  8407. int_ctx = 0;
  8408. soc->device_id = device_id;
  8409. soc->cdp_soc.ops = &dp_txrx_ops;
  8410. soc->cdp_soc.ol_ops = ol_ops;
  8411. soc->ctrl_psoc = ctrl_psoc;
  8412. soc->osdev = qdf_osdev;
  8413. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8414. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8415. if (!soc->wlan_cfg_ctx) {
  8416. dp_err("wlan_cfg_ctx failed\n");
  8417. goto fail1;
  8418. }
  8419. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8420. if (!htt_soc) {
  8421. dp_err("HTT attach failed");
  8422. goto fail1;
  8423. }
  8424. soc->htt_handle = htt_soc;
  8425. htt_soc->dp_soc = soc;
  8426. htt_soc->htc_soc = htc_handle;
  8427. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8428. goto fail2;
  8429. return (void *)soc;
  8430. fail2:
  8431. qdf_mem_free(htt_soc);
  8432. fail1:
  8433. qdf_mem_free(soc);
  8434. fail0:
  8435. return NULL;
  8436. }
  8437. /**
  8438. * dp_soc_init() - Initialize txrx SOC
  8439. * @dp_soc: Opaque DP SOC handle
  8440. * @htc_handle: Opaque HTC handle
  8441. * @hif_handle: Opaque HIF handle
  8442. *
  8443. * Return: DP SOC handle on success, NULL on failure
  8444. */
  8445. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8446. {
  8447. int target_type;
  8448. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8449. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8450. htt_soc->htc_soc = htc_handle;
  8451. soc->hif_handle = hif_handle;
  8452. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8453. if (!soc->hal_soc)
  8454. return NULL;
  8455. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8456. soc->hal_soc, soc->osdev);
  8457. target_type = hal_get_target_type(soc->hal_soc);
  8458. switch (target_type) {
  8459. case TARGET_TYPE_QCA6290:
  8460. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8461. REO_DST_RING_SIZE_QCA6290);
  8462. soc->ast_override_support = 1;
  8463. break;
  8464. #ifdef QCA_WIFI_QCA6390
  8465. case TARGET_TYPE_QCA6390:
  8466. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8467. REO_DST_RING_SIZE_QCA6290);
  8468. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8469. soc->ast_override_support = 1;
  8470. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8471. int int_ctx;
  8472. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8473. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8474. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8475. }
  8476. }
  8477. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8478. break;
  8479. #endif
  8480. case TARGET_TYPE_QCA8074:
  8481. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8482. REO_DST_RING_SIZE_QCA8074);
  8483. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8484. break;
  8485. case TARGET_TYPE_QCA8074V2:
  8486. case TARGET_TYPE_QCA6018:
  8487. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8488. REO_DST_RING_SIZE_QCA8074);
  8489. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8490. soc->hw_nac_monitor_support = 1;
  8491. soc->ast_override_support = 1;
  8492. soc->per_tid_basize_max_tid = 8;
  8493. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8494. break;
  8495. default:
  8496. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8497. qdf_assert_always(0);
  8498. break;
  8499. }
  8500. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8501. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8502. soc->cce_disable = false;
  8503. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8504. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8505. CDP_CFG_MAX_PEER_ID);
  8506. if (ret != -EINVAL) {
  8507. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8508. }
  8509. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8510. CDP_CFG_CCE_DISABLE);
  8511. if (ret == 1)
  8512. soc->cce_disable = true;
  8513. }
  8514. qdf_spinlock_create(&soc->peer_ref_mutex);
  8515. qdf_spinlock_create(&soc->ast_lock);
  8516. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8517. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8518. /* fill the tx/rx cpu ring map*/
  8519. dp_soc_set_txrx_ring_map(soc);
  8520. qdf_spinlock_create(&soc->htt_stats.lock);
  8521. /* initialize work queue for stats processing */
  8522. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8523. return soc;
  8524. }
  8525. /**
  8526. * dp_soc_init_wifi3() - Initialize txrx SOC
  8527. * @dp_soc: Opaque DP SOC handle
  8528. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8529. * @hif_handle: Opaque HIF handle
  8530. * @htc_handle: Opaque HTC handle
  8531. * @qdf_osdev: QDF device (Unused)
  8532. * @ol_ops: Offload Operations (Unused)
  8533. * @device_id: Device ID (Unused)
  8534. *
  8535. * Return: DP SOC handle on success, NULL on failure
  8536. */
  8537. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8538. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8539. struct ol_if_ops *ol_ops, uint16_t device_id)
  8540. {
  8541. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8542. }
  8543. #endif
  8544. /*
  8545. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8546. *
  8547. * @soc: handle to DP soc
  8548. * @mac_id: MAC id
  8549. *
  8550. * Return: Return pdev corresponding to MAC
  8551. */
  8552. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8553. {
  8554. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8555. return soc->pdev_list[mac_id];
  8556. /* Typically for MCL as there only 1 PDEV*/
  8557. return soc->pdev_list[0];
  8558. }
  8559. /*
  8560. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8561. * @soc: DP SoC context
  8562. * @max_mac_rings: No of MAC rings
  8563. *
  8564. * Return: None
  8565. */
  8566. static
  8567. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8568. int *max_mac_rings)
  8569. {
  8570. bool dbs_enable = false;
  8571. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8572. dbs_enable = soc->cdp_soc.ol_ops->
  8573. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8574. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8575. }
  8576. /*
  8577. * dp_set_pktlog_wifi3() - attach txrx vdev
  8578. * @pdev: Datapath PDEV handle
  8579. * @event: which event's notifications are being subscribed to
  8580. * @enable: WDI event subscribe or not. (True or False)
  8581. *
  8582. * Return: Success, NULL on failure
  8583. */
  8584. #ifdef WDI_EVENT_ENABLE
  8585. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8586. bool enable)
  8587. {
  8588. struct dp_soc *soc = NULL;
  8589. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8590. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8591. (pdev->wlan_cfg_ctx);
  8592. uint8_t mac_id = 0;
  8593. soc = pdev->soc;
  8594. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8595. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8596. FL("Max_mac_rings %d "),
  8597. max_mac_rings);
  8598. if (enable) {
  8599. switch (event) {
  8600. case WDI_EVENT_RX_DESC:
  8601. if (pdev->monitor_vdev) {
  8602. /* Nothing needs to be done if monitor mode is
  8603. * enabled
  8604. */
  8605. return 0;
  8606. }
  8607. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8608. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8609. htt_tlv_filter.mpdu_start = 1;
  8610. htt_tlv_filter.msdu_start = 1;
  8611. htt_tlv_filter.msdu_end = 1;
  8612. htt_tlv_filter.mpdu_end = 1;
  8613. htt_tlv_filter.packet_header = 1;
  8614. htt_tlv_filter.attention = 1;
  8615. htt_tlv_filter.ppdu_start = 1;
  8616. htt_tlv_filter.ppdu_end = 1;
  8617. htt_tlv_filter.ppdu_end_user_stats = 1;
  8618. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8619. htt_tlv_filter.ppdu_end_status_done = 1;
  8620. htt_tlv_filter.enable_fp = 1;
  8621. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8622. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8623. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8624. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8625. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8626. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8627. for (mac_id = 0; mac_id < max_mac_rings;
  8628. mac_id++) {
  8629. int mac_for_pdev =
  8630. dp_get_mac_id_for_pdev(mac_id,
  8631. pdev->pdev_id);
  8632. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8633. mac_for_pdev,
  8634. pdev->rxdma_mon_status_ring[mac_id]
  8635. .hal_srng,
  8636. RXDMA_MONITOR_STATUS,
  8637. RX_BUFFER_SIZE,
  8638. &htt_tlv_filter);
  8639. }
  8640. if (soc->reap_timer_init)
  8641. qdf_timer_mod(&soc->mon_reap_timer,
  8642. DP_INTR_POLL_TIMER_MS);
  8643. }
  8644. break;
  8645. case WDI_EVENT_LITE_RX:
  8646. if (pdev->monitor_vdev) {
  8647. /* Nothing needs to be done if monitor mode is
  8648. * enabled
  8649. */
  8650. return 0;
  8651. }
  8652. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8653. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8654. htt_tlv_filter.ppdu_start = 1;
  8655. htt_tlv_filter.ppdu_end = 1;
  8656. htt_tlv_filter.ppdu_end_user_stats = 1;
  8657. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8658. htt_tlv_filter.ppdu_end_status_done = 1;
  8659. htt_tlv_filter.mpdu_start = 1;
  8660. htt_tlv_filter.enable_fp = 1;
  8661. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8662. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8663. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8664. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8665. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8666. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8667. for (mac_id = 0; mac_id < max_mac_rings;
  8668. mac_id++) {
  8669. int mac_for_pdev =
  8670. dp_get_mac_id_for_pdev(mac_id,
  8671. pdev->pdev_id);
  8672. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8673. mac_for_pdev,
  8674. pdev->rxdma_mon_status_ring[mac_id]
  8675. .hal_srng,
  8676. RXDMA_MONITOR_STATUS,
  8677. RX_BUFFER_SIZE_PKTLOG_LITE,
  8678. &htt_tlv_filter);
  8679. }
  8680. if (soc->reap_timer_init)
  8681. qdf_timer_mod(&soc->mon_reap_timer,
  8682. DP_INTR_POLL_TIMER_MS);
  8683. }
  8684. break;
  8685. case WDI_EVENT_LITE_T2H:
  8686. if (pdev->monitor_vdev) {
  8687. /* Nothing needs to be done if monitor mode is
  8688. * enabled
  8689. */
  8690. return 0;
  8691. }
  8692. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8693. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8694. mac_id, pdev->pdev_id);
  8695. pdev->pktlog_ppdu_stats = true;
  8696. dp_h2t_cfg_stats_msg_send(pdev,
  8697. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8698. mac_for_pdev);
  8699. }
  8700. break;
  8701. default:
  8702. /* Nothing needs to be done for other pktlog types */
  8703. break;
  8704. }
  8705. } else {
  8706. switch (event) {
  8707. case WDI_EVENT_RX_DESC:
  8708. case WDI_EVENT_LITE_RX:
  8709. if (pdev->monitor_vdev) {
  8710. /* Nothing needs to be done if monitor mode is
  8711. * enabled
  8712. */
  8713. return 0;
  8714. }
  8715. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8716. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8717. for (mac_id = 0; mac_id < max_mac_rings;
  8718. mac_id++) {
  8719. int mac_for_pdev =
  8720. dp_get_mac_id_for_pdev(mac_id,
  8721. pdev->pdev_id);
  8722. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8723. mac_for_pdev,
  8724. pdev->rxdma_mon_status_ring[mac_id]
  8725. .hal_srng,
  8726. RXDMA_MONITOR_STATUS,
  8727. RX_BUFFER_SIZE,
  8728. &htt_tlv_filter);
  8729. }
  8730. if (soc->reap_timer_init)
  8731. qdf_timer_stop(&soc->mon_reap_timer);
  8732. }
  8733. break;
  8734. case WDI_EVENT_LITE_T2H:
  8735. if (pdev->monitor_vdev) {
  8736. /* Nothing needs to be done if monitor mode is
  8737. * enabled
  8738. */
  8739. return 0;
  8740. }
  8741. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8742. * passing value 0. Once these macros will define in htt
  8743. * header file will use proper macros
  8744. */
  8745. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8746. int mac_for_pdev =
  8747. dp_get_mac_id_for_pdev(mac_id,
  8748. pdev->pdev_id);
  8749. pdev->pktlog_ppdu_stats = false;
  8750. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8751. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8752. mac_for_pdev);
  8753. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8754. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8755. mac_for_pdev);
  8756. } else if (pdev->enhanced_stats_en) {
  8757. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8758. mac_for_pdev);
  8759. }
  8760. }
  8761. break;
  8762. default:
  8763. /* Nothing needs to be done for other pktlog types */
  8764. break;
  8765. }
  8766. }
  8767. return 0;
  8768. }
  8769. #endif