dp_tx.c 113 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "htt.h"
  19. #include "hal_hw_headers.h"
  20. #include "dp_tx.h"
  21. #include "dp_tx_desc.h"
  22. #include "dp_peer.h"
  23. #include "dp_types.h"
  24. #include "hal_tx.h"
  25. #include "qdf_mem.h"
  26. #include "qdf_nbuf.h"
  27. #include "qdf_net_types.h"
  28. #include <wlan_cfg.h>
  29. #ifdef MESH_MODE_SUPPORT
  30. #include "if_meta_hdr.h"
  31. #endif
  32. #include "enet.h"
  33. #define DP_TX_QUEUE_MASK 0x3
  34. /* TODO Add support in TSO */
  35. #define DP_DESC_NUM_FRAG(x) 0
  36. /* disable TQM_BYPASS */
  37. #define TQM_BYPASS_WAR 0
  38. /* invalid peer id for reinject*/
  39. #define DP_INVALID_PEER 0XFFFE
  40. /*mapping between hal encrypt type and cdp_sec_type*/
  41. #define MAX_CDP_SEC_TYPE 12
  42. static const uint8_t sec_type_map[MAX_CDP_SEC_TYPE] = {
  43. HAL_TX_ENCRYPT_TYPE_NO_CIPHER,
  44. HAL_TX_ENCRYPT_TYPE_WEP_128,
  45. HAL_TX_ENCRYPT_TYPE_WEP_104,
  46. HAL_TX_ENCRYPT_TYPE_WEP_40,
  47. HAL_TX_ENCRYPT_TYPE_TKIP_WITH_MIC,
  48. HAL_TX_ENCRYPT_TYPE_TKIP_NO_MIC,
  49. HAL_TX_ENCRYPT_TYPE_AES_CCMP_128,
  50. HAL_TX_ENCRYPT_TYPE_WAPI,
  51. HAL_TX_ENCRYPT_TYPE_AES_CCMP_256,
  52. HAL_TX_ENCRYPT_TYPE_AES_GCMP_128,
  53. HAL_TX_ENCRYPT_TYPE_AES_GCMP_256,
  54. HAL_TX_ENCRYPT_TYPE_WAPI_GCM_SM4};
  55. /**
  56. * dp_tx_get_queue() - Returns Tx queue IDs to be used for this Tx frame
  57. * @vdev: DP Virtual device handle
  58. * @nbuf: Buffer pointer
  59. * @queue: queue ids container for nbuf
  60. *
  61. * TX packet queue has 2 instances, software descriptors id and dma ring id
  62. * Based on tx feature and hardware configuration queue id combination could be
  63. * different.
  64. * For example -
  65. * With XPS enabled,all TX descriptor pools and dma ring are assigned per cpu id
  66. * With no XPS,lock based resource protection, Descriptor pool ids are different
  67. * for each vdev, dma ring id will be same as single pdev id
  68. *
  69. * Return: None
  70. */
  71. #ifdef QCA_OL_TX_MULTIQ_SUPPORT
  72. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  73. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  74. {
  75. uint16_t queue_offset = qdf_nbuf_get_queue_mapping(nbuf) & DP_TX_QUEUE_MASK;
  76. queue->desc_pool_id = queue_offset;
  77. queue->ring_id = vdev->pdev->soc->tx_ring_map[queue_offset];
  78. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  79. "%s, pool_id:%d ring_id: %d",
  80. __func__, queue->desc_pool_id, queue->ring_id);
  81. return;
  82. }
  83. #else /* QCA_OL_TX_MULTIQ_SUPPORT */
  84. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  85. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  86. {
  87. /* get flow id */
  88. queue->desc_pool_id = DP_TX_GET_DESC_POOL_ID(vdev);
  89. queue->ring_id = DP_TX_GET_RING_ID(vdev);
  90. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  91. "%s, pool_id:%d ring_id: %d",
  92. __func__, queue->desc_pool_id, queue->ring_id);
  93. return;
  94. }
  95. #endif
  96. #if defined(FEATURE_TSO)
  97. /**
  98. * dp_tx_tso_unmap_segment() - Unmap TSO segment
  99. *
  100. * @soc - core txrx main context
  101. * @seg_desc - tso segment descriptor
  102. * @num_seg_desc - tso number segment descriptor
  103. */
  104. static void dp_tx_tso_unmap_segment(
  105. struct dp_soc *soc,
  106. struct qdf_tso_seg_elem_t *seg_desc,
  107. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  108. {
  109. TSO_DEBUG("%s: Unmap the tso segment", __func__);
  110. if (qdf_unlikely(!seg_desc)) {
  111. DP_TRACE(ERROR, "%s %d TSO desc is NULL!",
  112. __func__, __LINE__);
  113. qdf_assert(0);
  114. } else if (qdf_unlikely(!num_seg_desc)) {
  115. DP_TRACE(ERROR, "%s %d TSO num desc is NULL!",
  116. __func__, __LINE__);
  117. qdf_assert(0);
  118. } else {
  119. bool is_last_seg;
  120. /* no tso segment left to do dma unmap */
  121. if (num_seg_desc->num_seg.tso_cmn_num_seg < 1)
  122. return;
  123. is_last_seg = (num_seg_desc->num_seg.tso_cmn_num_seg == 1) ?
  124. true : false;
  125. qdf_nbuf_unmap_tso_segment(soc->osdev,
  126. seg_desc, is_last_seg);
  127. num_seg_desc->num_seg.tso_cmn_num_seg--;
  128. }
  129. }
  130. /**
  131. * dp_tx_tso_desc_release() - Release the tso segment and tso_cmn_num_seg
  132. * back to the freelist
  133. *
  134. * @soc - soc device handle
  135. * @tx_desc - Tx software descriptor
  136. */
  137. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  138. struct dp_tx_desc_s *tx_desc)
  139. {
  140. TSO_DEBUG("%s: Free the tso descriptor", __func__);
  141. if (qdf_unlikely(!tx_desc->tso_desc)) {
  142. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  143. "%s %d TSO desc is NULL!",
  144. __func__, __LINE__);
  145. qdf_assert(0);
  146. } else if (qdf_unlikely(!tx_desc->tso_num_desc)) {
  147. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  148. "%s %d TSO num desc is NULL!",
  149. __func__, __LINE__);
  150. qdf_assert(0);
  151. } else {
  152. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  153. (struct qdf_tso_num_seg_elem_t *)tx_desc->tso_num_desc;
  154. /* Add the tso num segment into the free list */
  155. if (tso_num_desc->num_seg.tso_cmn_num_seg == 0) {
  156. dp_tso_num_seg_free(soc, tx_desc->pool_id,
  157. tx_desc->tso_num_desc);
  158. tx_desc->tso_num_desc = NULL;
  159. }
  160. /* Add the tso segment into the free list*/
  161. dp_tx_tso_desc_free(soc,
  162. tx_desc->pool_id, tx_desc->tso_desc);
  163. tx_desc->tso_desc = NULL;
  164. }
  165. }
  166. #else
  167. static void dp_tx_tso_unmap_segment(
  168. struct dp_soc *soc,
  169. struct qdf_tso_seg_elem_t *seg_desc,
  170. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  171. {
  172. }
  173. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  174. struct dp_tx_desc_s *tx_desc)
  175. {
  176. }
  177. #endif
  178. /**
  179. * dp_tx_desc_release() - Release Tx Descriptor
  180. * @tx_desc : Tx Descriptor
  181. * @desc_pool_id: Descriptor Pool ID
  182. *
  183. * Deallocate all resources attached to Tx descriptor and free the Tx
  184. * descriptor.
  185. *
  186. * Return:
  187. */
  188. void
  189. dp_tx_desc_release(struct dp_tx_desc_s *tx_desc, uint8_t desc_pool_id)
  190. {
  191. struct dp_pdev *pdev = tx_desc->pdev;
  192. struct dp_soc *soc;
  193. uint8_t comp_status = 0;
  194. qdf_assert(pdev);
  195. soc = pdev->soc;
  196. if (tx_desc->frm_type == dp_tx_frm_tso)
  197. dp_tx_tso_desc_release(soc, tx_desc);
  198. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG)
  199. dp_tx_ext_desc_free(soc, tx_desc->msdu_ext_desc, desc_pool_id);
  200. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  201. dp_tx_me_free_buf(tx_desc->pdev, tx_desc->me_buffer);
  202. qdf_atomic_dec(&pdev->num_tx_outstanding);
  203. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  204. qdf_atomic_dec(&pdev->num_tx_exception);
  205. if (HAL_TX_COMP_RELEASE_SOURCE_TQM ==
  206. hal_tx_comp_get_buffer_source(&tx_desc->comp))
  207. comp_status = hal_tx_comp_get_release_reason(&tx_desc->comp,
  208. soc->hal_soc);
  209. else
  210. comp_status = HAL_TX_COMP_RELEASE_REASON_FW;
  211. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  212. "Tx Completion Release desc %d status %d outstanding %d",
  213. tx_desc->id, comp_status,
  214. qdf_atomic_read(&pdev->num_tx_outstanding));
  215. dp_tx_desc_free(soc, tx_desc, desc_pool_id);
  216. return;
  217. }
  218. /**
  219. * dp_tx_htt_metadata_prepare() - Prepare HTT metadata for special frames
  220. * @vdev: DP vdev Handle
  221. * @nbuf: skb
  222. *
  223. * Prepares and fills HTT metadata in the frame pre-header for special frames
  224. * that should be transmitted using varying transmit parameters.
  225. * There are 2 VDEV modes that currently needs this special metadata -
  226. * 1) Mesh Mode
  227. * 2) DSRC Mode
  228. *
  229. * Return: HTT metadata size
  230. *
  231. */
  232. static uint8_t dp_tx_prepare_htt_metadata(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  233. uint32_t *meta_data)
  234. {
  235. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  236. (struct htt_tx_msdu_desc_ext2_t *) meta_data;
  237. uint8_t htt_desc_size;
  238. /* Size rounded of multiple of 8 bytes */
  239. uint8_t htt_desc_size_aligned;
  240. uint8_t *hdr = NULL;
  241. /*
  242. * Metadata - HTT MSDU Extension header
  243. */
  244. htt_desc_size = sizeof(struct htt_tx_msdu_desc_ext2_t);
  245. htt_desc_size_aligned = (htt_desc_size + 7) & ~0x7;
  246. if (vdev->mesh_vdev) {
  247. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) <
  248. htt_desc_size_aligned)) {
  249. DP_STATS_INC(vdev,
  250. tx_i.dropped.headroom_insufficient, 1);
  251. return 0;
  252. }
  253. /* Fill and add HTT metaheader */
  254. hdr = qdf_nbuf_push_head(nbuf, htt_desc_size_aligned);
  255. if (!hdr) {
  256. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  257. "Error in filling HTT metadata");
  258. return 0;
  259. }
  260. qdf_mem_copy(hdr, desc_ext, htt_desc_size);
  261. } else if (vdev->opmode == wlan_op_mode_ocb) {
  262. /* Todo - Add support for DSRC */
  263. }
  264. return htt_desc_size_aligned;
  265. }
  266. /**
  267. * dp_tx_prepare_tso_ext_desc() - Prepare MSDU extension descriptor for TSO
  268. * @tso_seg: TSO segment to process
  269. * @ext_desc: Pointer to MSDU extension descriptor
  270. *
  271. * Return: void
  272. */
  273. #if defined(FEATURE_TSO)
  274. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  275. void *ext_desc)
  276. {
  277. uint8_t num_frag;
  278. uint32_t tso_flags;
  279. /*
  280. * Set tso_en, tcp_flags(NS, CWR, ECE, URG, ACK, PSH, RST, SYN, FIN),
  281. * tcp_flag_mask
  282. *
  283. * Checksum enable flags are set in TCL descriptor and not in Extension
  284. * Descriptor (H/W ignores checksum_en flags in MSDU ext descriptor)
  285. */
  286. tso_flags = *(uint32_t *) &tso_seg->tso_flags;
  287. hal_tx_ext_desc_set_tso_flags(ext_desc, tso_flags);
  288. hal_tx_ext_desc_set_msdu_length(ext_desc, tso_seg->tso_flags.l2_len,
  289. tso_seg->tso_flags.ip_len);
  290. hal_tx_ext_desc_set_tcp_seq(ext_desc, tso_seg->tso_flags.tcp_seq_num);
  291. hal_tx_ext_desc_set_ip_id(ext_desc, tso_seg->tso_flags.ip_id);
  292. for (num_frag = 0; num_frag < tso_seg->num_frags; num_frag++) {
  293. uint32_t lo = 0;
  294. uint32_t hi = 0;
  295. qdf_dmaaddr_to_32s(
  296. tso_seg->tso_frags[num_frag].paddr, &lo, &hi);
  297. hal_tx_ext_desc_set_buffer(ext_desc, num_frag, lo, hi,
  298. tso_seg->tso_frags[num_frag].length);
  299. }
  300. return;
  301. }
  302. #else
  303. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  304. void *ext_desc)
  305. {
  306. return;
  307. }
  308. #endif
  309. #if defined(FEATURE_TSO)
  310. /**
  311. * dp_tx_free_tso_seg_list() - Loop through the tso segments
  312. * allocated and free them
  313. *
  314. * @soc: soc handle
  315. * @free_seg: list of tso segments
  316. * @msdu_info: msdu descriptor
  317. *
  318. * Return - void
  319. */
  320. static void dp_tx_free_tso_seg_list(
  321. struct dp_soc *soc,
  322. struct qdf_tso_seg_elem_t *free_seg,
  323. struct dp_tx_msdu_info_s *msdu_info)
  324. {
  325. struct qdf_tso_seg_elem_t *next_seg;
  326. while (free_seg) {
  327. next_seg = free_seg->next;
  328. dp_tx_tso_desc_free(soc,
  329. msdu_info->tx_queue.desc_pool_id,
  330. free_seg);
  331. free_seg = next_seg;
  332. }
  333. }
  334. /**
  335. * dp_tx_free_tso_num_seg_list() - Loop through the tso num segments
  336. * allocated and free them
  337. *
  338. * @soc: soc handle
  339. * @free_num_seg: list of tso number segments
  340. * @msdu_info: msdu descriptor
  341. * Return - void
  342. */
  343. static void dp_tx_free_tso_num_seg_list(
  344. struct dp_soc *soc,
  345. struct qdf_tso_num_seg_elem_t *free_num_seg,
  346. struct dp_tx_msdu_info_s *msdu_info)
  347. {
  348. struct qdf_tso_num_seg_elem_t *next_num_seg;
  349. while (free_num_seg) {
  350. next_num_seg = free_num_seg->next;
  351. dp_tso_num_seg_free(soc,
  352. msdu_info->tx_queue.desc_pool_id,
  353. free_num_seg);
  354. free_num_seg = next_num_seg;
  355. }
  356. }
  357. /**
  358. * dp_tx_unmap_tso_seg_list() - Loop through the tso segments
  359. * do dma unmap for each segment
  360. *
  361. * @soc: soc handle
  362. * @free_seg: list of tso segments
  363. * @num_seg_desc: tso number segment descriptor
  364. *
  365. * Return - void
  366. */
  367. static void dp_tx_unmap_tso_seg_list(
  368. struct dp_soc *soc,
  369. struct qdf_tso_seg_elem_t *free_seg,
  370. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  371. {
  372. struct qdf_tso_seg_elem_t *next_seg;
  373. if (qdf_unlikely(!num_seg_desc)) {
  374. DP_TRACE(ERROR, "TSO number seg desc is NULL!");
  375. return;
  376. }
  377. while (free_seg) {
  378. next_seg = free_seg->next;
  379. dp_tx_tso_unmap_segment(soc, free_seg, num_seg_desc);
  380. free_seg = next_seg;
  381. }
  382. }
  383. /**
  384. * dp_tx_free_remaining_tso_desc() - do dma unmap for tso segments if any,
  385. * free the tso segments descriptor and
  386. * tso num segments descriptor
  387. *
  388. * @soc: soc handle
  389. * @msdu_info: msdu descriptor
  390. * @tso_seg_unmap: flag to show if dma unmap is necessary
  391. *
  392. * Return - void
  393. */
  394. static void dp_tx_free_remaining_tso_desc(struct dp_soc *soc,
  395. struct dp_tx_msdu_info_s *msdu_info,
  396. bool tso_seg_unmap)
  397. {
  398. struct qdf_tso_info_t *tso_info = &msdu_info->u.tso_info;
  399. struct qdf_tso_seg_elem_t *free_seg = tso_info->tso_seg_list;
  400. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  401. tso_info->tso_num_seg_list;
  402. /* do dma unmap for each segment */
  403. if (tso_seg_unmap)
  404. dp_tx_unmap_tso_seg_list(soc, free_seg, tso_num_desc);
  405. /* free all tso number segment descriptor though looks only have 1 */
  406. dp_tx_free_tso_num_seg_list(soc, tso_num_desc, msdu_info);
  407. /* free all tso segment descriptor */
  408. dp_tx_free_tso_seg_list(soc, free_seg, msdu_info);
  409. }
  410. /**
  411. * dp_tx_prepare_tso() - Given a jumbo msdu, prepare the TSO info
  412. * @vdev: virtual device handle
  413. * @msdu: network buffer
  414. * @msdu_info: meta data associated with the msdu
  415. *
  416. * Return: QDF_STATUS_SUCCESS success
  417. */
  418. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  419. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  420. {
  421. struct qdf_tso_seg_elem_t *tso_seg;
  422. int num_seg = qdf_nbuf_get_tso_num_seg(msdu);
  423. struct dp_soc *soc = vdev->pdev->soc;
  424. struct qdf_tso_info_t *tso_info;
  425. struct qdf_tso_num_seg_elem_t *tso_num_seg;
  426. tso_info = &msdu_info->u.tso_info;
  427. tso_info->curr_seg = NULL;
  428. tso_info->tso_seg_list = NULL;
  429. tso_info->num_segs = num_seg;
  430. msdu_info->frm_type = dp_tx_frm_tso;
  431. tso_info->tso_num_seg_list = NULL;
  432. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  433. while (num_seg) {
  434. tso_seg = dp_tx_tso_desc_alloc(
  435. soc, msdu_info->tx_queue.desc_pool_id);
  436. if (tso_seg) {
  437. tso_seg->next = tso_info->tso_seg_list;
  438. tso_info->tso_seg_list = tso_seg;
  439. num_seg--;
  440. } else {
  441. DP_TRACE(ERROR, "%s: Failed to alloc tso seg desc",
  442. __func__);
  443. dp_tx_free_remaining_tso_desc(soc, msdu_info, false);
  444. return QDF_STATUS_E_NOMEM;
  445. }
  446. }
  447. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  448. tso_num_seg = dp_tso_num_seg_alloc(soc,
  449. msdu_info->tx_queue.desc_pool_id);
  450. if (tso_num_seg) {
  451. tso_num_seg->next = tso_info->tso_num_seg_list;
  452. tso_info->tso_num_seg_list = tso_num_seg;
  453. } else {
  454. DP_TRACE(ERROR, "%s: Failed to alloc - Number of segs desc",
  455. __func__);
  456. dp_tx_free_remaining_tso_desc(soc, msdu_info, false);
  457. return QDF_STATUS_E_NOMEM;
  458. }
  459. msdu_info->num_seg =
  460. qdf_nbuf_get_tso_info(soc->osdev, msdu, tso_info);
  461. TSO_DEBUG(" %s: msdu_info->num_seg: %d", __func__,
  462. msdu_info->num_seg);
  463. if (!(msdu_info->num_seg)) {
  464. /*
  465. * Free allocated TSO seg desc and number seg desc,
  466. * do unmap for segments if dma map has done.
  467. */
  468. DP_TRACE(ERROR, "%s: Failed to get tso info", __func__);
  469. dp_tx_free_remaining_tso_desc(soc, msdu_info, true);
  470. return QDF_STATUS_E_INVAL;
  471. }
  472. tso_info->curr_seg = tso_info->tso_seg_list;
  473. return QDF_STATUS_SUCCESS;
  474. }
  475. #else
  476. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  477. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  478. {
  479. return QDF_STATUS_E_NOMEM;
  480. }
  481. #endif
  482. /**
  483. * dp_tx_prepare_ext_desc() - Allocate and prepare MSDU extension descriptor
  484. * @vdev: DP Vdev handle
  485. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  486. * @desc_pool_id: Descriptor Pool ID
  487. *
  488. * Return:
  489. */
  490. static
  491. struct dp_tx_ext_desc_elem_s *dp_tx_prepare_ext_desc(struct dp_vdev *vdev,
  492. struct dp_tx_msdu_info_s *msdu_info, uint8_t desc_pool_id)
  493. {
  494. uint8_t i;
  495. uint8_t cached_ext_desc[HAL_TX_EXT_DESC_WITH_META_DATA];
  496. struct dp_tx_seg_info_s *seg_info;
  497. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  498. struct dp_soc *soc = vdev->pdev->soc;
  499. /* Allocate an extension descriptor */
  500. msdu_ext_desc = dp_tx_ext_desc_alloc(soc, desc_pool_id);
  501. qdf_mem_zero(&cached_ext_desc[0], HAL_TX_EXT_DESC_WITH_META_DATA);
  502. if (!msdu_ext_desc) {
  503. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  504. return NULL;
  505. }
  506. if (msdu_info->exception_fw &&
  507. qdf_unlikely(vdev->mesh_vdev)) {
  508. qdf_mem_copy(&cached_ext_desc[HAL_TX_EXTENSION_DESC_LEN_BYTES],
  509. &msdu_info->meta_data[0],
  510. sizeof(struct htt_tx_msdu_desc_ext2_t));
  511. qdf_atomic_inc(&vdev->pdev->num_tx_exception);
  512. }
  513. switch (msdu_info->frm_type) {
  514. case dp_tx_frm_sg:
  515. case dp_tx_frm_me:
  516. case dp_tx_frm_raw:
  517. seg_info = msdu_info->u.sg_info.curr_seg;
  518. /* Update the buffer pointers in MSDU Extension Descriptor */
  519. for (i = 0; i < seg_info->frag_cnt; i++) {
  520. hal_tx_ext_desc_set_buffer(&cached_ext_desc[0], i,
  521. seg_info->frags[i].paddr_lo,
  522. seg_info->frags[i].paddr_hi,
  523. seg_info->frags[i].len);
  524. }
  525. break;
  526. case dp_tx_frm_tso:
  527. dp_tx_prepare_tso_ext_desc(&msdu_info->u.tso_info.curr_seg->seg,
  528. &cached_ext_desc[0]);
  529. break;
  530. default:
  531. break;
  532. }
  533. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  534. cached_ext_desc, HAL_TX_EXT_DESC_WITH_META_DATA);
  535. hal_tx_ext_desc_sync(&cached_ext_desc[0],
  536. msdu_ext_desc->vaddr);
  537. return msdu_ext_desc;
  538. }
  539. /**
  540. * dp_tx_trace_pkt() - Trace TX packet at DP layer
  541. *
  542. * @skb: skb to be traced
  543. * @msdu_id: msdu_id of the packet
  544. * @vdev_id: vdev_id of the packet
  545. *
  546. * Return: None
  547. */
  548. static void dp_tx_trace_pkt(qdf_nbuf_t skb, uint16_t msdu_id,
  549. uint8_t vdev_id)
  550. {
  551. QDF_NBUF_CB_TX_PACKET_TRACK(skb) = QDF_NBUF_TX_PKT_DATA_TRACK;
  552. QDF_NBUF_CB_TX_DP_TRACE(skb) = 1;
  553. DPTRACE(qdf_dp_trace_ptr(skb,
  554. QDF_DP_TRACE_LI_DP_TX_PACKET_PTR_RECORD,
  555. QDF_TRACE_DEFAULT_PDEV_ID,
  556. qdf_nbuf_data_addr(skb),
  557. sizeof(qdf_nbuf_data(skb)),
  558. msdu_id, vdev_id));
  559. qdf_dp_trace_log_pkt(vdev_id, skb, QDF_TX, QDF_TRACE_DEFAULT_PDEV_ID);
  560. DPTRACE(qdf_dp_trace_data_pkt(skb, QDF_TRACE_DEFAULT_PDEV_ID,
  561. QDF_DP_TRACE_LI_DP_TX_PACKET_RECORD,
  562. msdu_id, QDF_TX));
  563. }
  564. #ifdef QCA_512M_CONFIG
  565. /**
  566. * dp_tx_pdev_pflow_control - Check if allocated tx descriptors reached max
  567. * tx descriptor configured value
  568. * @vdev: DP vdev handle
  569. *
  570. * Return: true if allocated tx descriptors reached max configured value, else
  571. * false.
  572. */
  573. static inline bool
  574. dp_tx_pdev_pflow_control(struct dp_vdev *vdev)
  575. {
  576. struct dp_pdev *pdev = vdev->pdev;
  577. if (qdf_atomic_read(&pdev->num_tx_outstanding) >=
  578. pdev->num_tx_allowed) {
  579. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  580. "%s: queued packets are more than max tx, drop the frame",
  581. __func__);
  582. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  583. return true;
  584. }
  585. return false;
  586. }
  587. #else
  588. static inline bool
  589. dp_tx_pdev_pflow_control(struct dp_vdev *vdev)
  590. {
  591. return false;
  592. }
  593. #endif
  594. /**
  595. * dp_tx_desc_prepare_single - Allocate and prepare Tx descriptor
  596. * @vdev: DP vdev handle
  597. * @nbuf: skb
  598. * @desc_pool_id: Descriptor pool ID
  599. * @meta_data: Metadata to the fw
  600. * @tx_exc_metadata: Handle that holds exception path metadata
  601. * Allocate and prepare Tx descriptor with msdu information.
  602. *
  603. * Return: Pointer to Tx Descriptor on success,
  604. * NULL on failure
  605. */
  606. static
  607. struct dp_tx_desc_s *dp_tx_prepare_desc_single(struct dp_vdev *vdev,
  608. qdf_nbuf_t nbuf, uint8_t desc_pool_id,
  609. struct dp_tx_msdu_info_s *msdu_info,
  610. struct cdp_tx_exception_metadata *tx_exc_metadata)
  611. {
  612. uint8_t align_pad;
  613. uint8_t is_exception = 0;
  614. uint8_t htt_hdr_size;
  615. qdf_ether_header_t *eh;
  616. struct dp_tx_desc_s *tx_desc;
  617. struct dp_pdev *pdev = vdev->pdev;
  618. struct dp_soc *soc = pdev->soc;
  619. if (dp_tx_pdev_pflow_control(vdev))
  620. return NULL;
  621. /* Allocate software Tx descriptor */
  622. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  623. if (qdf_unlikely(!tx_desc)) {
  624. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  625. return NULL;
  626. }
  627. /* Flow control/Congestion Control counters */
  628. qdf_atomic_inc(&pdev->num_tx_outstanding);
  629. /* Initialize the SW tx descriptor */
  630. tx_desc->nbuf = nbuf;
  631. tx_desc->frm_type = dp_tx_frm_std;
  632. tx_desc->tx_encap_type = (tx_exc_metadata ?
  633. tx_exc_metadata->tx_encap_type : vdev->tx_encap_type);
  634. tx_desc->vdev = vdev;
  635. tx_desc->pdev = pdev;
  636. tx_desc->msdu_ext_desc = NULL;
  637. tx_desc->pkt_offset = 0;
  638. dp_tx_trace_pkt(nbuf, tx_desc->id, vdev->vdev_id);
  639. /*
  640. * For special modes (vdev_type == ocb or mesh), data frames should be
  641. * transmitted using varying transmit parameters (tx spec) which include
  642. * transmit rate, power, priority, channel, channel bandwidth , nss etc.
  643. * These are filled in HTT MSDU descriptor and sent in frame pre-header.
  644. * These frames are sent as exception packets to firmware.
  645. *
  646. * HW requirement is that metadata should always point to a
  647. * 8-byte aligned address. So we add alignment pad to start of buffer.
  648. * HTT Metadata should be ensured to be multiple of 8-bytes,
  649. * to get 8-byte aligned start address along with align_pad added
  650. *
  651. * |-----------------------------|
  652. * | |
  653. * |-----------------------------| <-----Buffer Pointer Address given
  654. * | | ^ in HW descriptor (aligned)
  655. * | HTT Metadata | |
  656. * | | |
  657. * | | | Packet Offset given in descriptor
  658. * | | |
  659. * |-----------------------------| |
  660. * | Alignment Pad | v
  661. * |-----------------------------| <----- Actual buffer start address
  662. * | SKB Data | (Unaligned)
  663. * | |
  664. * | |
  665. * | |
  666. * | |
  667. * | |
  668. * |-----------------------------|
  669. */
  670. if (qdf_unlikely((msdu_info->exception_fw)) ||
  671. (vdev->opmode == wlan_op_mode_ocb)) {
  672. align_pad = ((unsigned long) qdf_nbuf_data(nbuf)) & 0x7;
  673. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) < align_pad)) {
  674. DP_STATS_INC(vdev,
  675. tx_i.dropped.headroom_insufficient, 1);
  676. goto failure;
  677. }
  678. if (qdf_nbuf_push_head(nbuf, align_pad) == NULL) {
  679. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  680. "qdf_nbuf_push_head failed");
  681. goto failure;
  682. }
  683. htt_hdr_size = dp_tx_prepare_htt_metadata(vdev, nbuf,
  684. msdu_info->meta_data);
  685. if (htt_hdr_size == 0)
  686. goto failure;
  687. tx_desc->pkt_offset = align_pad + htt_hdr_size;
  688. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  689. is_exception = 1;
  690. }
  691. if (qdf_unlikely(QDF_STATUS_SUCCESS !=
  692. qdf_nbuf_map(soc->osdev, nbuf,
  693. QDF_DMA_TO_DEVICE))) {
  694. /* Handle failure */
  695. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  696. "qdf_nbuf_map failed");
  697. DP_STATS_INC(vdev, tx_i.dropped.dma_error, 1);
  698. goto failure;
  699. }
  700. if (qdf_unlikely(vdev->nawds_enabled)) {
  701. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  702. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  703. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  704. is_exception = 1;
  705. }
  706. }
  707. #if !TQM_BYPASS_WAR
  708. if (is_exception || tx_exc_metadata)
  709. #endif
  710. {
  711. /* Temporary WAR due to TQM VP issues */
  712. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  713. qdf_atomic_inc(&pdev->num_tx_exception);
  714. }
  715. return tx_desc;
  716. failure:
  717. dp_tx_desc_release(tx_desc, desc_pool_id);
  718. return NULL;
  719. }
  720. /**
  721. * dp_tx_prepare_desc() - Allocate and prepare Tx descriptor for multisegment frame
  722. * @vdev: DP vdev handle
  723. * @nbuf: skb
  724. * @msdu_info: Info to be setup in MSDU descriptor and MSDU extension descriptor
  725. * @desc_pool_id : Descriptor Pool ID
  726. *
  727. * Allocate and prepare Tx descriptor with msdu and fragment descritor
  728. * information. For frames wth fragments, allocate and prepare
  729. * an MSDU extension descriptor
  730. *
  731. * Return: Pointer to Tx Descriptor on success,
  732. * NULL on failure
  733. */
  734. static struct dp_tx_desc_s *dp_tx_prepare_desc(struct dp_vdev *vdev,
  735. qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info,
  736. uint8_t desc_pool_id)
  737. {
  738. struct dp_tx_desc_s *tx_desc;
  739. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  740. struct dp_pdev *pdev = vdev->pdev;
  741. struct dp_soc *soc = pdev->soc;
  742. if (dp_tx_pdev_pflow_control(vdev))
  743. return NULL;
  744. /* Allocate software Tx descriptor */
  745. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  746. if (!tx_desc) {
  747. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  748. return NULL;
  749. }
  750. /* Flow control/Congestion Control counters */
  751. qdf_atomic_inc(&pdev->num_tx_outstanding);
  752. /* Initialize the SW tx descriptor */
  753. tx_desc->nbuf = nbuf;
  754. tx_desc->frm_type = msdu_info->frm_type;
  755. tx_desc->tx_encap_type = vdev->tx_encap_type;
  756. tx_desc->vdev = vdev;
  757. tx_desc->pdev = pdev;
  758. tx_desc->pkt_offset = 0;
  759. tx_desc->tso_desc = msdu_info->u.tso_info.curr_seg;
  760. tx_desc->tso_num_desc = msdu_info->u.tso_info.tso_num_seg_list;
  761. dp_tx_trace_pkt(nbuf, tx_desc->id, vdev->vdev_id);
  762. /* Handle scattered frames - TSO/SG/ME */
  763. /* Allocate and prepare an extension descriptor for scattered frames */
  764. msdu_ext_desc = dp_tx_prepare_ext_desc(vdev, msdu_info, desc_pool_id);
  765. if (!msdu_ext_desc) {
  766. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  767. "%s Tx Extension Descriptor Alloc Fail",
  768. __func__);
  769. goto failure;
  770. }
  771. #if TQM_BYPASS_WAR
  772. /* Temporary WAR due to TQM VP issues */
  773. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  774. qdf_atomic_inc(&pdev->num_tx_exception);
  775. #endif
  776. if (qdf_unlikely(msdu_info->exception_fw))
  777. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  778. tx_desc->msdu_ext_desc = msdu_ext_desc;
  779. tx_desc->flags |= DP_TX_DESC_FLAG_FRAG;
  780. return tx_desc;
  781. failure:
  782. dp_tx_desc_release(tx_desc, desc_pool_id);
  783. return NULL;
  784. }
  785. /**
  786. * dp_tx_prepare_raw() - Prepare RAW packet TX
  787. * @vdev: DP vdev handle
  788. * @nbuf: buffer pointer
  789. * @seg_info: Pointer to Segment info Descriptor to be prepared
  790. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension
  791. * descriptor
  792. *
  793. * Return:
  794. */
  795. static qdf_nbuf_t dp_tx_prepare_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  796. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  797. {
  798. qdf_nbuf_t curr_nbuf = NULL;
  799. uint16_t total_len = 0;
  800. qdf_dma_addr_t paddr;
  801. int32_t i;
  802. int32_t mapped_buf_num = 0;
  803. struct dp_tx_sg_info_s *sg_info = &msdu_info->u.sg_info;
  804. qdf_dot3_qosframe_t *qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  805. DP_STATS_INC_PKT(vdev, tx_i.raw.raw_pkt, 1, qdf_nbuf_len(nbuf));
  806. /* SWAR for HW: Enable WEP bit in the AMSDU frames for RAW mode */
  807. if (vdev->raw_mode_war &&
  808. (qos_wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS))
  809. qos_wh->i_fc[1] |= IEEE80211_FC1_WEP;
  810. for (curr_nbuf = nbuf, i = 0; curr_nbuf;
  811. curr_nbuf = qdf_nbuf_next(curr_nbuf), i++) {
  812. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, curr_nbuf,
  813. QDF_DMA_TO_DEVICE)) {
  814. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  815. "%s dma map error ", __func__);
  816. DP_STATS_INC(vdev, tx_i.raw.dma_map_error, 1);
  817. mapped_buf_num = i;
  818. goto error;
  819. }
  820. paddr = qdf_nbuf_get_frag_paddr(curr_nbuf, 0);
  821. seg_info->frags[i].paddr_lo = paddr;
  822. seg_info->frags[i].paddr_hi = ((uint64_t)paddr >> 32);
  823. seg_info->frags[i].len = qdf_nbuf_len(curr_nbuf);
  824. seg_info->frags[i].vaddr = (void *) curr_nbuf;
  825. total_len += qdf_nbuf_len(curr_nbuf);
  826. }
  827. seg_info->frag_cnt = i;
  828. seg_info->total_len = total_len;
  829. seg_info->next = NULL;
  830. sg_info->curr_seg = seg_info;
  831. msdu_info->frm_type = dp_tx_frm_raw;
  832. msdu_info->num_seg = 1;
  833. return nbuf;
  834. error:
  835. i = 0;
  836. while (nbuf) {
  837. curr_nbuf = nbuf;
  838. if (i < mapped_buf_num) {
  839. qdf_nbuf_unmap(vdev->osdev, curr_nbuf, QDF_DMA_TO_DEVICE);
  840. i++;
  841. }
  842. nbuf = qdf_nbuf_next(nbuf);
  843. qdf_nbuf_free(curr_nbuf);
  844. }
  845. return NULL;
  846. }
  847. /**
  848. * dp_tx_hw_enqueue() - Enqueue to TCL HW for transmit
  849. * @soc: DP Soc Handle
  850. * @vdev: DP vdev handle
  851. * @tx_desc: Tx Descriptor Handle
  852. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  853. * @fw_metadata: Metadata to send to Target Firmware along with frame
  854. * @ring_id: Ring ID of H/W ring to which we enqueue the packet
  855. * @tx_exc_metadata: Handle that holds exception path meta data
  856. *
  857. * Gets the next free TCL HW DMA descriptor and sets up required parameters
  858. * from software Tx descriptor
  859. *
  860. * Return:
  861. */
  862. static QDF_STATUS dp_tx_hw_enqueue(struct dp_soc *soc, struct dp_vdev *vdev,
  863. struct dp_tx_desc_s *tx_desc, uint8_t tid,
  864. uint16_t fw_metadata, uint8_t ring_id,
  865. struct cdp_tx_exception_metadata
  866. *tx_exc_metadata)
  867. {
  868. uint8_t type;
  869. uint16_t length;
  870. void *hal_tx_desc, *hal_tx_desc_cached;
  871. qdf_dma_addr_t dma_addr;
  872. uint8_t cached_desc[HAL_TX_DESC_LEN_BYTES];
  873. enum cdp_sec_type sec_type = (tx_exc_metadata ?
  874. tx_exc_metadata->sec_type : vdev->sec_type);
  875. /* Return Buffer Manager ID */
  876. uint8_t bm_id = ring_id;
  877. void *hal_srng = soc->tcl_data_ring[ring_id].hal_srng;
  878. hal_tx_desc_cached = (void *) cached_desc;
  879. qdf_mem_zero(hal_tx_desc_cached, HAL_TX_DESC_LEN_BYTES);
  880. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG) {
  881. length = HAL_TX_EXT_DESC_WITH_META_DATA;
  882. type = HAL_TX_BUF_TYPE_EXT_DESC;
  883. dma_addr = tx_desc->msdu_ext_desc->paddr;
  884. } else {
  885. length = qdf_nbuf_len(tx_desc->nbuf) - tx_desc->pkt_offset;
  886. type = HAL_TX_BUF_TYPE_BUFFER;
  887. dma_addr = qdf_nbuf_mapped_paddr_get(tx_desc->nbuf);
  888. }
  889. hal_tx_desc_set_fw_metadata(hal_tx_desc_cached, fw_metadata);
  890. hal_tx_desc_set_buf_addr(hal_tx_desc_cached,
  891. dma_addr, bm_id, tx_desc->id,
  892. type, soc->hal_soc);
  893. if (!dp_tx_is_desc_id_valid(soc, tx_desc->id))
  894. return QDF_STATUS_E_RESOURCES;
  895. hal_tx_desc_set_buf_length(hal_tx_desc_cached, length);
  896. hal_tx_desc_set_buf_offset(hal_tx_desc_cached, tx_desc->pkt_offset);
  897. hal_tx_desc_set_encap_type(hal_tx_desc_cached, tx_desc->tx_encap_type);
  898. hal_tx_desc_set_lmac_id(soc->hal_soc, hal_tx_desc_cached,
  899. vdev->pdev->lmac_id);
  900. hal_tx_desc_set_search_type(soc->hal_soc, hal_tx_desc_cached,
  901. vdev->search_type);
  902. hal_tx_desc_set_search_index(soc->hal_soc, hal_tx_desc_cached,
  903. vdev->bss_ast_hash);
  904. hal_tx_desc_set_dscp_tid_table_id(soc->hal_soc, hal_tx_desc_cached,
  905. vdev->dscp_tid_map_id);
  906. hal_tx_desc_set_encrypt_type(hal_tx_desc_cached,
  907. sec_type_map[sec_type]);
  908. dp_verbose_debug("length:%d , type = %d, dma_addr %llx, offset %d desc id %u",
  909. length, type, (uint64_t)dma_addr,
  910. tx_desc->pkt_offset, tx_desc->id);
  911. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  912. hal_tx_desc_set_to_fw(hal_tx_desc_cached, 1);
  913. hal_tx_desc_set_addr_search_flags(hal_tx_desc_cached,
  914. vdev->hal_desc_addr_search_flags);
  915. /* verify checksum offload configuration*/
  916. if ((wlan_cfg_get_checksum_offload(soc->wlan_cfg_ctx)) &&
  917. ((qdf_nbuf_get_tx_cksum(tx_desc->nbuf) == QDF_NBUF_TX_CKSUM_TCP_UDP)
  918. || qdf_nbuf_is_tso(tx_desc->nbuf))) {
  919. hal_tx_desc_set_l3_checksum_en(hal_tx_desc_cached, 1);
  920. hal_tx_desc_set_l4_checksum_en(hal_tx_desc_cached, 1);
  921. }
  922. if (tid != HTT_TX_EXT_TID_INVALID)
  923. hal_tx_desc_set_hlos_tid(hal_tx_desc_cached, tid);
  924. if (tx_desc->flags & DP_TX_DESC_FLAG_MESH)
  925. hal_tx_desc_set_mesh_en(hal_tx_desc_cached, 1);
  926. tx_desc->timestamp = qdf_ktime_to_ms(qdf_ktime_get());
  927. /* Sync cached descriptor with HW */
  928. hal_tx_desc = hal_srng_src_get_next(soc->hal_soc, hal_srng);
  929. if (!hal_tx_desc) {
  930. dp_verbose_debug("TCL ring full ring_id:%d", ring_id);
  931. DP_STATS_INC(soc, tx.tcl_ring_full[ring_id], 1);
  932. DP_STATS_INC(vdev, tx_i.dropped.enqueue_fail, 1);
  933. return QDF_STATUS_E_RESOURCES;
  934. }
  935. tx_desc->flags |= DP_TX_DESC_FLAG_QUEUED_TX;
  936. hal_tx_desc_sync(hal_tx_desc_cached, hal_tx_desc);
  937. DP_STATS_INC_PKT(vdev, tx_i.processed, 1, length);
  938. return QDF_STATUS_SUCCESS;
  939. }
  940. /**
  941. * dp_cce_classify() - Classify the frame based on CCE rules
  942. * @vdev: DP vdev handle
  943. * @nbuf: skb
  944. *
  945. * Classify frames based on CCE rules
  946. * Return: bool( true if classified,
  947. * else false)
  948. */
  949. static bool dp_cce_classify(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  950. {
  951. qdf_ether_header_t *eh = NULL;
  952. uint16_t ether_type;
  953. qdf_llc_t *llcHdr;
  954. qdf_nbuf_t nbuf_clone = NULL;
  955. qdf_dot3_qosframe_t *qos_wh = NULL;
  956. /* for mesh packets don't do any classification */
  957. if (qdf_unlikely(vdev->mesh_vdev))
  958. return false;
  959. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  960. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  961. ether_type = eh->ether_type;
  962. llcHdr = (qdf_llc_t *)(nbuf->data +
  963. sizeof(qdf_ether_header_t));
  964. } else {
  965. qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  966. /* For encrypted packets don't do any classification */
  967. if (qdf_unlikely(qos_wh->i_fc[1] & IEEE80211_FC1_WEP))
  968. return false;
  969. if (qdf_unlikely(qos_wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS)) {
  970. if (qdf_unlikely(
  971. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_TODS &&
  972. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_FROMDS)) {
  973. ether_type = *(uint16_t *)(nbuf->data
  974. + QDF_IEEE80211_4ADDR_HDR_LEN
  975. + sizeof(qdf_llc_t)
  976. - sizeof(ether_type));
  977. llcHdr = (qdf_llc_t *)(nbuf->data +
  978. QDF_IEEE80211_4ADDR_HDR_LEN);
  979. } else {
  980. ether_type = *(uint16_t *)(nbuf->data
  981. + QDF_IEEE80211_3ADDR_HDR_LEN
  982. + sizeof(qdf_llc_t)
  983. - sizeof(ether_type));
  984. llcHdr = (qdf_llc_t *)(nbuf->data +
  985. QDF_IEEE80211_3ADDR_HDR_LEN);
  986. }
  987. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr)
  988. && (ether_type ==
  989. qdf_htons(QDF_NBUF_TRAC_EAPOL_ETH_TYPE)))) {
  990. DP_STATS_INC(vdev, tx_i.cce_classified_raw, 1);
  991. return true;
  992. }
  993. }
  994. return false;
  995. }
  996. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr))) {
  997. ether_type = *(uint16_t *)(nbuf->data + 2*QDF_MAC_ADDR_SIZE +
  998. sizeof(*llcHdr));
  999. nbuf_clone = qdf_nbuf_clone(nbuf);
  1000. if (qdf_unlikely(nbuf_clone)) {
  1001. qdf_nbuf_pull_head(nbuf_clone, sizeof(*llcHdr));
  1002. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1003. qdf_nbuf_pull_head(nbuf_clone,
  1004. sizeof(qdf_net_vlanhdr_t));
  1005. }
  1006. }
  1007. } else {
  1008. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1009. nbuf_clone = qdf_nbuf_clone(nbuf);
  1010. if (qdf_unlikely(nbuf_clone)) {
  1011. qdf_nbuf_pull_head(nbuf_clone,
  1012. sizeof(qdf_net_vlanhdr_t));
  1013. }
  1014. }
  1015. }
  1016. if (qdf_unlikely(nbuf_clone))
  1017. nbuf = nbuf_clone;
  1018. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf)
  1019. || qdf_nbuf_is_ipv4_arp_pkt(nbuf)
  1020. || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)
  1021. || qdf_nbuf_is_ipv4_tdls_pkt(nbuf)
  1022. || (qdf_nbuf_is_ipv4_pkt(nbuf)
  1023. && qdf_nbuf_is_ipv4_dhcp_pkt(nbuf))
  1024. || (qdf_nbuf_is_ipv6_pkt(nbuf) &&
  1025. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))) {
  1026. if (qdf_unlikely(nbuf_clone))
  1027. qdf_nbuf_free(nbuf_clone);
  1028. return true;
  1029. }
  1030. if (qdf_unlikely(nbuf_clone))
  1031. qdf_nbuf_free(nbuf_clone);
  1032. return false;
  1033. }
  1034. /**
  1035. * dp_tx_get_tid() - Obtain TID to be used for this frame
  1036. * @vdev: DP vdev handle
  1037. * @nbuf: skb
  1038. *
  1039. * Extract the DSCP or PCP information from frame and map into TID value.
  1040. *
  1041. * Return: void
  1042. */
  1043. static void dp_tx_get_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1044. struct dp_tx_msdu_info_s *msdu_info)
  1045. {
  1046. uint8_t tos = 0, dscp_tid_override = 0;
  1047. uint8_t *hdr_ptr, *L3datap;
  1048. uint8_t is_mcast = 0;
  1049. qdf_ether_header_t *eh = NULL;
  1050. qdf_ethervlan_header_t *evh = NULL;
  1051. uint16_t ether_type;
  1052. qdf_llc_t *llcHdr;
  1053. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  1054. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  1055. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1056. eh = (qdf_ether_header_t *)nbuf->data;
  1057. hdr_ptr = eh->ether_dhost;
  1058. L3datap = hdr_ptr + sizeof(qdf_ether_header_t);
  1059. } else {
  1060. qdf_dot3_qosframe_t *qos_wh =
  1061. (qdf_dot3_qosframe_t *) nbuf->data;
  1062. msdu_info->tid = qos_wh->i_fc[0] & DP_FC0_SUBTYPE_QOS ?
  1063. qos_wh->i_qos[0] & DP_QOS_TID : 0;
  1064. return;
  1065. }
  1066. is_mcast = DP_FRAME_IS_MULTICAST(hdr_ptr);
  1067. ether_type = eh->ether_type;
  1068. llcHdr = (qdf_llc_t *)(nbuf->data + sizeof(qdf_ether_header_t));
  1069. /*
  1070. * Check if packet is dot3 or eth2 type.
  1071. */
  1072. if (DP_FRAME_IS_LLC(ether_type) && DP_FRAME_IS_SNAP(llcHdr)) {
  1073. ether_type = (uint16_t)*(nbuf->data + 2*QDF_MAC_ADDR_SIZE +
  1074. sizeof(*llcHdr));
  1075. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1076. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t) +
  1077. sizeof(*llcHdr);
  1078. ether_type = (uint16_t)*(nbuf->data + 2*QDF_MAC_ADDR_SIZE
  1079. + sizeof(*llcHdr) +
  1080. sizeof(qdf_net_vlanhdr_t));
  1081. } else {
  1082. L3datap = hdr_ptr + sizeof(qdf_ether_header_t) +
  1083. sizeof(*llcHdr);
  1084. }
  1085. } else {
  1086. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1087. evh = (qdf_ethervlan_header_t *) eh;
  1088. ether_type = evh->ether_type;
  1089. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t);
  1090. }
  1091. }
  1092. /*
  1093. * Find priority from IP TOS DSCP field
  1094. */
  1095. if (qdf_nbuf_is_ipv4_pkt(nbuf)) {
  1096. qdf_net_iphdr_t *ip = (qdf_net_iphdr_t *) L3datap;
  1097. if (qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) {
  1098. /* Only for unicast frames */
  1099. if (!is_mcast) {
  1100. /* send it on VO queue */
  1101. msdu_info->tid = DP_VO_TID;
  1102. }
  1103. } else {
  1104. /*
  1105. * IP frame: exclude ECN bits 0-1 and map DSCP bits 2-7
  1106. * from TOS byte.
  1107. */
  1108. tos = ip->ip_tos;
  1109. dscp_tid_override = 1;
  1110. }
  1111. } else if (qdf_nbuf_is_ipv6_pkt(nbuf)) {
  1112. /* TODO
  1113. * use flowlabel
  1114. *igmpmld cases to be handled in phase 2
  1115. */
  1116. unsigned long ver_pri_flowlabel;
  1117. unsigned long pri;
  1118. ver_pri_flowlabel = *(unsigned long *) L3datap;
  1119. pri = (ntohl(ver_pri_flowlabel) & IPV6_FLOWINFO_PRIORITY) >>
  1120. DP_IPV6_PRIORITY_SHIFT;
  1121. tos = pri;
  1122. dscp_tid_override = 1;
  1123. } else if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf))
  1124. msdu_info->tid = DP_VO_TID;
  1125. else if (qdf_nbuf_is_ipv4_arp_pkt(nbuf)) {
  1126. /* Only for unicast frames */
  1127. if (!is_mcast) {
  1128. /* send ucast arp on VO queue */
  1129. msdu_info->tid = DP_VO_TID;
  1130. }
  1131. }
  1132. /*
  1133. * Assign all MCAST packets to BE
  1134. */
  1135. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1136. if (is_mcast) {
  1137. tos = 0;
  1138. dscp_tid_override = 1;
  1139. }
  1140. }
  1141. if (dscp_tid_override == 1) {
  1142. tos = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  1143. msdu_info->tid = pdev->dscp_tid_map[vdev->dscp_tid_map_id][tos];
  1144. }
  1145. if (msdu_info->tid >= CDP_MAX_DATA_TIDS)
  1146. msdu_info->tid = CDP_MAX_DATA_TIDS - 1;
  1147. return;
  1148. }
  1149. /**
  1150. * dp_tx_classify_tid() - Obtain TID to be used for this frame
  1151. * @vdev: DP vdev handle
  1152. * @nbuf: skb
  1153. *
  1154. * Software based TID classification is required when more than 2 DSCP-TID
  1155. * mapping tables are needed.
  1156. * Hardware supports 2 DSCP-TID mapping tables for HKv1 and 48 for HKv2.
  1157. *
  1158. * Return: void
  1159. */
  1160. static void dp_tx_classify_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1161. struct dp_tx_msdu_info_s *msdu_info)
  1162. {
  1163. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  1164. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  1165. if (pdev->soc && vdev->dscp_tid_map_id < pdev->soc->num_hw_dscp_tid_map)
  1166. return;
  1167. /* for mesh packets don't do any classification */
  1168. if (qdf_unlikely(vdev->mesh_vdev))
  1169. return;
  1170. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1171. }
  1172. #ifdef FEATURE_WLAN_TDLS
  1173. /**
  1174. * dp_tx_update_tdls_flags() - Update descriptor flags for TDLS frame
  1175. * @tx_desc: TX descriptor
  1176. *
  1177. * Return: None
  1178. */
  1179. static void dp_tx_update_tdls_flags(struct dp_tx_desc_s *tx_desc)
  1180. {
  1181. if (tx_desc->vdev) {
  1182. if (tx_desc->vdev->is_tdls_frame) {
  1183. tx_desc->flags |= DP_TX_DESC_FLAG_TDLS_FRAME;
  1184. tx_desc->vdev->is_tdls_frame = false;
  1185. }
  1186. }
  1187. }
  1188. /**
  1189. * dp_non_std_tx_comp_free_buff() - Free the non std tx packet buffer
  1190. * @tx_desc: TX descriptor
  1191. * @vdev: datapath vdev handle
  1192. *
  1193. * Return: None
  1194. */
  1195. static void dp_non_std_tx_comp_free_buff(struct dp_tx_desc_s *tx_desc,
  1196. struct dp_vdev *vdev)
  1197. {
  1198. struct hal_tx_completion_status ts = {0};
  1199. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1200. hal_tx_comp_get_status(&tx_desc->comp, &ts, vdev->pdev->soc->hal_soc);
  1201. if (vdev->tx_non_std_data_callback.func) {
  1202. qdf_nbuf_set_next(tx_desc->nbuf, NULL);
  1203. vdev->tx_non_std_data_callback.func(
  1204. vdev->tx_non_std_data_callback.ctxt,
  1205. nbuf, ts.status);
  1206. return;
  1207. }
  1208. }
  1209. #else
  1210. static inline void dp_tx_update_tdls_flags(struct dp_tx_desc_s *tx_desc)
  1211. {
  1212. }
  1213. static inline void dp_non_std_tx_comp_free_buff(struct dp_tx_desc_s *tx_desc,
  1214. struct dp_vdev *vdev)
  1215. {
  1216. }
  1217. #endif
  1218. /**
  1219. * dp_tx_send_msdu_single() - Setup descriptor and enqueue single MSDU to TCL
  1220. * @vdev: DP vdev handle
  1221. * @nbuf: skb
  1222. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1223. * @meta_data: Metadata to the fw
  1224. * @tx_q: Tx queue to be used for this Tx frame
  1225. * @peer_id: peer_id of the peer in case of NAWDS frames
  1226. * @tx_exc_metadata: Handle that holds exception path metadata
  1227. *
  1228. * Return: NULL on success,
  1229. * nbuf when it fails to send
  1230. */
  1231. static qdf_nbuf_t dp_tx_send_msdu_single(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1232. struct dp_tx_msdu_info_s *msdu_info, uint16_t peer_id,
  1233. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1234. {
  1235. struct dp_pdev *pdev = vdev->pdev;
  1236. struct dp_soc *soc = pdev->soc;
  1237. struct dp_tx_desc_s *tx_desc;
  1238. QDF_STATUS status;
  1239. struct dp_tx_queue *tx_q = &(msdu_info->tx_queue);
  1240. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1241. uint16_t htt_tcl_metadata = 0;
  1242. uint8_t tid = msdu_info->tid;
  1243. struct cdp_tid_tx_stats *tid_stats = NULL;
  1244. /* Setup Tx descriptor for an MSDU, and MSDU extension descriptor */
  1245. tx_desc = dp_tx_prepare_desc_single(vdev, nbuf, tx_q->desc_pool_id,
  1246. msdu_info, tx_exc_metadata);
  1247. if (!tx_desc) {
  1248. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1249. "%s Tx_desc prepare Fail vdev %pK queue %d",
  1250. __func__, vdev, tx_q->desc_pool_id);
  1251. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1252. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[msdu_info->tid];
  1253. tid_stats->swdrop_cnt[TX_DESC_ERR]++;
  1254. return nbuf;
  1255. }
  1256. if (qdf_unlikely(soc->cce_disable)) {
  1257. if (dp_cce_classify(vdev, nbuf) == true) {
  1258. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1259. tid = DP_VO_TID;
  1260. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1261. }
  1262. }
  1263. dp_tx_update_tdls_flags(tx_desc);
  1264. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1265. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1266. "%s %d : HAL RING Access Failed -- %pK",
  1267. __func__, __LINE__, hal_srng);
  1268. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1269. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[msdu_info->tid];
  1270. tid_stats->swdrop_cnt[TX_HAL_RING_ACCESS_ERR]++;
  1271. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1272. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1273. qdf_nbuf_unmap(vdev->osdev, nbuf, QDF_DMA_TO_DEVICE);
  1274. goto fail_return;
  1275. }
  1276. if (qdf_unlikely(peer_id == DP_INVALID_PEER)) {
  1277. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1278. HTT_TX_TCL_METADATA_HOST_INSPECTED_SET(htt_tcl_metadata, 1);
  1279. } else if (qdf_unlikely(peer_id != HTT_INVALID_PEER)) {
  1280. HTT_TX_TCL_METADATA_TYPE_SET(htt_tcl_metadata,
  1281. HTT_TCL_METADATA_TYPE_PEER_BASED);
  1282. HTT_TX_TCL_METADATA_PEER_ID_SET(htt_tcl_metadata,
  1283. peer_id);
  1284. } else
  1285. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1286. if (msdu_info->exception_fw) {
  1287. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  1288. }
  1289. /* Enqueue the Tx MSDU descriptor to HW for transmit */
  1290. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, tid,
  1291. htt_tcl_metadata, tx_q->ring_id, tx_exc_metadata);
  1292. if (status != QDF_STATUS_SUCCESS) {
  1293. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1294. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d",
  1295. __func__, tx_desc, tx_q->ring_id);
  1296. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1297. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[msdu_info->tid];
  1298. tid_stats->swdrop_cnt[TX_HW_ENQUEUE]++;
  1299. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1300. qdf_nbuf_unmap(vdev->osdev, nbuf, QDF_DMA_TO_DEVICE);
  1301. goto fail_return;
  1302. }
  1303. nbuf = NULL;
  1304. fail_return:
  1305. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1306. hal_srng_access_end(soc->hal_soc, hal_srng);
  1307. hif_pm_runtime_put(soc->hif_handle);
  1308. } else {
  1309. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1310. }
  1311. return nbuf;
  1312. }
  1313. /**
  1314. * dp_tx_send_msdu_multiple() - Enqueue multiple MSDUs
  1315. * @vdev: DP vdev handle
  1316. * @nbuf: skb
  1317. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  1318. *
  1319. * Prepare descriptors for multiple MSDUs (TSO segments) and enqueue to TCL
  1320. *
  1321. * Return: NULL on success,
  1322. * nbuf when it fails to send
  1323. */
  1324. #if QDF_LOCK_STATS
  1325. static noinline
  1326. #else
  1327. static
  1328. #endif
  1329. qdf_nbuf_t dp_tx_send_msdu_multiple(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1330. struct dp_tx_msdu_info_s *msdu_info)
  1331. {
  1332. uint8_t i;
  1333. struct dp_pdev *pdev = vdev->pdev;
  1334. struct dp_soc *soc = pdev->soc;
  1335. struct dp_tx_desc_s *tx_desc;
  1336. bool is_cce_classified = false;
  1337. QDF_STATUS status;
  1338. uint16_t htt_tcl_metadata = 0;
  1339. struct dp_tx_queue *tx_q = &msdu_info->tx_queue;
  1340. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1341. struct cdp_tid_tx_stats *tid_stats = NULL;
  1342. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1343. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1344. "%s %d : HAL RING Access Failed -- %pK",
  1345. __func__, __LINE__, hal_srng);
  1346. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1347. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[msdu_info->tid];
  1348. tid_stats->swdrop_cnt[TX_HAL_RING_ACCESS_ERR]++;
  1349. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1350. return nbuf;
  1351. }
  1352. if (qdf_unlikely(soc->cce_disable)) {
  1353. is_cce_classified = dp_cce_classify(vdev, nbuf);
  1354. if (is_cce_classified) {
  1355. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1356. msdu_info->tid = DP_VO_TID;
  1357. }
  1358. }
  1359. if (msdu_info->frm_type == dp_tx_frm_me)
  1360. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1361. i = 0;
  1362. /* Print statement to track i and num_seg */
  1363. /*
  1364. * For each segment (maps to 1 MSDU) , prepare software and hardware
  1365. * descriptors using information in msdu_info
  1366. */
  1367. while (i < msdu_info->num_seg) {
  1368. /*
  1369. * Setup Tx descriptor for an MSDU, and MSDU extension
  1370. * descriptor
  1371. */
  1372. tx_desc = dp_tx_prepare_desc(vdev, nbuf, msdu_info,
  1373. tx_q->desc_pool_id);
  1374. if (!tx_desc) {
  1375. if (msdu_info->frm_type == dp_tx_frm_me) {
  1376. dp_tx_me_free_buf(pdev,
  1377. (void *)(msdu_info->u.sg_info
  1378. .curr_seg->frags[0].vaddr));
  1379. }
  1380. goto done;
  1381. }
  1382. if (msdu_info->frm_type == dp_tx_frm_me) {
  1383. tx_desc->me_buffer =
  1384. msdu_info->u.sg_info.curr_seg->frags[0].vaddr;
  1385. tx_desc->flags |= DP_TX_DESC_FLAG_ME;
  1386. }
  1387. if (is_cce_classified)
  1388. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1389. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1390. if (msdu_info->exception_fw) {
  1391. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  1392. }
  1393. /*
  1394. * Enqueue the Tx MSDU descriptor to HW for transmit
  1395. */
  1396. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, msdu_info->tid,
  1397. htt_tcl_metadata, tx_q->ring_id, NULL);
  1398. if (status != QDF_STATUS_SUCCESS) {
  1399. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1400. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d",
  1401. __func__, tx_desc, tx_q->ring_id);
  1402. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1403. tid_stats = &pdev->stats.tid_stats.
  1404. tid_tx_stats[msdu_info->tid];
  1405. tid_stats->swdrop_cnt[TX_HW_ENQUEUE]++;
  1406. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  1407. dp_tx_me_free_buf(pdev, tx_desc->me_buffer);
  1408. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1409. goto done;
  1410. }
  1411. /*
  1412. * TODO
  1413. * if tso_info structure can be modified to have curr_seg
  1414. * as first element, following 2 blocks of code (for TSO and SG)
  1415. * can be combined into 1
  1416. */
  1417. /*
  1418. * For frames with multiple segments (TSO, ME), jump to next
  1419. * segment.
  1420. */
  1421. if (msdu_info->frm_type == dp_tx_frm_tso) {
  1422. if (msdu_info->u.tso_info.curr_seg->next) {
  1423. msdu_info->u.tso_info.curr_seg =
  1424. msdu_info->u.tso_info.curr_seg->next;
  1425. /*
  1426. * If this is a jumbo nbuf, then increment the number of
  1427. * nbuf users for each additional segment of the msdu.
  1428. * This will ensure that the skb is freed only after
  1429. * receiving tx completion for all segments of an nbuf
  1430. */
  1431. qdf_nbuf_inc_users(nbuf);
  1432. /* Check with MCL if this is needed */
  1433. /* nbuf = msdu_info->u.tso_info.curr_seg->nbuf; */
  1434. }
  1435. }
  1436. /*
  1437. * For Multicast-Unicast converted packets,
  1438. * each converted frame (for a client) is represented as
  1439. * 1 segment
  1440. */
  1441. if ((msdu_info->frm_type == dp_tx_frm_sg) ||
  1442. (msdu_info->frm_type == dp_tx_frm_me)) {
  1443. if (msdu_info->u.sg_info.curr_seg->next) {
  1444. msdu_info->u.sg_info.curr_seg =
  1445. msdu_info->u.sg_info.curr_seg->next;
  1446. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1447. }
  1448. }
  1449. i++;
  1450. }
  1451. nbuf = NULL;
  1452. done:
  1453. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1454. hal_srng_access_end(soc->hal_soc, hal_srng);
  1455. hif_pm_runtime_put(soc->hif_handle);
  1456. } else {
  1457. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1458. }
  1459. return nbuf;
  1460. }
  1461. /**
  1462. * dp_tx_prepare_sg()- Extract SG info from NBUF and prepare msdu_info
  1463. * for SG frames
  1464. * @vdev: DP vdev handle
  1465. * @nbuf: skb
  1466. * @seg_info: Pointer to Segment info Descriptor to be prepared
  1467. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1468. *
  1469. * Return: NULL on success,
  1470. * nbuf when it fails to send
  1471. */
  1472. static qdf_nbuf_t dp_tx_prepare_sg(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1473. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  1474. {
  1475. uint32_t cur_frag, nr_frags;
  1476. qdf_dma_addr_t paddr;
  1477. struct dp_tx_sg_info_s *sg_info;
  1478. sg_info = &msdu_info->u.sg_info;
  1479. nr_frags = qdf_nbuf_get_nr_frags(nbuf);
  1480. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, nbuf,
  1481. QDF_DMA_TO_DEVICE)) {
  1482. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1483. "dma map error");
  1484. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1485. qdf_nbuf_free(nbuf);
  1486. return NULL;
  1487. }
  1488. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1489. seg_info->frags[0].paddr_lo = paddr;
  1490. seg_info->frags[0].paddr_hi = ((uint64_t) paddr) >> 32;
  1491. seg_info->frags[0].len = qdf_nbuf_headlen(nbuf);
  1492. seg_info->frags[0].vaddr = (void *) nbuf;
  1493. for (cur_frag = 0; cur_frag < nr_frags; cur_frag++) {
  1494. if (QDF_STATUS_E_FAILURE == qdf_nbuf_frag_map(vdev->osdev,
  1495. nbuf, 0, QDF_DMA_TO_DEVICE, cur_frag)) {
  1496. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1497. "frag dma map error");
  1498. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1499. qdf_nbuf_free(nbuf);
  1500. return NULL;
  1501. }
  1502. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1503. seg_info->frags[cur_frag + 1].paddr_lo = paddr;
  1504. seg_info->frags[cur_frag + 1].paddr_hi =
  1505. ((uint64_t) paddr) >> 32;
  1506. seg_info->frags[cur_frag + 1].len =
  1507. qdf_nbuf_get_frag_size(nbuf, cur_frag);
  1508. }
  1509. seg_info->frag_cnt = (cur_frag + 1);
  1510. seg_info->total_len = qdf_nbuf_len(nbuf);
  1511. seg_info->next = NULL;
  1512. sg_info->curr_seg = seg_info;
  1513. msdu_info->frm_type = dp_tx_frm_sg;
  1514. msdu_info->num_seg = 1;
  1515. return nbuf;
  1516. }
  1517. #ifdef MESH_MODE_SUPPORT
  1518. /**
  1519. * dp_tx_extract_mesh_meta_data()- Extract mesh meta hdr info from nbuf
  1520. and prepare msdu_info for mesh frames.
  1521. * @vdev: DP vdev handle
  1522. * @nbuf: skb
  1523. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1524. *
  1525. * Return: NULL on failure,
  1526. * nbuf when extracted successfully
  1527. */
  1528. static
  1529. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1530. struct dp_tx_msdu_info_s *msdu_info)
  1531. {
  1532. struct meta_hdr_s *mhdr;
  1533. struct htt_tx_msdu_desc_ext2_t *meta_data =
  1534. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  1535. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1536. if (CB_FTYPE_MESH_TX_INFO != qdf_nbuf_get_tx_ftype(nbuf)) {
  1537. msdu_info->exception_fw = 0;
  1538. goto remove_meta_hdr;
  1539. }
  1540. msdu_info->exception_fw = 1;
  1541. qdf_mem_zero(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t));
  1542. meta_data->host_tx_desc_pool = 1;
  1543. meta_data->update_peer_cache = 1;
  1544. meta_data->learning_frame = 1;
  1545. if (!(mhdr->flags & METAHDR_FLAG_AUTO_RATE)) {
  1546. meta_data->power = mhdr->power;
  1547. meta_data->mcs_mask = 1 << mhdr->rate_info[0].mcs;
  1548. meta_data->nss_mask = 1 << mhdr->rate_info[0].nss;
  1549. meta_data->pream_type = mhdr->rate_info[0].preamble_type;
  1550. meta_data->retry_limit = mhdr->rate_info[0].max_tries;
  1551. meta_data->dyn_bw = 1;
  1552. meta_data->valid_pwr = 1;
  1553. meta_data->valid_mcs_mask = 1;
  1554. meta_data->valid_nss_mask = 1;
  1555. meta_data->valid_preamble_type = 1;
  1556. meta_data->valid_retries = 1;
  1557. meta_data->valid_bw_info = 1;
  1558. }
  1559. if (mhdr->flags & METAHDR_FLAG_NOENCRYPT) {
  1560. meta_data->encrypt_type = 0;
  1561. meta_data->valid_encrypt_type = 1;
  1562. meta_data->learning_frame = 0;
  1563. }
  1564. meta_data->valid_key_flags = 1;
  1565. meta_data->key_flags = (mhdr->keyix & 0x3);
  1566. remove_meta_hdr:
  1567. if (qdf_nbuf_pull_head(nbuf, sizeof(struct meta_hdr_s)) == NULL) {
  1568. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1569. "qdf_nbuf_pull_head failed");
  1570. qdf_nbuf_free(nbuf);
  1571. return NULL;
  1572. }
  1573. msdu_info->tid = qdf_nbuf_get_priority(nbuf);
  1574. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1575. "%s , Meta hdr %0x %0x %0x %0x %0x %0x"
  1576. " tid %d to_fw %d",
  1577. __func__, msdu_info->meta_data[0],
  1578. msdu_info->meta_data[1],
  1579. msdu_info->meta_data[2],
  1580. msdu_info->meta_data[3],
  1581. msdu_info->meta_data[4],
  1582. msdu_info->meta_data[5],
  1583. msdu_info->tid, msdu_info->exception_fw);
  1584. return nbuf;
  1585. }
  1586. #else
  1587. static
  1588. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1589. struct dp_tx_msdu_info_s *msdu_info)
  1590. {
  1591. return nbuf;
  1592. }
  1593. #endif
  1594. #ifdef DP_FEATURE_NAWDS_TX
  1595. /**
  1596. * dp_tx_prepare_nawds(): Tramit NAWDS frames
  1597. * @vdev: dp_vdev handle
  1598. * @nbuf: skb
  1599. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1600. * @tx_q: Tx queue to be used for this Tx frame
  1601. * @meta_data: Meta date for mesh
  1602. * @peer_id: peer_id of the peer in case of NAWDS frames
  1603. *
  1604. * return: NULL on success nbuf on failure
  1605. */
  1606. static qdf_nbuf_t dp_tx_prepare_nawds(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1607. struct dp_tx_msdu_info_s *msdu_info)
  1608. {
  1609. struct dp_peer *peer = NULL;
  1610. struct dp_soc *soc = vdev->pdev->soc;
  1611. struct dp_ast_entry *ast_entry = NULL;
  1612. qdf_ether_header_t *eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1613. uint16_t peer_id = HTT_INVALID_PEER;
  1614. struct dp_peer *sa_peer = NULL;
  1615. qdf_nbuf_t nbuf_copy;
  1616. qdf_spin_lock_bh(&(soc->ast_lock));
  1617. ast_entry = dp_peer_ast_hash_find_by_pdevid
  1618. (soc,
  1619. (uint8_t *)(eh->ether_shost),
  1620. vdev->pdev->pdev_id);
  1621. if (ast_entry)
  1622. sa_peer = ast_entry->peer;
  1623. qdf_spin_unlock_bh(&(soc->ast_lock));
  1624. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1625. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  1626. (peer->nawds_enabled)) {
  1627. if (sa_peer == peer) {
  1628. QDF_TRACE(QDF_MODULE_ID_DP,
  1629. QDF_TRACE_LEVEL_DEBUG,
  1630. " %s: broadcast multicast packet",
  1631. __func__);
  1632. DP_STATS_INC(peer, tx.nawds_mcast_drop, 1);
  1633. continue;
  1634. }
  1635. nbuf_copy = qdf_nbuf_copy(nbuf);
  1636. if (!nbuf_copy) {
  1637. QDF_TRACE(QDF_MODULE_ID_DP,
  1638. QDF_TRACE_LEVEL_ERROR,
  1639. "nbuf copy failed");
  1640. }
  1641. peer_id = peer->peer_ids[0];
  1642. nbuf_copy = dp_tx_send_msdu_single(vdev, nbuf_copy,
  1643. msdu_info, peer_id, NULL);
  1644. if (nbuf_copy) {
  1645. qdf_nbuf_free(nbuf_copy);
  1646. continue;
  1647. }
  1648. DP_STATS_INC_PKT(peer, tx.nawds_mcast,
  1649. 1, qdf_nbuf_len(nbuf));
  1650. }
  1651. }
  1652. if (peer_id == HTT_INVALID_PEER)
  1653. return nbuf;
  1654. return NULL;
  1655. }
  1656. #endif
  1657. /**
  1658. * dp_check_exc_metadata() - Checks if parameters are valid
  1659. * @tx_exc - holds all exception path parameters
  1660. *
  1661. * Returns true when all the parameters are valid else false
  1662. *
  1663. */
  1664. static bool dp_check_exc_metadata(struct cdp_tx_exception_metadata *tx_exc)
  1665. {
  1666. if ((tx_exc->tid > DP_MAX_TIDS && tx_exc->tid != HTT_INVALID_TID) ||
  1667. tx_exc->tx_encap_type > htt_cmn_pkt_num_types ||
  1668. tx_exc->sec_type > cdp_num_sec_types) {
  1669. return false;
  1670. }
  1671. return true;
  1672. }
  1673. /**
  1674. * dp_tx_send_exception() - Transmit a frame on a given VAP in exception path
  1675. * @vap_dev: DP vdev handle
  1676. * @nbuf: skb
  1677. * @tx_exc_metadata: Handle that holds exception path meta data
  1678. *
  1679. * Entry point for Core Tx layer (DP_TX) invoked from
  1680. * hard_start_xmit in OSIF/HDD to transmit frames through fw
  1681. *
  1682. * Return: NULL on success,
  1683. * nbuf when it fails to send
  1684. */
  1685. qdf_nbuf_t dp_tx_send_exception(void *vap_dev, qdf_nbuf_t nbuf,
  1686. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1687. {
  1688. qdf_ether_header_t *eh = NULL;
  1689. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1690. struct dp_tx_msdu_info_s msdu_info;
  1691. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  1692. msdu_info.tid = tx_exc_metadata->tid;
  1693. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1694. dp_verbose_debug("skb %pM", nbuf->data);
  1695. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1696. if (qdf_unlikely(!dp_check_exc_metadata(tx_exc_metadata))) {
  1697. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1698. "Invalid parameters in exception path");
  1699. goto fail;
  1700. }
  1701. /* Basic sanity checks for unsupported packets */
  1702. /* MESH mode */
  1703. if (qdf_unlikely(vdev->mesh_vdev)) {
  1704. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1705. "Mesh mode is not supported in exception path");
  1706. goto fail;
  1707. }
  1708. /* TSO or SG */
  1709. if (qdf_unlikely(qdf_nbuf_is_tso(nbuf)) ||
  1710. qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1711. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1712. "TSO and SG are not supported in exception path");
  1713. goto fail;
  1714. }
  1715. /* RAW */
  1716. if (qdf_unlikely(tx_exc_metadata->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1717. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1718. "Raw frame is not supported in exception path");
  1719. goto fail;
  1720. }
  1721. /* Mcast enhancement*/
  1722. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1723. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) &&
  1724. !DP_FRAME_IS_BROADCAST((eh)->ether_dhost)) {
  1725. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1726. "Ignoring mcast_enhancement_en which is set and sending the mcast packet to the FW");
  1727. }
  1728. }
  1729. /*
  1730. * Get HW Queue to use for this frame.
  1731. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1732. * dedicated for data and 1 for command.
  1733. * "queue_id" maps to one hardware ring.
  1734. * With each ring, we also associate a unique Tx descriptor pool
  1735. * to minimize lock contention for these resources.
  1736. */
  1737. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1738. /* Single linear frame */
  1739. /*
  1740. * If nbuf is a simple linear frame, use send_single function to
  1741. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1742. * SRNG. There is no need to setup a MSDU extension descriptor.
  1743. */
  1744. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info,
  1745. tx_exc_metadata->peer_id, tx_exc_metadata);
  1746. return nbuf;
  1747. fail:
  1748. dp_verbose_debug("pkt send failed");
  1749. return nbuf;
  1750. }
  1751. /**
  1752. * dp_tx_send_mesh() - Transmit mesh frame on a given VAP
  1753. * @vap_dev: DP vdev handle
  1754. * @nbuf: skb
  1755. *
  1756. * Entry point for Core Tx layer (DP_TX) invoked from
  1757. * hard_start_xmit in OSIF/HDD
  1758. *
  1759. * Return: NULL on success,
  1760. * nbuf when it fails to send
  1761. */
  1762. #ifdef MESH_MODE_SUPPORT
  1763. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1764. {
  1765. struct meta_hdr_s *mhdr;
  1766. qdf_nbuf_t nbuf_mesh = NULL;
  1767. qdf_nbuf_t nbuf_clone = NULL;
  1768. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1769. uint8_t no_enc_frame = 0;
  1770. nbuf_mesh = qdf_nbuf_unshare(nbuf);
  1771. if (!nbuf_mesh) {
  1772. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1773. "qdf_nbuf_unshare failed");
  1774. return nbuf;
  1775. }
  1776. nbuf = nbuf_mesh;
  1777. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1778. if ((vdev->sec_type != cdp_sec_type_none) &&
  1779. (mhdr->flags & METAHDR_FLAG_NOENCRYPT))
  1780. no_enc_frame = 1;
  1781. if (mhdr->flags & METAHDR_FLAG_NOQOS)
  1782. qdf_nbuf_set_priority(nbuf, HTT_TX_EXT_TID_NON_QOS_MCAST_BCAST);
  1783. if ((mhdr->flags & METAHDR_FLAG_INFO_UPDATED) &&
  1784. !no_enc_frame) {
  1785. nbuf_clone = qdf_nbuf_clone(nbuf);
  1786. if (!nbuf_clone) {
  1787. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1788. "qdf_nbuf_clone failed");
  1789. return nbuf;
  1790. }
  1791. qdf_nbuf_set_tx_ftype(nbuf_clone, CB_FTYPE_MESH_TX_INFO);
  1792. }
  1793. if (nbuf_clone) {
  1794. if (!dp_tx_send(vap_dev, nbuf_clone)) {
  1795. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1796. } else {
  1797. qdf_nbuf_free(nbuf_clone);
  1798. }
  1799. }
  1800. if (no_enc_frame)
  1801. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_MESH_TX_INFO);
  1802. else
  1803. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_INVALID);
  1804. nbuf = dp_tx_send(vap_dev, nbuf);
  1805. if ((!nbuf) && no_enc_frame) {
  1806. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1807. }
  1808. return nbuf;
  1809. }
  1810. #else
  1811. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1812. {
  1813. return dp_tx_send(vap_dev, nbuf);
  1814. }
  1815. #endif
  1816. /**
  1817. * dp_tx_send() - Transmit a frame on a given VAP
  1818. * @vap_dev: DP vdev handle
  1819. * @nbuf: skb
  1820. *
  1821. * Entry point for Core Tx layer (DP_TX) invoked from
  1822. * hard_start_xmit in OSIF/HDD or from dp_rx_process for intravap forwarding
  1823. * cases
  1824. *
  1825. * Return: NULL on success,
  1826. * nbuf when it fails to send
  1827. */
  1828. qdf_nbuf_t dp_tx_send(void *vap_dev, qdf_nbuf_t nbuf)
  1829. {
  1830. qdf_ether_header_t *eh = NULL;
  1831. struct dp_tx_msdu_info_s msdu_info;
  1832. struct dp_tx_seg_info_s seg_info;
  1833. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1834. uint16_t peer_id = HTT_INVALID_PEER;
  1835. qdf_nbuf_t nbuf_mesh = NULL;
  1836. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  1837. qdf_mem_zero(&seg_info, sizeof(seg_info));
  1838. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1839. dp_verbose_debug("skb %pM", nbuf->data);
  1840. /*
  1841. * Set Default Host TID value to invalid TID
  1842. * (TID override disabled)
  1843. */
  1844. msdu_info.tid = HTT_TX_EXT_TID_INVALID;
  1845. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1846. if (qdf_unlikely(vdev->mesh_vdev)) {
  1847. nbuf_mesh = dp_tx_extract_mesh_meta_data(vdev, nbuf,
  1848. &msdu_info);
  1849. if (!nbuf_mesh) {
  1850. dp_verbose_debug("Extracting mesh metadata failed");
  1851. return nbuf;
  1852. }
  1853. nbuf = nbuf_mesh;
  1854. }
  1855. /*
  1856. * Get HW Queue to use for this frame.
  1857. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1858. * dedicated for data and 1 for command.
  1859. * "queue_id" maps to one hardware ring.
  1860. * With each ring, we also associate a unique Tx descriptor pool
  1861. * to minimize lock contention for these resources.
  1862. */
  1863. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1864. /*
  1865. * TCL H/W supports 2 DSCP-TID mapping tables.
  1866. * Table 1 - Default DSCP-TID mapping table
  1867. * Table 2 - 1 DSCP-TID override table
  1868. *
  1869. * If we need a different DSCP-TID mapping for this vap,
  1870. * call tid_classify to extract DSCP/ToS from frame and
  1871. * map to a TID and store in msdu_info. This is later used
  1872. * to fill in TCL Input descriptor (per-packet TID override).
  1873. */
  1874. dp_tx_classify_tid(vdev, nbuf, &msdu_info);
  1875. /*
  1876. * Classify the frame and call corresponding
  1877. * "prepare" function which extracts the segment (TSO)
  1878. * and fragmentation information (for TSO , SG, ME, or Raw)
  1879. * into MSDU_INFO structure which is later used to fill
  1880. * SW and HW descriptors.
  1881. */
  1882. if (qdf_nbuf_is_tso(nbuf)) {
  1883. dp_verbose_debug("TSO frame %pK", vdev);
  1884. DP_STATS_INC_PKT(vdev, tx_i.tso.tso_pkt, 1,
  1885. qdf_nbuf_len(nbuf));
  1886. if (dp_tx_prepare_tso(vdev, nbuf, &msdu_info)) {
  1887. DP_STATS_INC_PKT(vdev, tx_i.tso.dropped_host, 1,
  1888. qdf_nbuf_len(nbuf));
  1889. return nbuf;
  1890. }
  1891. goto send_multiple;
  1892. }
  1893. /* SG */
  1894. if (qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1895. nbuf = dp_tx_prepare_sg(vdev, nbuf, &seg_info, &msdu_info);
  1896. if (!nbuf)
  1897. return NULL;
  1898. dp_verbose_debug("non-TSO SG frame %pK", vdev);
  1899. DP_STATS_INC_PKT(vdev, tx_i.sg.sg_pkt, 1,
  1900. qdf_nbuf_len(nbuf));
  1901. goto send_multiple;
  1902. }
  1903. #ifdef ATH_SUPPORT_IQUE
  1904. /* Mcast to Ucast Conversion*/
  1905. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1906. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1907. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) &&
  1908. !DP_FRAME_IS_BROADCAST((eh)->ether_dhost)) {
  1909. dp_verbose_debug("Mcast frm for ME %pK", vdev);
  1910. DP_STATS_INC_PKT(vdev,
  1911. tx_i.mcast_en.mcast_pkt, 1,
  1912. qdf_nbuf_len(nbuf));
  1913. if (dp_tx_prepare_send_me(vdev, nbuf) ==
  1914. QDF_STATUS_SUCCESS) {
  1915. return NULL;
  1916. }
  1917. }
  1918. }
  1919. #endif
  1920. /* RAW */
  1921. if (qdf_unlikely(vdev->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1922. nbuf = dp_tx_prepare_raw(vdev, nbuf, &seg_info, &msdu_info);
  1923. if (!nbuf)
  1924. return NULL;
  1925. dp_verbose_debug("Raw frame %pK", vdev);
  1926. goto send_multiple;
  1927. }
  1928. /* Single linear frame */
  1929. /*
  1930. * If nbuf is a simple linear frame, use send_single function to
  1931. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1932. * SRNG. There is no need to setup a MSDU extension descriptor.
  1933. */
  1934. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info, peer_id, NULL);
  1935. return nbuf;
  1936. send_multiple:
  1937. nbuf = dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  1938. return nbuf;
  1939. }
  1940. /**
  1941. * dp_tx_reinject_handler() - Tx Reinject Handler
  1942. * @tx_desc: software descriptor head pointer
  1943. * @status : Tx completion status from HTT descriptor
  1944. *
  1945. * This function reinjects frames back to Target.
  1946. * Todo - Host queue needs to be added
  1947. *
  1948. * Return: none
  1949. */
  1950. static
  1951. void dp_tx_reinject_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1952. {
  1953. struct dp_vdev *vdev;
  1954. struct dp_peer *peer = NULL;
  1955. uint32_t peer_id = HTT_INVALID_PEER;
  1956. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1957. qdf_nbuf_t nbuf_copy = NULL;
  1958. struct dp_tx_msdu_info_s msdu_info;
  1959. struct dp_peer *sa_peer = NULL;
  1960. struct dp_ast_entry *ast_entry = NULL;
  1961. struct dp_soc *soc = NULL;
  1962. qdf_ether_header_t *eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1963. #ifdef WDS_VENDOR_EXTENSION
  1964. int is_mcast = 0, is_ucast = 0;
  1965. int num_peers_3addr = 0;
  1966. qdf_ether_header_t *eth_hdr = (qdf_ether_header_t *)(qdf_nbuf_data(nbuf));
  1967. struct ieee80211_frame_addr4 *wh = (struct ieee80211_frame_addr4 *)(qdf_nbuf_data(nbuf));
  1968. #endif
  1969. vdev = tx_desc->vdev;
  1970. soc = vdev->pdev->soc;
  1971. qdf_assert(vdev);
  1972. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  1973. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1974. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1975. "%s Tx reinject path", __func__);
  1976. DP_STATS_INC_PKT(vdev, tx_i.reinject_pkts, 1,
  1977. qdf_nbuf_len(tx_desc->nbuf));
  1978. qdf_spin_lock_bh(&(soc->ast_lock));
  1979. ast_entry = dp_peer_ast_hash_find_by_pdevid
  1980. (soc,
  1981. (uint8_t *)(eh->ether_shost),
  1982. vdev->pdev->pdev_id);
  1983. if (ast_entry)
  1984. sa_peer = ast_entry->peer;
  1985. qdf_spin_unlock_bh(&(soc->ast_lock));
  1986. #ifdef WDS_VENDOR_EXTENSION
  1987. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1988. is_mcast = (IS_MULTICAST(wh->i_addr1)) ? 1 : 0;
  1989. } else {
  1990. is_mcast = (IS_MULTICAST(eth_hdr->ether_dhost)) ? 1 : 0;
  1991. }
  1992. is_ucast = !is_mcast;
  1993. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1994. if (peer->bss_peer)
  1995. continue;
  1996. /* Detect wds peers that use 3-addr framing for mcast.
  1997. * if there are any, the bss_peer is used to send the
  1998. * the mcast frame using 3-addr format. all wds enabled
  1999. * peers that use 4-addr framing for mcast frames will
  2000. * be duplicated and sent as 4-addr frames below.
  2001. */
  2002. if (!peer->wds_enabled || !peer->wds_ecm.wds_tx_mcast_4addr) {
  2003. num_peers_3addr = 1;
  2004. break;
  2005. }
  2006. }
  2007. #endif
  2008. if (qdf_unlikely(vdev->mesh_vdev)) {
  2009. DP_TX_FREE_SINGLE_BUF(vdev->pdev->soc, tx_desc->nbuf);
  2010. } else {
  2011. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2012. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  2013. #ifdef WDS_VENDOR_EXTENSION
  2014. /*
  2015. * . if 3-addr STA, then send on BSS Peer
  2016. * . if Peer WDS enabled and accept 4-addr mcast,
  2017. * send mcast on that peer only
  2018. * . if Peer WDS enabled and accept 4-addr ucast,
  2019. * send ucast on that peer only
  2020. */
  2021. ((peer->bss_peer && num_peers_3addr && is_mcast) ||
  2022. (peer->wds_enabled &&
  2023. ((is_mcast && peer->wds_ecm.wds_tx_mcast_4addr) ||
  2024. (is_ucast && peer->wds_ecm.wds_tx_ucast_4addr))))) {
  2025. #else
  2026. ((peer->bss_peer &&
  2027. !(vdev->osif_proxy_arp(vdev->osif_vdev, nbuf))) ||
  2028. peer->nawds_enabled)) {
  2029. #endif
  2030. peer_id = DP_INVALID_PEER;
  2031. if (peer->nawds_enabled) {
  2032. peer_id = peer->peer_ids[0];
  2033. if (sa_peer == peer) {
  2034. QDF_TRACE(
  2035. QDF_MODULE_ID_DP,
  2036. QDF_TRACE_LEVEL_DEBUG,
  2037. " %s: multicast packet",
  2038. __func__);
  2039. DP_STATS_INC(peer,
  2040. tx.nawds_mcast_drop, 1);
  2041. continue;
  2042. }
  2043. }
  2044. nbuf_copy = qdf_nbuf_copy(nbuf);
  2045. if (!nbuf_copy) {
  2046. QDF_TRACE(QDF_MODULE_ID_DP,
  2047. QDF_TRACE_LEVEL_DEBUG,
  2048. FL("nbuf copy failed"));
  2049. break;
  2050. }
  2051. nbuf_copy = dp_tx_send_msdu_single(vdev,
  2052. nbuf_copy,
  2053. &msdu_info,
  2054. peer_id,
  2055. NULL);
  2056. if (nbuf_copy) {
  2057. QDF_TRACE(QDF_MODULE_ID_DP,
  2058. QDF_TRACE_LEVEL_DEBUG,
  2059. FL("pkt send failed"));
  2060. qdf_nbuf_free(nbuf_copy);
  2061. } else {
  2062. if (peer_id != DP_INVALID_PEER)
  2063. DP_STATS_INC_PKT(peer,
  2064. tx.nawds_mcast,
  2065. 1, qdf_nbuf_len(nbuf));
  2066. }
  2067. }
  2068. }
  2069. }
  2070. if (vdev->nawds_enabled) {
  2071. peer_id = DP_INVALID_PEER;
  2072. DP_STATS_INC_PKT(vdev, tx_i.nawds_mcast,
  2073. 1, qdf_nbuf_len(nbuf));
  2074. nbuf = dp_tx_send_msdu_single(vdev,
  2075. nbuf,
  2076. &msdu_info,
  2077. peer_id, NULL);
  2078. if (nbuf) {
  2079. QDF_TRACE(QDF_MODULE_ID_DP,
  2080. QDF_TRACE_LEVEL_DEBUG,
  2081. FL("pkt send failed"));
  2082. qdf_nbuf_free(nbuf);
  2083. }
  2084. } else
  2085. qdf_nbuf_free(nbuf);
  2086. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2087. }
  2088. /**
  2089. * dp_tx_inspect_handler() - Tx Inspect Handler
  2090. * @tx_desc: software descriptor head pointer
  2091. * @status : Tx completion status from HTT descriptor
  2092. *
  2093. * Handles Tx frames sent back to Host for inspection
  2094. * (ProxyARP)
  2095. *
  2096. * Return: none
  2097. */
  2098. static void dp_tx_inspect_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  2099. {
  2100. struct dp_soc *soc;
  2101. struct dp_pdev *pdev = tx_desc->pdev;
  2102. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2103. "%s Tx inspect path",
  2104. __func__);
  2105. qdf_assert(pdev);
  2106. soc = pdev->soc;
  2107. DP_STATS_INC_PKT(tx_desc->vdev, tx_i.inspect_pkts, 1,
  2108. qdf_nbuf_len(tx_desc->nbuf));
  2109. DP_TX_FREE_SINGLE_BUF(soc, tx_desc->nbuf);
  2110. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2111. }
  2112. #ifdef FEATURE_PERPKT_INFO
  2113. /**
  2114. * dp_get_completion_indication_for_stack() - send completion to stack
  2115. * @soc : dp_soc handle
  2116. * @pdev: dp_pdev handle
  2117. * @peer: dp peer handle
  2118. * @ts: transmit completion status structure
  2119. * @netbuf: Buffer pointer for free
  2120. *
  2121. * This function is used for indication whether buffer needs to be
  2122. * sent to stack for freeing or not
  2123. */
  2124. QDF_STATUS
  2125. dp_get_completion_indication_for_stack(struct dp_soc *soc,
  2126. struct dp_pdev *pdev,
  2127. struct dp_peer *peer,
  2128. struct hal_tx_completion_status *ts,
  2129. qdf_nbuf_t netbuf,
  2130. uint64_t time_latency)
  2131. {
  2132. struct tx_capture_hdr *ppdu_hdr;
  2133. uint16_t peer_id = ts->peer_id;
  2134. uint32_t ppdu_id = ts->ppdu_id;
  2135. uint8_t first_msdu = ts->first_msdu;
  2136. uint8_t last_msdu = ts->last_msdu;
  2137. if (qdf_unlikely(!pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  2138. !pdev->latency_capture_enable))
  2139. return QDF_STATUS_E_NOSUPPORT;
  2140. if (!peer) {
  2141. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2142. FL("Peer Invalid"));
  2143. return QDF_STATUS_E_INVAL;
  2144. }
  2145. if (pdev->mcopy_mode) {
  2146. if ((pdev->m_copy_id.tx_ppdu_id == ppdu_id) &&
  2147. (pdev->m_copy_id.tx_peer_id == peer_id)) {
  2148. return QDF_STATUS_E_INVAL;
  2149. }
  2150. pdev->m_copy_id.tx_ppdu_id = ppdu_id;
  2151. pdev->m_copy_id.tx_peer_id = peer_id;
  2152. }
  2153. if (!qdf_nbuf_push_head(netbuf, sizeof(struct tx_capture_hdr))) {
  2154. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2155. FL("No headroom"));
  2156. return QDF_STATUS_E_NOMEM;
  2157. }
  2158. ppdu_hdr = (struct tx_capture_hdr *)qdf_nbuf_data(netbuf);
  2159. qdf_mem_copy(ppdu_hdr->ta, peer->vdev->mac_addr.raw,
  2160. QDF_MAC_ADDR_SIZE);
  2161. qdf_mem_copy(ppdu_hdr->ra, peer->mac_addr.raw,
  2162. QDF_MAC_ADDR_SIZE);
  2163. ppdu_hdr->ppdu_id = ppdu_id;
  2164. ppdu_hdr->peer_id = peer_id;
  2165. ppdu_hdr->first_msdu = first_msdu;
  2166. ppdu_hdr->last_msdu = last_msdu;
  2167. if (qdf_unlikely(pdev->latency_capture_enable)) {
  2168. ppdu_hdr->tsf = ts->tsf;
  2169. ppdu_hdr->time_latency = time_latency;
  2170. }
  2171. return QDF_STATUS_SUCCESS;
  2172. }
  2173. /**
  2174. * dp_send_completion_to_stack() - send completion to stack
  2175. * @soc : dp_soc handle
  2176. * @pdev: dp_pdev handle
  2177. * @peer_id: peer_id of the peer for which completion came
  2178. * @ppdu_id: ppdu_id
  2179. * @netbuf: Buffer pointer for free
  2180. *
  2181. * This function is used to send completion to stack
  2182. * to free buffer
  2183. */
  2184. void dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  2185. uint16_t peer_id, uint32_t ppdu_id,
  2186. qdf_nbuf_t netbuf)
  2187. {
  2188. dp_wdi_event_handler(WDI_EVENT_TX_DATA, soc,
  2189. netbuf, peer_id,
  2190. WDI_NO_VAL, pdev->pdev_id);
  2191. }
  2192. #else
  2193. static QDF_STATUS
  2194. dp_get_completion_indication_for_stack(struct dp_soc *soc,
  2195. struct dp_pdev *pdev,
  2196. struct dp_peer *peer,
  2197. struct hal_tx_completion_status *ts,
  2198. qdf_nbuf_t netbuf,
  2199. uint64_t time_latency)
  2200. {
  2201. return QDF_STATUS_E_NOSUPPORT;
  2202. }
  2203. static void
  2204. dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  2205. uint16_t peer_id, uint32_t ppdu_id, qdf_nbuf_t netbuf)
  2206. {
  2207. }
  2208. #endif
  2209. /**
  2210. * dp_tx_comp_free_buf() - Free nbuf associated with the Tx Descriptor
  2211. * @soc: Soc handle
  2212. * @desc: software Tx descriptor to be processed
  2213. *
  2214. * Return: none
  2215. */
  2216. void dp_tx_comp_free_buf(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  2217. {
  2218. struct dp_vdev *vdev = desc->vdev;
  2219. qdf_nbuf_t nbuf = desc->nbuf;
  2220. /* nbuf already freed in vdev detach path */
  2221. if (!nbuf)
  2222. return;
  2223. /* If it is TDLS mgmt, don't unmap or free the frame */
  2224. if (desc->flags & DP_TX_DESC_FLAG_TDLS_FRAME)
  2225. return dp_non_std_tx_comp_free_buff(desc, vdev);
  2226. /* 0 : MSDU buffer, 1 : MLE */
  2227. if (desc->msdu_ext_desc) {
  2228. /* TSO free */
  2229. if (hal_tx_ext_desc_get_tso_enable(
  2230. desc->msdu_ext_desc->vaddr)) {
  2231. /* unmap eash TSO seg before free the nbuf */
  2232. dp_tx_tso_unmap_segment(soc, desc->tso_desc,
  2233. desc->tso_num_desc);
  2234. qdf_nbuf_free(nbuf);
  2235. return;
  2236. }
  2237. }
  2238. qdf_nbuf_unmap(soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  2239. if (qdf_likely(!vdev->mesh_vdev))
  2240. qdf_nbuf_free(nbuf);
  2241. else {
  2242. if (desc->flags & DP_TX_DESC_FLAG_TO_FW) {
  2243. qdf_nbuf_free(nbuf);
  2244. DP_STATS_INC(vdev, tx_i.mesh.completion_fw, 1);
  2245. } else
  2246. vdev->osif_tx_free_ext((nbuf));
  2247. }
  2248. }
  2249. /**
  2250. * dp_tx_mec_handler() - Tx MEC Notify Handler
  2251. * @vdev: pointer to dp dev handler
  2252. * @status : Tx completion status from HTT descriptor
  2253. *
  2254. * Handles MEC notify event sent from fw to Host
  2255. *
  2256. * Return: none
  2257. */
  2258. #ifdef FEATURE_WDS
  2259. void dp_tx_mec_handler(struct dp_vdev *vdev, uint8_t *status)
  2260. {
  2261. struct dp_soc *soc;
  2262. uint32_t flags = IEEE80211_NODE_F_WDS_HM;
  2263. struct dp_peer *peer;
  2264. uint8_t mac_addr[QDF_MAC_ADDR_SIZE], i;
  2265. if (!vdev->mec_enabled)
  2266. return;
  2267. /* MEC required only in STA mode */
  2268. if (vdev->opmode != wlan_op_mode_sta)
  2269. return;
  2270. soc = vdev->pdev->soc;
  2271. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2272. peer = TAILQ_FIRST(&vdev->peer_list);
  2273. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2274. if (!peer) {
  2275. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2276. FL("peer is NULL"));
  2277. return;
  2278. }
  2279. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2280. "%s Tx MEC Handler",
  2281. __func__);
  2282. for (i = 0; i < QDF_MAC_ADDR_SIZE; i++)
  2283. mac_addr[(QDF_MAC_ADDR_SIZE - 1) - i] =
  2284. status[(QDF_MAC_ADDR_SIZE - 2) + i];
  2285. if (qdf_mem_cmp(mac_addr, vdev->mac_addr.raw, QDF_MAC_ADDR_SIZE))
  2286. dp_peer_add_ast(soc,
  2287. peer,
  2288. mac_addr,
  2289. CDP_TXRX_AST_TYPE_MEC,
  2290. flags);
  2291. }
  2292. #endif
  2293. #ifdef MESH_MODE_SUPPORT
  2294. /**
  2295. * dp_tx_comp_fill_tx_completion_stats() - Fill per packet Tx completion stats
  2296. * in mesh meta header
  2297. * @tx_desc: software descriptor head pointer
  2298. * @ts: pointer to tx completion stats
  2299. * Return: none
  2300. */
  2301. static
  2302. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2303. struct hal_tx_completion_status *ts)
  2304. {
  2305. struct meta_hdr_s *mhdr;
  2306. qdf_nbuf_t netbuf = tx_desc->nbuf;
  2307. if (!tx_desc->msdu_ext_desc) {
  2308. if (qdf_nbuf_pull_head(netbuf, tx_desc->pkt_offset) == NULL) {
  2309. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2310. "netbuf %pK offset %d",
  2311. netbuf, tx_desc->pkt_offset);
  2312. return;
  2313. }
  2314. }
  2315. if (qdf_nbuf_push_head(netbuf, sizeof(struct meta_hdr_s)) == NULL) {
  2316. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2317. "netbuf %pK offset %lu", netbuf,
  2318. sizeof(struct meta_hdr_s));
  2319. return;
  2320. }
  2321. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(netbuf);
  2322. mhdr->rssi = ts->ack_frame_rssi;
  2323. mhdr->channel = tx_desc->pdev->operating_channel;
  2324. }
  2325. #else
  2326. static
  2327. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2328. struct hal_tx_completion_status *ts)
  2329. {
  2330. }
  2331. #endif
  2332. /**
  2333. * dp_tx_compute_delay() - Compute and fill in all timestamps
  2334. * to pass in correct fields
  2335. *
  2336. * @vdev: pdev handle
  2337. * @tx_desc: tx descriptor
  2338. * @tid: tid value
  2339. * Return: none
  2340. */
  2341. static void dp_tx_compute_delay(struct dp_vdev *vdev,
  2342. struct dp_tx_desc_s *tx_desc, uint8_t tid)
  2343. {
  2344. int64_t current_timestamp, timestamp_ingress, timestamp_hw_enqueue;
  2345. uint32_t sw_enqueue_delay, fwhw_transmit_delay, interframe_delay;
  2346. if (qdf_likely(!vdev->pdev->delay_stats_flag))
  2347. return;
  2348. current_timestamp = qdf_ktime_to_ms(qdf_ktime_get());
  2349. timestamp_ingress = qdf_nbuf_get_timestamp(tx_desc->nbuf);
  2350. timestamp_hw_enqueue = tx_desc->timestamp;
  2351. sw_enqueue_delay = (uint32_t)(timestamp_hw_enqueue - timestamp_ingress);
  2352. fwhw_transmit_delay = (uint32_t)(current_timestamp -
  2353. timestamp_hw_enqueue);
  2354. interframe_delay = (uint32_t)(timestamp_ingress -
  2355. vdev->prev_tx_enq_tstamp);
  2356. /*
  2357. * Delay in software enqueue
  2358. */
  2359. dp_update_delay_stats(vdev->pdev, sw_enqueue_delay, tid,
  2360. CDP_DELAY_STATS_SW_ENQ);
  2361. /*
  2362. * Delay between packet enqueued to HW and Tx completion
  2363. */
  2364. dp_update_delay_stats(vdev->pdev, fwhw_transmit_delay, tid,
  2365. CDP_DELAY_STATS_FW_HW_TRANSMIT);
  2366. /*
  2367. * Update interframe delay stats calculated at hardstart receive point.
  2368. * Value of vdev->prev_tx_enq_tstamp will be 0 for 1st frame, so
  2369. * interframe delay will not be calculate correctly for 1st frame.
  2370. * On the other side, this will help in avoiding extra per packet check
  2371. * of !vdev->prev_tx_enq_tstamp.
  2372. */
  2373. dp_update_delay_stats(vdev->pdev, interframe_delay, tid,
  2374. CDP_DELAY_STATS_TX_INTERFRAME);
  2375. vdev->prev_tx_enq_tstamp = timestamp_ingress;
  2376. }
  2377. /**
  2378. * dp_tx_update_peer_stats() - Update peer stats from Tx completion indications
  2379. * @tx_desc: software descriptor head pointer
  2380. * @ts: Tx completion status
  2381. * @peer: peer handle
  2382. *
  2383. * Return: None
  2384. */
  2385. static inline void
  2386. dp_tx_update_peer_stats(struct dp_tx_desc_s *tx_desc,
  2387. struct hal_tx_completion_status *ts,
  2388. struct dp_peer *peer)
  2389. {
  2390. struct dp_pdev *pdev = peer->vdev->pdev;
  2391. struct dp_soc *soc = NULL;
  2392. uint8_t mcs, pkt_type;
  2393. uint8_t tid = ts->tid;
  2394. uint32_t length;
  2395. struct cdp_tid_tx_stats *tid_stats;
  2396. if (!pdev)
  2397. return;
  2398. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  2399. tid = CDP_MAX_DATA_TIDS - 1;
  2400. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[tid];
  2401. soc = pdev->soc;
  2402. mcs = ts->mcs;
  2403. pkt_type = ts->pkt_type;
  2404. if (ts->release_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) {
  2405. dp_err("Release source is not from TQM");
  2406. return;
  2407. }
  2408. length = qdf_nbuf_len(tx_desc->nbuf);
  2409. DP_STATS_INC_PKT(peer, tx.comp_pkt, 1, length);
  2410. if (qdf_unlikely(pdev->delay_stats_flag))
  2411. dp_tx_compute_delay(peer->vdev, tx_desc, tid);
  2412. tid_stats->complete_cnt++;
  2413. DP_STATS_INCC(peer, tx.dropped.age_out, 1,
  2414. (ts->status == HAL_TX_TQM_RR_REM_CMD_AGED));
  2415. DP_STATS_INCC_PKT(peer, tx.dropped.fw_rem, 1, length,
  2416. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  2417. DP_STATS_INCC(peer, tx.dropped.fw_rem_notx, 1,
  2418. (ts->status == HAL_TX_TQM_RR_REM_CMD_NOTX));
  2419. DP_STATS_INCC(peer, tx.dropped.fw_rem_tx, 1,
  2420. (ts->status == HAL_TX_TQM_RR_REM_CMD_TX));
  2421. DP_STATS_INCC(peer, tx.dropped.fw_reason1, 1,
  2422. (ts->status == HAL_TX_TQM_RR_FW_REASON1));
  2423. DP_STATS_INCC(peer, tx.dropped.fw_reason2, 1,
  2424. (ts->status == HAL_TX_TQM_RR_FW_REASON2));
  2425. DP_STATS_INCC(peer, tx.dropped.fw_reason3, 1,
  2426. (ts->status == HAL_TX_TQM_RR_FW_REASON3));
  2427. if (ts->status != HAL_TX_TQM_RR_FRAME_ACKED) {
  2428. tid_stats->comp_fail_cnt++;
  2429. return;
  2430. }
  2431. tid_stats->success_cnt++;
  2432. DP_STATS_INCC(peer, tx.ofdma, 1, ts->ofdma);
  2433. DP_STATS_INCC(peer, tx.amsdu_cnt, 1, ts->msdu_part_of_amsdu);
  2434. DP_STATS_INCC(peer, tx.non_amsdu_cnt, 1, !ts->msdu_part_of_amsdu);
  2435. /*
  2436. * Following Rate Statistics are updated from HTT PPDU events from FW.
  2437. * Return from here if HTT PPDU events are enabled.
  2438. */
  2439. if (!(soc->process_tx_status))
  2440. return;
  2441. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2442. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_A)));
  2443. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2444. ((mcs < (MAX_MCS_11A)) && (pkt_type == DOT11_A)));
  2445. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2446. ((mcs >= MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2447. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2448. ((mcs < MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2449. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2450. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2451. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2452. ((mcs < MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2453. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2454. ((mcs >= MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2455. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2456. ((mcs < MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2457. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2458. ((mcs >= (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2459. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2460. ((mcs < (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2461. DP_STATS_INC(peer, tx.sgi_count[ts->sgi], 1);
  2462. DP_STATS_INC(peer, tx.bw[ts->bw], 1);
  2463. DP_STATS_UPD(peer, tx.last_ack_rssi, ts->ack_frame_rssi);
  2464. DP_STATS_INC(peer, tx.wme_ac_type[TID_TO_WME_AC(ts->tid)], 1);
  2465. DP_STATS_INCC(peer, tx.stbc, 1, ts->stbc);
  2466. DP_STATS_INCC(peer, tx.ldpc, 1, ts->ldpc);
  2467. DP_STATS_INCC(peer, tx.retries, 1, ts->transmit_cnt > 1);
  2468. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  2469. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc,
  2470. &peer->stats, ts->peer_id,
  2471. UPDATE_PEER_STATS, pdev->pdev_id);
  2472. #endif
  2473. }
  2474. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  2475. /**
  2476. * dp_tx_flow_pool_lock() - take flow pool lock
  2477. * @soc: core txrx main context
  2478. * @tx_desc: tx desc
  2479. *
  2480. * Return: None
  2481. */
  2482. static inline
  2483. void dp_tx_flow_pool_lock(struct dp_soc *soc,
  2484. struct dp_tx_desc_s *tx_desc)
  2485. {
  2486. struct dp_tx_desc_pool_s *pool;
  2487. uint8_t desc_pool_id;
  2488. desc_pool_id = tx_desc->pool_id;
  2489. pool = &soc->tx_desc[desc_pool_id];
  2490. qdf_spin_lock_bh(&pool->flow_pool_lock);
  2491. }
  2492. /**
  2493. * dp_tx_flow_pool_unlock() - release flow pool lock
  2494. * @soc: core txrx main context
  2495. * @tx_desc: tx desc
  2496. *
  2497. * Return: None
  2498. */
  2499. static inline
  2500. void dp_tx_flow_pool_unlock(struct dp_soc *soc,
  2501. struct dp_tx_desc_s *tx_desc)
  2502. {
  2503. struct dp_tx_desc_pool_s *pool;
  2504. uint8_t desc_pool_id;
  2505. desc_pool_id = tx_desc->pool_id;
  2506. pool = &soc->tx_desc[desc_pool_id];
  2507. qdf_spin_unlock_bh(&pool->flow_pool_lock);
  2508. }
  2509. #else
  2510. static inline
  2511. void dp_tx_flow_pool_lock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  2512. {
  2513. }
  2514. static inline
  2515. void dp_tx_flow_pool_unlock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  2516. {
  2517. }
  2518. #endif
  2519. /**
  2520. * dp_tx_notify_completion() - Notify tx completion for this desc
  2521. * @soc: core txrx main context
  2522. * @tx_desc: tx desc
  2523. * @netbuf: buffer
  2524. *
  2525. * Return: none
  2526. */
  2527. static inline void dp_tx_notify_completion(struct dp_soc *soc,
  2528. struct dp_tx_desc_s *tx_desc,
  2529. qdf_nbuf_t netbuf)
  2530. {
  2531. void *osif_dev;
  2532. ol_txrx_completion_fp tx_compl_cbk = NULL;
  2533. qdf_assert(tx_desc);
  2534. dp_tx_flow_pool_lock(soc, tx_desc);
  2535. if (!tx_desc->vdev ||
  2536. !tx_desc->vdev->osif_vdev) {
  2537. dp_tx_flow_pool_unlock(soc, tx_desc);
  2538. return;
  2539. }
  2540. osif_dev = tx_desc->vdev->osif_vdev;
  2541. tx_compl_cbk = tx_desc->vdev->tx_comp;
  2542. dp_tx_flow_pool_unlock(soc, tx_desc);
  2543. if (tx_compl_cbk)
  2544. tx_compl_cbk(netbuf, osif_dev);
  2545. }
  2546. /** dp_tx_sojourn_stats_process() - Collect sojourn stats
  2547. * @pdev: pdev handle
  2548. * @tid: tid value
  2549. * @txdesc_ts: timestamp from txdesc
  2550. * @ppdu_id: ppdu id
  2551. *
  2552. * Return: none
  2553. */
  2554. #ifdef FEATURE_PERPKT_INFO
  2555. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  2556. struct dp_peer *peer,
  2557. uint8_t tid,
  2558. uint64_t txdesc_ts,
  2559. uint32_t ppdu_id)
  2560. {
  2561. uint64_t delta_ms;
  2562. struct cdp_tx_sojourn_stats *sojourn_stats;
  2563. uint8_t tidno;
  2564. if (pdev->enhanced_stats_en == 0)
  2565. return;
  2566. if (pdev->sojourn_stats.ppdu_seq_id == 0)
  2567. pdev->sojourn_stats.ppdu_seq_id = ppdu_id;
  2568. if (ppdu_id != pdev->sojourn_stats.ppdu_seq_id) {
  2569. if (!pdev->sojourn_buf)
  2570. return;
  2571. sojourn_stats = (struct cdp_tx_sojourn_stats *)
  2572. qdf_nbuf_data(pdev->sojourn_buf);
  2573. qdf_mem_copy(sojourn_stats, &pdev->sojourn_stats,
  2574. sizeof(struct cdp_tx_sojourn_stats));
  2575. sojourn_stats->cookie = (void *)peer->wlanstats_ctx;
  2576. for (tidno = 0; tidno < CDP_DATA_TID_MAX; tidno++) {
  2577. pdev->sojourn_stats.sum_sojourn_msdu[tidno] = 0;
  2578. pdev->sojourn_stats.num_msdus[tidno] = 0;
  2579. }
  2580. dp_wdi_event_handler(WDI_EVENT_TX_SOJOURN_STAT, pdev->soc,
  2581. pdev->sojourn_buf, HTT_INVALID_PEER,
  2582. WDI_NO_VAL, pdev->pdev_id);
  2583. pdev->sojourn_stats.ppdu_seq_id = ppdu_id;
  2584. }
  2585. if (tid == HTT_INVALID_TID)
  2586. return;
  2587. delta_ms = qdf_ktime_to_ms(qdf_ktime_get()) -
  2588. txdesc_ts;
  2589. qdf_ewma_tx_lag_add(&pdev->sojourn_stats.avg_sojourn_msdu[tid],
  2590. delta_ms);
  2591. pdev->sojourn_stats.sum_sojourn_msdu[tid] += delta_ms;
  2592. pdev->sojourn_stats.num_msdus[tid]++;
  2593. }
  2594. #else
  2595. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  2596. uint8_t tid,
  2597. uint64_t txdesc_ts,
  2598. uint32_t ppdu_id)
  2599. {
  2600. }
  2601. #endif
  2602. /**
  2603. * dp_tx_comp_process_desc() - Process tx descriptor and free associated nbuf
  2604. * @soc: DP Soc handle
  2605. * @tx_desc: software Tx descriptor
  2606. * @ts : Tx completion status from HAL/HTT descriptor
  2607. *
  2608. * Return: none
  2609. */
  2610. static inline void
  2611. dp_tx_comp_process_desc(struct dp_soc *soc,
  2612. struct dp_tx_desc_s *desc,
  2613. struct hal_tx_completion_status *ts,
  2614. struct dp_peer *peer)
  2615. {
  2616. uint64_t time_latency = 0;
  2617. /*
  2618. * m_copy/tx_capture modes are not supported for
  2619. * scatter gather packets
  2620. */
  2621. if (qdf_unlikely(!!desc->pdev->latency_capture_enable)) {
  2622. time_latency = (qdf_ktime_to_ms(qdf_ktime_get()) -
  2623. desc->timestamp);
  2624. }
  2625. if (!(desc->msdu_ext_desc) &&
  2626. (dp_get_completion_indication_for_stack(soc, desc->pdev,
  2627. peer, ts, desc->nbuf,
  2628. time_latency)
  2629. == QDF_STATUS_SUCCESS)) {
  2630. qdf_nbuf_unmap(soc->osdev, desc->nbuf,
  2631. QDF_DMA_TO_DEVICE);
  2632. dp_send_completion_to_stack(soc, desc->pdev, ts->peer_id,
  2633. ts->ppdu_id, desc->nbuf);
  2634. } else {
  2635. dp_tx_comp_free_buf(soc, desc);
  2636. }
  2637. }
  2638. /**
  2639. * dp_tx_comp_process_tx_status() - Parse and Dump Tx completion status info
  2640. * @tx_desc: software descriptor head pointer
  2641. * @ts: Tx completion status
  2642. * @peer: peer handle
  2643. *
  2644. * Return: none
  2645. */
  2646. static inline
  2647. void dp_tx_comp_process_tx_status(struct dp_tx_desc_s *tx_desc,
  2648. struct hal_tx_completion_status *ts,
  2649. struct dp_peer *peer)
  2650. {
  2651. uint32_t length;
  2652. qdf_ether_header_t *eh;
  2653. struct dp_soc *soc = NULL;
  2654. struct dp_vdev *vdev = tx_desc->vdev;
  2655. qdf_nbuf_t nbuf = tx_desc->nbuf;
  2656. if (!vdev || !nbuf) {
  2657. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2658. "invalid tx descriptor. vdev or nbuf NULL");
  2659. goto out;
  2660. }
  2661. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  2662. DPTRACE(qdf_dp_trace_ptr(tx_desc->nbuf,
  2663. QDF_DP_TRACE_LI_DP_FREE_PACKET_PTR_RECORD,
  2664. QDF_TRACE_DEFAULT_PDEV_ID,
  2665. qdf_nbuf_data_addr(nbuf),
  2666. sizeof(qdf_nbuf_data(nbuf)),
  2667. tx_desc->id,
  2668. ts->status));
  2669. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2670. "-------------------- \n"
  2671. "Tx Completion Stats: \n"
  2672. "-------------------- \n"
  2673. "ack_frame_rssi = %d \n"
  2674. "first_msdu = %d \n"
  2675. "last_msdu = %d \n"
  2676. "msdu_part_of_amsdu = %d \n"
  2677. "rate_stats valid = %d \n"
  2678. "bw = %d \n"
  2679. "pkt_type = %d \n"
  2680. "stbc = %d \n"
  2681. "ldpc = %d \n"
  2682. "sgi = %d \n"
  2683. "mcs = %d \n"
  2684. "ofdma = %d \n"
  2685. "tones_in_ru = %d \n"
  2686. "tsf = %d \n"
  2687. "ppdu_id = %d \n"
  2688. "transmit_cnt = %d \n"
  2689. "tid = %d \n"
  2690. "peer_id = %d\n",
  2691. ts->ack_frame_rssi, ts->first_msdu,
  2692. ts->last_msdu, ts->msdu_part_of_amsdu,
  2693. ts->valid, ts->bw, ts->pkt_type, ts->stbc,
  2694. ts->ldpc, ts->sgi, ts->mcs, ts->ofdma,
  2695. ts->tones_in_ru, ts->tsf, ts->ppdu_id,
  2696. ts->transmit_cnt, ts->tid, ts->peer_id);
  2697. soc = vdev->pdev->soc;
  2698. /* Update SoC level stats */
  2699. DP_STATS_INCC(soc, tx.dropped_fw_removed, 1,
  2700. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  2701. /* Update per-packet stats for mesh mode */
  2702. if (qdf_unlikely(vdev->mesh_vdev) &&
  2703. !(tx_desc->flags & DP_TX_DESC_FLAG_TO_FW))
  2704. dp_tx_comp_fill_tx_completion_stats(tx_desc, ts);
  2705. length = qdf_nbuf_len(nbuf);
  2706. /* Update peer level stats */
  2707. if (!peer) {
  2708. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP,
  2709. "peer is null or deletion in progress");
  2710. DP_STATS_INC_PKT(soc, tx.tx_invalid_peer, 1, length);
  2711. goto out;
  2712. }
  2713. if (qdf_likely(!peer->bss_peer)) {
  2714. DP_STATS_INC_PKT(peer, tx.ucast, 1, length);
  2715. if (ts->status == HAL_TX_TQM_RR_FRAME_ACKED)
  2716. DP_STATS_INC_PKT(peer, tx.tx_success, 1, length);
  2717. } else {
  2718. if (ts->status != HAL_TX_TQM_RR_REM_CMD_REM) {
  2719. DP_STATS_INC_PKT(peer, tx.mcast, 1, length);
  2720. if ((peer->vdev->tx_encap_type ==
  2721. htt_cmn_pkt_type_ethernet) &&
  2722. QDF_IS_ADDR_BROADCAST(eh->ether_dhost)) {
  2723. DP_STATS_INC_PKT(peer, tx.bcast, 1, length);
  2724. }
  2725. }
  2726. }
  2727. dp_tx_update_peer_stats(tx_desc, ts, peer);
  2728. #ifdef QCA_SUPPORT_RDK_STATS
  2729. if (soc->wlanstats_enabled)
  2730. dp_tx_sojourn_stats_process(vdev->pdev, peer, ts->tid,
  2731. tx_desc->timestamp,
  2732. ts->ppdu_id);
  2733. #endif
  2734. out:
  2735. return;
  2736. }
  2737. /**
  2738. * dp_tx_comp_process_desc_list() - Tx complete software descriptor handler
  2739. * @soc: core txrx main context
  2740. * @comp_head: software descriptor head pointer
  2741. *
  2742. * This function will process batch of descriptors reaped by dp_tx_comp_handler
  2743. * and release the software descriptors after processing is complete
  2744. *
  2745. * Return: none
  2746. */
  2747. static void
  2748. dp_tx_comp_process_desc_list(struct dp_soc *soc,
  2749. struct dp_tx_desc_s *comp_head)
  2750. {
  2751. struct dp_tx_desc_s *desc;
  2752. struct dp_tx_desc_s *next;
  2753. struct hal_tx_completion_status ts = {0};
  2754. struct dp_peer *peer;
  2755. qdf_nbuf_t netbuf;
  2756. DP_HIST_INIT();
  2757. desc = comp_head;
  2758. while (desc) {
  2759. hal_tx_comp_get_status(&desc->comp, &ts, soc->hal_soc);
  2760. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2761. dp_tx_comp_process_tx_status(desc, &ts, peer);
  2762. netbuf = desc->nbuf;
  2763. /* check tx complete notification */
  2764. if (QDF_NBUF_CB_TX_EXTRA_FRAG_FLAGS_NOTIFY_COMP(netbuf))
  2765. dp_tx_notify_completion(soc, desc, netbuf);
  2766. dp_tx_comp_process_desc(soc, desc, &ts, peer);
  2767. if (peer)
  2768. dp_peer_unref_del_find_by_id(peer);
  2769. DP_HIST_PACKET_COUNT_INC(desc->pdev->pdev_id);
  2770. next = desc->next;
  2771. dp_tx_desc_release(desc, desc->pool_id);
  2772. desc = next;
  2773. }
  2774. DP_TX_HIST_STATS_PER_PDEV();
  2775. }
  2776. /**
  2777. * dp_tx_process_htt_completion() - Tx HTT Completion Indication Handler
  2778. * @tx_desc: software descriptor head pointer
  2779. * @status : Tx completion status from HTT descriptor
  2780. *
  2781. * This function will process HTT Tx indication messages from Target
  2782. *
  2783. * Return: none
  2784. */
  2785. static
  2786. void dp_tx_process_htt_completion(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  2787. {
  2788. uint8_t tx_status;
  2789. struct dp_pdev *pdev;
  2790. struct dp_vdev *vdev;
  2791. struct dp_soc *soc;
  2792. struct hal_tx_completion_status ts = {0};
  2793. uint32_t *htt_desc = (uint32_t *)status;
  2794. struct dp_peer *peer;
  2795. struct cdp_tid_tx_stats *tid_stats = NULL;
  2796. qdf_assert(tx_desc->pdev);
  2797. pdev = tx_desc->pdev;
  2798. vdev = tx_desc->vdev;
  2799. soc = pdev->soc;
  2800. if (!vdev)
  2801. return;
  2802. tx_status = HTT_TX_WBM_COMPLETION_V2_TX_STATUS_GET(htt_desc[0]);
  2803. switch (tx_status) {
  2804. case HTT_TX_FW2WBM_TX_STATUS_OK:
  2805. case HTT_TX_FW2WBM_TX_STATUS_DROP:
  2806. case HTT_TX_FW2WBM_TX_STATUS_TTL:
  2807. {
  2808. uint8_t tid;
  2809. if (HTT_TX_WBM_COMPLETION_V2_VALID_GET(htt_desc[2])) {
  2810. ts.peer_id =
  2811. HTT_TX_WBM_COMPLETION_V2_SW_PEER_ID_GET(
  2812. htt_desc[2]);
  2813. ts.tid =
  2814. HTT_TX_WBM_COMPLETION_V2_TID_NUM_GET(
  2815. htt_desc[2]);
  2816. } else {
  2817. ts.peer_id = HTT_INVALID_PEER;
  2818. ts.tid = HTT_INVALID_TID;
  2819. }
  2820. ts.ppdu_id =
  2821. HTT_TX_WBM_COMPLETION_V2_SCH_CMD_ID_GET(
  2822. htt_desc[1]);
  2823. ts.ack_frame_rssi =
  2824. HTT_TX_WBM_COMPLETION_V2_ACK_FRAME_RSSI_GET(
  2825. htt_desc[1]);
  2826. ts.first_msdu = 1;
  2827. ts.last_msdu = 1;
  2828. tid = ts.tid;
  2829. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  2830. tid = CDP_MAX_DATA_TIDS - 1;
  2831. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[tid];
  2832. if (qdf_unlikely(pdev->delay_stats_flag))
  2833. dp_tx_compute_delay(vdev, tx_desc, tid);
  2834. tid_stats->complete_cnt++;
  2835. if (qdf_unlikely(tx_status != HTT_TX_FW2WBM_TX_STATUS_OK)) {
  2836. ts.status = HAL_TX_TQM_RR_REM_CMD_REM;
  2837. tid_stats->comp_fail_cnt++;
  2838. } else {
  2839. tid_stats->success_cnt++;
  2840. }
  2841. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2842. if (qdf_likely(peer))
  2843. dp_peer_unref_del_find_by_id(peer);
  2844. dp_tx_comp_process_tx_status(tx_desc, &ts, peer);
  2845. dp_tx_comp_process_desc(soc, tx_desc, &ts, peer);
  2846. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2847. break;
  2848. }
  2849. case HTT_TX_FW2WBM_TX_STATUS_REINJECT:
  2850. {
  2851. dp_tx_reinject_handler(tx_desc, status);
  2852. break;
  2853. }
  2854. case HTT_TX_FW2WBM_TX_STATUS_INSPECT:
  2855. {
  2856. dp_tx_inspect_handler(tx_desc, status);
  2857. break;
  2858. }
  2859. case HTT_TX_FW2WBM_TX_STATUS_MEC_NOTIFY:
  2860. {
  2861. dp_tx_mec_handler(vdev, status);
  2862. break;
  2863. }
  2864. default:
  2865. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2866. "%s Invalid HTT tx_status %d\n",
  2867. __func__, tx_status);
  2868. break;
  2869. }
  2870. }
  2871. /**
  2872. * dp_tx_comp_handler() - Tx completion handler
  2873. * @soc: core txrx main context
  2874. * @ring_id: completion ring id
  2875. * @quota: No. of packets/descriptors that can be serviced in one loop
  2876. *
  2877. * This function will collect hardware release ring element contents and
  2878. * handle descriptor contents. Based on contents, free packet or handle error
  2879. * conditions
  2880. *
  2881. * Return: none
  2882. */
  2883. uint32_t dp_tx_comp_handler(struct dp_soc *soc, void *hal_srng, uint32_t quota)
  2884. {
  2885. void *tx_comp_hal_desc;
  2886. uint8_t buffer_src;
  2887. uint8_t pool_id;
  2888. uint32_t tx_desc_id;
  2889. struct dp_tx_desc_s *tx_desc = NULL;
  2890. struct dp_tx_desc_s *head_desc = NULL;
  2891. struct dp_tx_desc_s *tail_desc = NULL;
  2892. uint32_t num_processed;
  2893. uint32_t count;
  2894. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  2895. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2896. "%s %d : HAL RING Access Failed -- %pK",
  2897. __func__, __LINE__, hal_srng);
  2898. return 0;
  2899. }
  2900. num_processed = 0;
  2901. count = 0;
  2902. /* Find head descriptor from completion ring */
  2903. while (qdf_likely(tx_comp_hal_desc =
  2904. hal_srng_dst_get_next(soc->hal_soc, hal_srng))) {
  2905. buffer_src = hal_tx_comp_get_buffer_source(tx_comp_hal_desc);
  2906. /* If this buffer was not released by TQM or FW, then it is not
  2907. * Tx completion indication, assert */
  2908. if ((buffer_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) &&
  2909. (buffer_src != HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2910. QDF_TRACE(QDF_MODULE_ID_DP,
  2911. QDF_TRACE_LEVEL_FATAL,
  2912. "Tx comp release_src != TQM | FW");
  2913. qdf_assert_always(0);
  2914. }
  2915. /* Get descriptor id */
  2916. tx_desc_id = hal_tx_comp_get_desc_id(tx_comp_hal_desc);
  2917. pool_id = (tx_desc_id & DP_TX_DESC_ID_POOL_MASK) >>
  2918. DP_TX_DESC_ID_POOL_OS;
  2919. if (!dp_tx_is_desc_id_valid(soc, tx_desc_id))
  2920. continue;
  2921. /* Find Tx descriptor */
  2922. tx_desc = dp_tx_desc_find(soc, pool_id,
  2923. (tx_desc_id & DP_TX_DESC_ID_PAGE_MASK) >>
  2924. DP_TX_DESC_ID_PAGE_OS,
  2925. (tx_desc_id & DP_TX_DESC_ID_OFFSET_MASK) >>
  2926. DP_TX_DESC_ID_OFFSET_OS);
  2927. /*
  2928. * If the descriptor is already freed in vdev_detach,
  2929. * continue to next descriptor
  2930. */
  2931. if (!tx_desc->vdev) {
  2932. QDF_TRACE(QDF_MODULE_ID_DP,
  2933. QDF_TRACE_LEVEL_INFO,
  2934. "Descriptor freed in vdev_detach %d",
  2935. tx_desc_id);
  2936. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  2937. count++;
  2938. continue;
  2939. }
  2940. /*
  2941. * If the release source is FW, process the HTT status
  2942. */
  2943. if (qdf_unlikely(buffer_src ==
  2944. HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2945. uint8_t htt_tx_status[HAL_TX_COMP_HTT_STATUS_LEN];
  2946. hal_tx_comp_get_htt_desc(tx_comp_hal_desc,
  2947. htt_tx_status);
  2948. dp_tx_process_htt_completion(tx_desc,
  2949. htt_tx_status);
  2950. } else {
  2951. /* Pool id is not matching. Error */
  2952. if (tx_desc->pool_id != pool_id) {
  2953. QDF_TRACE(QDF_MODULE_ID_DP,
  2954. QDF_TRACE_LEVEL_FATAL,
  2955. "Tx Comp pool id %d not matched %d",
  2956. pool_id, tx_desc->pool_id);
  2957. qdf_assert_always(0);
  2958. }
  2959. if (!(tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED) ||
  2960. !(tx_desc->flags & DP_TX_DESC_FLAG_QUEUED_TX)) {
  2961. QDF_TRACE(QDF_MODULE_ID_DP,
  2962. QDF_TRACE_LEVEL_FATAL,
  2963. "Txdesc invalid, flgs = %x,id = %d",
  2964. tx_desc->flags, tx_desc_id);
  2965. qdf_assert_always(0);
  2966. }
  2967. /* First ring descriptor on the cycle */
  2968. if (!head_desc) {
  2969. head_desc = tx_desc;
  2970. tail_desc = tx_desc;
  2971. }
  2972. tail_desc->next = tx_desc;
  2973. tx_desc->next = NULL;
  2974. tail_desc = tx_desc;
  2975. /* Collect hw completion contents */
  2976. hal_tx_comp_desc_sync(tx_comp_hal_desc,
  2977. &tx_desc->comp, 1);
  2978. }
  2979. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  2980. /*
  2981. * Processed packet count is more than given quota
  2982. * stop to processing
  2983. */
  2984. if ((num_processed >= quota))
  2985. break;
  2986. count++;
  2987. }
  2988. hal_srng_access_end(soc->hal_soc, hal_srng);
  2989. /* Process the reaped descriptors */
  2990. if (head_desc)
  2991. dp_tx_comp_process_desc_list(soc, head_desc);
  2992. return num_processed;
  2993. }
  2994. #ifdef FEATURE_WLAN_TDLS
  2995. /**
  2996. * dp_tx_non_std() - Allow the control-path SW to send data frames
  2997. *
  2998. * @data_vdev - which vdev should transmit the tx data frames
  2999. * @tx_spec - what non-standard handling to apply to the tx data frames
  3000. * @msdu_list - NULL-terminated list of tx MSDUs
  3001. *
  3002. * Return: NULL on success,
  3003. * nbuf when it fails to send
  3004. */
  3005. qdf_nbuf_t dp_tx_non_std(struct cdp_vdev *vdev_handle,
  3006. enum ol_tx_spec tx_spec, qdf_nbuf_t msdu_list)
  3007. {
  3008. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  3009. if (tx_spec & OL_TX_SPEC_NO_FREE)
  3010. vdev->is_tdls_frame = true;
  3011. return dp_tx_send(vdev_handle, msdu_list);
  3012. }
  3013. #endif
  3014. /**
  3015. * dp_tx_vdev_attach() - attach vdev to dp tx
  3016. * @vdev: virtual device instance
  3017. *
  3018. * Return: QDF_STATUS_SUCCESS: success
  3019. * QDF_STATUS_E_RESOURCES: Error return
  3020. */
  3021. QDF_STATUS dp_tx_vdev_attach(struct dp_vdev *vdev)
  3022. {
  3023. /*
  3024. * Fill HTT TCL Metadata with Vdev ID and MAC ID
  3025. */
  3026. HTT_TX_TCL_METADATA_TYPE_SET(vdev->htt_tcl_metadata,
  3027. HTT_TCL_METADATA_TYPE_VDEV_BASED);
  3028. HTT_TX_TCL_METADATA_VDEV_ID_SET(vdev->htt_tcl_metadata,
  3029. vdev->vdev_id);
  3030. HTT_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  3031. DP_SW2HW_MACID(vdev->pdev->pdev_id));
  3032. /*
  3033. * Set HTT Extension Valid bit to 0 by default
  3034. */
  3035. HTT_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 0);
  3036. dp_tx_vdev_update_search_flags(vdev);
  3037. return QDF_STATUS_SUCCESS;
  3038. }
  3039. #ifdef FEATURE_WDS
  3040. static inline bool dp_tx_da_search_override(struct dp_vdev *vdev)
  3041. {
  3042. struct dp_soc *soc = vdev->pdev->soc;
  3043. /*
  3044. * If AST index override support is available (HKv2 etc),
  3045. * DA search flag be enabled always
  3046. *
  3047. * If AST index override support is not available (HKv1),
  3048. * DA search flag should be used for all modes except QWRAP
  3049. */
  3050. if (soc->ast_override_support || !vdev->proxysta_vdev)
  3051. return true;
  3052. return false;
  3053. }
  3054. #else
  3055. static inline bool dp_tx_da_search_override(struct dp_vdev *vdev)
  3056. {
  3057. return false;
  3058. }
  3059. #endif
  3060. /**
  3061. * dp_tx_vdev_update_search_flags() - Update vdev flags as per opmode
  3062. * @vdev: virtual device instance
  3063. *
  3064. * Return: void
  3065. *
  3066. */
  3067. void dp_tx_vdev_update_search_flags(struct dp_vdev *vdev)
  3068. {
  3069. struct dp_soc *soc = vdev->pdev->soc;
  3070. /*
  3071. * Enable both AddrY (SA based search) and AddrX (Da based search)
  3072. * for TDLS link
  3073. *
  3074. * Enable AddrY (SA based search) only for non-WDS STA and
  3075. * ProxySTA VAP (in HKv1) modes.
  3076. *
  3077. * In all other VAP modes, only DA based search should be
  3078. * enabled
  3079. */
  3080. if (vdev->opmode == wlan_op_mode_sta &&
  3081. vdev->tdls_link_connected)
  3082. vdev->hal_desc_addr_search_flags =
  3083. (HAL_TX_DESC_ADDRX_EN | HAL_TX_DESC_ADDRY_EN);
  3084. else if ((vdev->opmode == wlan_op_mode_sta) &&
  3085. !dp_tx_da_search_override(vdev))
  3086. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRY_EN;
  3087. else
  3088. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRX_EN;
  3089. /* Set search type only when peer map v2 messaging is enabled
  3090. * as we will have the search index (AST hash) only when v2 is
  3091. * enabled
  3092. */
  3093. if (soc->is_peer_map_unmap_v2 && vdev->opmode == wlan_op_mode_sta)
  3094. vdev->search_type = HAL_TX_ADDR_INDEX_SEARCH;
  3095. else
  3096. vdev->search_type = HAL_TX_ADDR_SEARCH_DEFAULT;
  3097. }
  3098. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  3099. /* dp_tx_desc_flush() - release resources associated
  3100. * to tx_desc
  3101. * @vdev: virtual device instance
  3102. *
  3103. * This function will free all outstanding Tx buffers,
  3104. * including ME buffer for which either free during
  3105. * completion didn't happened or completion is not
  3106. * received.
  3107. */
  3108. static void dp_tx_desc_flush(struct dp_vdev *vdev)
  3109. {
  3110. uint8_t i;
  3111. uint32_t j;
  3112. uint32_t num_desc, page_id, offset;
  3113. uint16_t num_desc_per_page;
  3114. struct dp_soc *soc = vdev->pdev->soc;
  3115. struct dp_tx_desc_s *tx_desc = NULL;
  3116. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  3117. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  3118. tx_desc_pool = &soc->tx_desc[i];
  3119. if (!(tx_desc_pool->pool_size) ||
  3120. IS_TX_DESC_POOL_STATUS_INACTIVE(tx_desc_pool) ||
  3121. !(tx_desc_pool->desc_pages.cacheable_pages))
  3122. continue;
  3123. num_desc = tx_desc_pool->pool_size;
  3124. num_desc_per_page =
  3125. tx_desc_pool->desc_pages.num_element_per_page;
  3126. for (j = 0; j < num_desc; j++) {
  3127. page_id = j / num_desc_per_page;
  3128. offset = j % num_desc_per_page;
  3129. if (qdf_unlikely(!(tx_desc_pool->
  3130. desc_pages.cacheable_pages)))
  3131. break;
  3132. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  3133. if (tx_desc && (tx_desc->vdev == vdev) &&
  3134. (tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED)) {
  3135. dp_tx_comp_free_buf(soc, tx_desc);
  3136. dp_tx_desc_release(tx_desc, i);
  3137. }
  3138. }
  3139. }
  3140. }
  3141. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  3142. static void dp_tx_desc_flush(struct dp_vdev *vdev)
  3143. {
  3144. uint8_t i, num_pool;
  3145. uint32_t j;
  3146. uint32_t num_desc, page_id, offset;
  3147. uint16_t num_desc_per_page;
  3148. struct dp_soc *soc = vdev->pdev->soc;
  3149. struct dp_tx_desc_s *tx_desc = NULL;
  3150. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  3151. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3152. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3153. for (i = 0; i < num_pool; i++) {
  3154. tx_desc_pool = &soc->tx_desc[i];
  3155. if (!tx_desc_pool->desc_pages.cacheable_pages)
  3156. continue;
  3157. num_desc_per_page =
  3158. tx_desc_pool->desc_pages.num_element_per_page;
  3159. for (j = 0; j < num_desc; j++) {
  3160. page_id = j / num_desc_per_page;
  3161. offset = j % num_desc_per_page;
  3162. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  3163. if (tx_desc && (tx_desc->vdev == vdev) &&
  3164. (tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED)) {
  3165. dp_tx_comp_free_buf(soc, tx_desc);
  3166. dp_tx_desc_release(tx_desc, i);
  3167. }
  3168. }
  3169. }
  3170. }
  3171. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  3172. /**
  3173. * dp_tx_vdev_detach() - detach vdev from dp tx
  3174. * @vdev: virtual device instance
  3175. *
  3176. * Return: QDF_STATUS_SUCCESS: success
  3177. * QDF_STATUS_E_RESOURCES: Error return
  3178. */
  3179. QDF_STATUS dp_tx_vdev_detach(struct dp_vdev *vdev)
  3180. {
  3181. dp_tx_desc_flush(vdev);
  3182. return QDF_STATUS_SUCCESS;
  3183. }
  3184. /**
  3185. * dp_tx_pdev_attach() - attach pdev to dp tx
  3186. * @pdev: physical device instance
  3187. *
  3188. * Return: QDF_STATUS_SUCCESS: success
  3189. * QDF_STATUS_E_RESOURCES: Error return
  3190. */
  3191. QDF_STATUS dp_tx_pdev_attach(struct dp_pdev *pdev)
  3192. {
  3193. struct dp_soc *soc = pdev->soc;
  3194. /* Initialize Flow control counters */
  3195. qdf_atomic_init(&pdev->num_tx_exception);
  3196. qdf_atomic_init(&pdev->num_tx_outstanding);
  3197. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3198. /* Initialize descriptors in TCL Ring */
  3199. hal_tx_init_data_ring(soc->hal_soc,
  3200. soc->tcl_data_ring[pdev->pdev_id].hal_srng);
  3201. }
  3202. return QDF_STATUS_SUCCESS;
  3203. }
  3204. /**
  3205. * dp_tx_pdev_detach() - detach pdev from dp tx
  3206. * @pdev: physical device instance
  3207. *
  3208. * Return: QDF_STATUS_SUCCESS: success
  3209. * QDF_STATUS_E_RESOURCES: Error return
  3210. */
  3211. QDF_STATUS dp_tx_pdev_detach(struct dp_pdev *pdev)
  3212. {
  3213. dp_tx_me_exit(pdev);
  3214. return QDF_STATUS_SUCCESS;
  3215. }
  3216. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  3217. /* Pools will be allocated dynamically */
  3218. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  3219. int num_desc)
  3220. {
  3221. uint8_t i;
  3222. for (i = 0; i < num_pool; i++) {
  3223. qdf_spinlock_create(&soc->tx_desc[i].flow_pool_lock);
  3224. soc->tx_desc[i].status = FLOW_POOL_INACTIVE;
  3225. }
  3226. return 0;
  3227. }
  3228. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  3229. {
  3230. uint8_t i;
  3231. for (i = 0; i < num_pool; i++)
  3232. qdf_spinlock_destroy(&soc->tx_desc[i].flow_pool_lock);
  3233. }
  3234. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  3235. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  3236. int num_desc)
  3237. {
  3238. uint8_t i;
  3239. /* Allocate software Tx descriptor pools */
  3240. for (i = 0; i < num_pool; i++) {
  3241. if (dp_tx_desc_pool_alloc(soc, i, num_desc)) {
  3242. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3243. "%s Tx Desc Pool alloc %d failed %pK",
  3244. __func__, i, soc);
  3245. return ENOMEM;
  3246. }
  3247. }
  3248. return 0;
  3249. }
  3250. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  3251. {
  3252. uint8_t i;
  3253. for (i = 0; i < num_pool; i++) {
  3254. qdf_assert_always(!soc->tx_desc[i].num_allocated);
  3255. if (dp_tx_desc_pool_free(soc, i)) {
  3256. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3257. "%s Tx Desc Pool Free failed", __func__);
  3258. }
  3259. }
  3260. }
  3261. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  3262. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  3263. /**
  3264. * dp_tso_attach_wifi3() - TSO attach handler
  3265. * @txrx_soc: Opaque Dp handle
  3266. *
  3267. * Reserve TSO descriptor buffers
  3268. *
  3269. * Return: QDF_STATUS_E_FAILURE on failure or
  3270. * QDF_STATUS_SUCCESS on success
  3271. */
  3272. static
  3273. QDF_STATUS dp_tso_attach_wifi3(void *txrx_soc)
  3274. {
  3275. return dp_tso_soc_attach(txrx_soc);
  3276. }
  3277. /**
  3278. * dp_tso_detach_wifi3() - TSO Detach handler
  3279. * @txrx_soc: Opaque Dp handle
  3280. *
  3281. * Deallocate TSO descriptor buffers
  3282. *
  3283. * Return: QDF_STATUS_E_FAILURE on failure or
  3284. * QDF_STATUS_SUCCESS on success
  3285. */
  3286. static
  3287. QDF_STATUS dp_tso_detach_wifi3(void *txrx_soc)
  3288. {
  3289. return dp_tso_soc_detach(txrx_soc);
  3290. }
  3291. #else
  3292. static
  3293. QDF_STATUS dp_tso_attach_wifi3(void *txrx_soc)
  3294. {
  3295. return QDF_STATUS_SUCCESS;
  3296. }
  3297. static
  3298. QDF_STATUS dp_tso_detach_wifi3(void *txrx_soc)
  3299. {
  3300. return QDF_STATUS_SUCCESS;
  3301. }
  3302. #endif
  3303. QDF_STATUS dp_tso_soc_detach(void *txrx_soc)
  3304. {
  3305. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3306. uint8_t i;
  3307. uint8_t num_pool;
  3308. uint32_t num_desc;
  3309. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3310. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3311. for (i = 0; i < num_pool; i++)
  3312. dp_tx_tso_desc_pool_free(soc, i);
  3313. dp_info("%s TSO Desc Pool %d Free descs = %d",
  3314. __func__, num_pool, num_desc);
  3315. for (i = 0; i < num_pool; i++)
  3316. dp_tx_tso_num_seg_pool_free(soc, i);
  3317. dp_info("%s TSO Num of seg Desc Pool %d Free descs = %d",
  3318. __func__, num_pool, num_desc);
  3319. return QDF_STATUS_SUCCESS;
  3320. }
  3321. /**
  3322. * dp_tso_attach() - TSO attach handler
  3323. * @txrx_soc: Opaque Dp handle
  3324. *
  3325. * Reserve TSO descriptor buffers
  3326. *
  3327. * Return: QDF_STATUS_E_FAILURE on failure or
  3328. * QDF_STATUS_SUCCESS on success
  3329. */
  3330. QDF_STATUS dp_tso_soc_attach(void *txrx_soc)
  3331. {
  3332. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3333. uint8_t i;
  3334. uint8_t num_pool;
  3335. uint32_t num_desc;
  3336. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3337. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3338. for (i = 0; i < num_pool; i++) {
  3339. if (dp_tx_tso_desc_pool_alloc(soc, i, num_desc)) {
  3340. dp_err("TSO Desc Pool alloc %d failed %pK",
  3341. i, soc);
  3342. return QDF_STATUS_E_FAILURE;
  3343. }
  3344. }
  3345. dp_info("%s TSO Desc Alloc %d, descs = %d",
  3346. __func__, num_pool, num_desc);
  3347. for (i = 0; i < num_pool; i++) {
  3348. if (dp_tx_tso_num_seg_pool_alloc(soc, i, num_desc)) {
  3349. dp_err("TSO Num of seg Pool alloc %d failed %pK",
  3350. i, soc);
  3351. return QDF_STATUS_E_FAILURE;
  3352. }
  3353. }
  3354. return QDF_STATUS_SUCCESS;
  3355. }
  3356. /**
  3357. * dp_tx_soc_detach() - detach soc from dp tx
  3358. * @soc: core txrx main context
  3359. *
  3360. * This function will detach dp tx into main device context
  3361. * will free dp tx resource and initialize resources
  3362. *
  3363. * Return: QDF_STATUS_SUCCESS: success
  3364. * QDF_STATUS_E_RESOURCES: Error return
  3365. */
  3366. QDF_STATUS dp_tx_soc_detach(struct dp_soc *soc)
  3367. {
  3368. uint8_t num_pool;
  3369. uint16_t num_desc;
  3370. uint16_t num_ext_desc;
  3371. uint8_t i;
  3372. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3373. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3374. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3375. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  3376. dp_tx_flow_control_deinit(soc);
  3377. dp_tx_delete_static_pools(soc, num_pool);
  3378. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3379. "%s Tx Desc Pool Free num_pool = %d, descs = %d",
  3380. __func__, num_pool, num_desc);
  3381. for (i = 0; i < num_pool; i++) {
  3382. if (dp_tx_ext_desc_pool_free(soc, i)) {
  3383. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3384. "%s Tx Ext Desc Pool Free failed",
  3385. __func__);
  3386. return QDF_STATUS_E_RESOURCES;
  3387. }
  3388. }
  3389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3390. "%s MSDU Ext Desc Pool %d Free descs = %d",
  3391. __func__, num_pool, num_ext_desc);
  3392. status = dp_tso_detach_wifi3(soc);
  3393. if (status != QDF_STATUS_SUCCESS)
  3394. return status;
  3395. return QDF_STATUS_SUCCESS;
  3396. }
  3397. /**
  3398. * dp_tx_soc_attach() - attach soc to dp tx
  3399. * @soc: core txrx main context
  3400. *
  3401. * This function will attach dp tx into main device context
  3402. * will allocate dp tx resource and initialize resources
  3403. *
  3404. * Return: QDF_STATUS_SUCCESS: success
  3405. * QDF_STATUS_E_RESOURCES: Error return
  3406. */
  3407. QDF_STATUS dp_tx_soc_attach(struct dp_soc *soc)
  3408. {
  3409. uint8_t i;
  3410. uint8_t num_pool;
  3411. uint32_t num_desc;
  3412. uint32_t num_ext_desc;
  3413. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3414. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3415. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3416. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  3417. if (num_pool > MAX_TXDESC_POOLS)
  3418. goto fail;
  3419. if (dp_tx_alloc_static_pools(soc, num_pool, num_desc))
  3420. goto fail;
  3421. dp_tx_flow_control_init(soc);
  3422. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3423. "%s Tx Desc Alloc num_pool = %d, descs = %d",
  3424. __func__, num_pool, num_desc);
  3425. /* Allocate extension tx descriptor pools */
  3426. for (i = 0; i < num_pool; i++) {
  3427. if (dp_tx_ext_desc_pool_alloc(soc, i, num_ext_desc)) {
  3428. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3429. "MSDU Ext Desc Pool alloc %d failed %pK",
  3430. i, soc);
  3431. goto fail;
  3432. }
  3433. }
  3434. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3435. "%s MSDU Ext Desc Alloc %d, descs = %d",
  3436. __func__, num_pool, num_ext_desc);
  3437. status = dp_tso_attach_wifi3((void *)soc);
  3438. if (status != QDF_STATUS_SUCCESS)
  3439. goto fail;
  3440. /* Initialize descriptors in TCL Rings */
  3441. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3442. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3443. hal_tx_init_data_ring(soc->hal_soc,
  3444. soc->tcl_data_ring[i].hal_srng);
  3445. }
  3446. }
  3447. /*
  3448. * todo - Add a runtime config option to enable this.
  3449. */
  3450. /*
  3451. * Due to multiple issues on NPR EMU, enable it selectively
  3452. * only for NPR EMU, should be removed, once NPR platforms
  3453. * are stable.
  3454. */
  3455. soc->process_tx_status = CONFIG_PROCESS_TX_STATUS;
  3456. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3457. "%s HAL Tx init Success", __func__);
  3458. return QDF_STATUS_SUCCESS;
  3459. fail:
  3460. /* Detach will take care of freeing only allocated resources */
  3461. dp_tx_soc_detach(soc);
  3462. return QDF_STATUS_E_RESOURCES;
  3463. }
  3464. /*
  3465. * dp_tx_me_mem_free(): Function to free allocated memory in mcast enahncement
  3466. * pdev: pointer to DP PDEV structure
  3467. * seg_info_head: Pointer to the head of list
  3468. *
  3469. * return: void
  3470. */
  3471. static void dp_tx_me_mem_free(struct dp_pdev *pdev,
  3472. struct dp_tx_seg_info_s *seg_info_head)
  3473. {
  3474. struct dp_tx_me_buf_t *mc_uc_buf;
  3475. struct dp_tx_seg_info_s *seg_info_new = NULL;
  3476. qdf_nbuf_t nbuf = NULL;
  3477. uint64_t phy_addr;
  3478. while (seg_info_head) {
  3479. nbuf = seg_info_head->nbuf;
  3480. mc_uc_buf = (struct dp_tx_me_buf_t *)
  3481. seg_info_head->frags[0].vaddr;
  3482. phy_addr = seg_info_head->frags[0].paddr_hi;
  3483. phy_addr = (phy_addr << 32) | seg_info_head->frags[0].paddr_lo;
  3484. qdf_mem_unmap_nbytes_single(pdev->soc->osdev,
  3485. phy_addr,
  3486. QDF_DMA_TO_DEVICE , QDF_MAC_ADDR_SIZE);
  3487. dp_tx_me_free_buf(pdev, mc_uc_buf);
  3488. qdf_nbuf_free(nbuf);
  3489. seg_info_new = seg_info_head;
  3490. seg_info_head = seg_info_head->next;
  3491. qdf_mem_free(seg_info_new);
  3492. }
  3493. }
  3494. /**
  3495. * dp_tx_me_send_convert_ucast(): function to convert multicast to unicast
  3496. * @vdev: DP VDEV handle
  3497. * @nbuf: Multicast nbuf
  3498. * @newmac: Table of the clients to which packets have to be sent
  3499. * @new_mac_cnt: No of clients
  3500. *
  3501. * return: no of converted packets
  3502. */
  3503. uint16_t
  3504. dp_tx_me_send_convert_ucast(struct cdp_vdev *vdev_handle, qdf_nbuf_t nbuf,
  3505. uint8_t newmac[][QDF_MAC_ADDR_SIZE], uint8_t new_mac_cnt)
  3506. {
  3507. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  3508. struct dp_pdev *pdev = vdev->pdev;
  3509. qdf_ether_header_t *eh;
  3510. uint8_t *data;
  3511. uint16_t len;
  3512. /* reference to frame dst addr */
  3513. uint8_t *dstmac;
  3514. /* copy of original frame src addr */
  3515. uint8_t srcmac[QDF_MAC_ADDR_SIZE];
  3516. /* local index into newmac */
  3517. uint8_t new_mac_idx = 0;
  3518. struct dp_tx_me_buf_t *mc_uc_buf;
  3519. qdf_nbuf_t nbuf_clone;
  3520. struct dp_tx_msdu_info_s msdu_info;
  3521. struct dp_tx_seg_info_s *seg_info_head = NULL;
  3522. struct dp_tx_seg_info_s *seg_info_tail = NULL;
  3523. struct dp_tx_seg_info_s *seg_info_new;
  3524. qdf_dma_addr_t paddr_data;
  3525. qdf_dma_addr_t paddr_mcbuf = 0;
  3526. uint8_t empty_entry_mac[QDF_MAC_ADDR_SIZE] = {0};
  3527. QDF_STATUS status;
  3528. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  3529. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  3530. eh = (qdf_ether_header_t *)nbuf;
  3531. qdf_mem_copy(srcmac, eh->ether_shost, QDF_MAC_ADDR_SIZE);
  3532. len = qdf_nbuf_len(nbuf);
  3533. data = qdf_nbuf_data(nbuf);
  3534. status = qdf_nbuf_map(vdev->osdev, nbuf,
  3535. QDF_DMA_TO_DEVICE);
  3536. if (status) {
  3537. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3538. "Mapping failure Error:%d", status);
  3539. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  3540. qdf_nbuf_free(nbuf);
  3541. return 1;
  3542. }
  3543. paddr_data = qdf_nbuf_mapped_paddr_get(nbuf) + QDF_MAC_ADDR_SIZE;
  3544. for (new_mac_idx = 0; new_mac_idx < new_mac_cnt; new_mac_idx++) {
  3545. dstmac = newmac[new_mac_idx];
  3546. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3547. "added mac addr (%pM)", dstmac);
  3548. /* Check for NULL Mac Address */
  3549. if (!qdf_mem_cmp(dstmac, empty_entry_mac, QDF_MAC_ADDR_SIZE))
  3550. continue;
  3551. /* frame to self mac. skip */
  3552. if (!qdf_mem_cmp(dstmac, srcmac, QDF_MAC_ADDR_SIZE))
  3553. continue;
  3554. /*
  3555. * TODO: optimize to avoid malloc in per-packet path
  3556. * For eg. seg_pool can be made part of vdev structure
  3557. */
  3558. seg_info_new = qdf_mem_malloc(sizeof(*seg_info_new));
  3559. if (!seg_info_new) {
  3560. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3561. "alloc failed");
  3562. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc, 1);
  3563. goto fail_seg_alloc;
  3564. }
  3565. mc_uc_buf = dp_tx_me_alloc_buf(pdev);
  3566. if (!mc_uc_buf)
  3567. goto fail_buf_alloc;
  3568. /*
  3569. * TODO: Check if we need to clone the nbuf
  3570. * Or can we just use the reference for all cases
  3571. */
  3572. if (new_mac_idx < (new_mac_cnt - 1)) {
  3573. nbuf_clone = qdf_nbuf_clone((qdf_nbuf_t)nbuf);
  3574. if (!nbuf_clone) {
  3575. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail, 1);
  3576. goto fail_clone;
  3577. }
  3578. } else {
  3579. /*
  3580. * Update the ref
  3581. * to account for frame sent without cloning
  3582. */
  3583. qdf_nbuf_ref(nbuf);
  3584. nbuf_clone = nbuf;
  3585. }
  3586. qdf_mem_copy(mc_uc_buf->data, dstmac, QDF_MAC_ADDR_SIZE);
  3587. status = qdf_mem_map_nbytes_single(vdev->osdev, mc_uc_buf->data,
  3588. QDF_DMA_TO_DEVICE, QDF_MAC_ADDR_SIZE,
  3589. &paddr_mcbuf);
  3590. if (status) {
  3591. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3592. "Mapping failure Error:%d", status);
  3593. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  3594. goto fail_map;
  3595. }
  3596. seg_info_new->frags[0].vaddr = (uint8_t *)mc_uc_buf;
  3597. seg_info_new->frags[0].paddr_lo = (uint32_t) paddr_mcbuf;
  3598. seg_info_new->frags[0].paddr_hi =
  3599. (uint16_t)((uint64_t)paddr_mcbuf >> 32);
  3600. seg_info_new->frags[0].len = QDF_MAC_ADDR_SIZE;
  3601. /*preparing data fragment*/
  3602. seg_info_new->frags[1].vaddr =
  3603. qdf_nbuf_data(nbuf) + QDF_MAC_ADDR_SIZE;
  3604. seg_info_new->frags[1].paddr_lo = (uint32_t)paddr_data;
  3605. seg_info_new->frags[1].paddr_hi =
  3606. (uint16_t)(((uint64_t)paddr_data) >> 32);
  3607. seg_info_new->frags[1].len = len - QDF_MAC_ADDR_SIZE;
  3608. seg_info_new->nbuf = nbuf_clone;
  3609. seg_info_new->frag_cnt = 2;
  3610. seg_info_new->total_len = len;
  3611. seg_info_new->next = NULL;
  3612. if (!seg_info_head)
  3613. seg_info_head = seg_info_new;
  3614. else
  3615. seg_info_tail->next = seg_info_new;
  3616. seg_info_tail = seg_info_new;
  3617. }
  3618. if (!seg_info_head) {
  3619. goto free_return;
  3620. }
  3621. msdu_info.u.sg_info.curr_seg = seg_info_head;
  3622. msdu_info.num_seg = new_mac_cnt;
  3623. msdu_info.frm_type = dp_tx_frm_me;
  3624. if (qdf_unlikely(vdev->mcast_enhancement_en > 0) &&
  3625. qdf_unlikely(pdev->hmmc_tid_override_en))
  3626. msdu_info.tid = pdev->hmmc_tid;
  3627. DP_STATS_INC(vdev, tx_i.mcast_en.ucast, new_mac_cnt);
  3628. dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  3629. while (seg_info_head->next) {
  3630. seg_info_new = seg_info_head;
  3631. seg_info_head = seg_info_head->next;
  3632. qdf_mem_free(seg_info_new);
  3633. }
  3634. qdf_mem_free(seg_info_head);
  3635. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  3636. qdf_nbuf_free(nbuf);
  3637. return new_mac_cnt;
  3638. fail_map:
  3639. qdf_nbuf_free(nbuf_clone);
  3640. fail_clone:
  3641. dp_tx_me_free_buf(pdev, mc_uc_buf);
  3642. fail_buf_alloc:
  3643. qdf_mem_free(seg_info_new);
  3644. fail_seg_alloc:
  3645. dp_tx_me_mem_free(pdev, seg_info_head);
  3646. free_return:
  3647. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  3648. qdf_nbuf_free(nbuf);
  3649. return 1;
  3650. }