sm6150.c 261 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/clk.h>
  6. #include <linux/delay.h>
  7. #include <linux/gpio.h>
  8. #include <linux/of_gpio.h>
  9. #include <linux/platform_device.h>
  10. #include <linux/slab.h>
  11. #include <linux/io.h>
  12. #include <linux/module.h>
  13. #include <linux/input.h>
  14. #include <linux/of_device.h>
  15. #include <linux/pm_qos.h>
  16. #include <linux/soc/qcom/fsa4480-i2c.h>
  17. #include <sound/core.h>
  18. #include <sound/soc.h>
  19. #include <sound/soc-dapm.h>
  20. #include <sound/pcm.h>
  21. #include <sound/pcm_params.h>
  22. #include <sound/info.h>
  23. #include <soc/snd_event.h>
  24. #include <soc/qcom/socinfo.h>
  25. #include <dsp/q6afe-v2.h>
  26. #include <dsp/q6core.h>
  27. #include "device_event.h"
  28. #include "msm-pcm-routing-v2.h"
  29. #include <asoc/msm-cdc-pinctrl.h>
  30. #include "codecs/wcd934x/wcd934x.h"
  31. #include "codecs/wcd9335.h"
  32. #include "codecs/wcd934x/wcd934x-mbhc.h"
  33. #include "codecs/wcd937x/wcd937x-mbhc.h"
  34. #include "codecs/wsa881x.h"
  35. #include "codecs/bolero/bolero-cdc.h"
  36. #include <dt-bindings/sound/audio-codec-port-types.h>
  37. #include "codecs/bolero/wsa-macro.h"
  38. #include "codecs/wcd937x/wcd937x.h"
  39. #define DRV_NAME "sm6150-asoc-snd"
  40. #define __CHIPSET__ "SM6150 "
  41. #define MSM_DAILINK_NAME(name) (__CHIPSET__#name)
  42. #define SAMPLING_RATE_8KHZ 8000
  43. #define SAMPLING_RATE_11P025KHZ 11025
  44. #define SAMPLING_RATE_16KHZ 16000
  45. #define SAMPLING_RATE_22P05KHZ 22050
  46. #define SAMPLING_RATE_32KHZ 32000
  47. #define SAMPLING_RATE_44P1KHZ 44100
  48. #define SAMPLING_RATE_48KHZ 48000
  49. #define SAMPLING_RATE_88P2KHZ 88200
  50. #define SAMPLING_RATE_96KHZ 96000
  51. #define SAMPLING_RATE_176P4KHZ 176400
  52. #define SAMPLING_RATE_192KHZ 192000
  53. #define SAMPLING_RATE_352P8KHZ 352800
  54. #define SAMPLING_RATE_384KHZ 384000
  55. #define WCD9XXX_MBHC_DEF_BUTTONS 8
  56. #define WCD9XXX_MBHC_DEF_RLOADS 5
  57. #define CODEC_EXT_CLK_RATE 9600000
  58. #define ADSP_STATE_READY_TIMEOUT_MS 3000
  59. #define DEV_NAME_STR_LEN 32
  60. #define WSA8810_NAME_1 "wsa881x.20170211"
  61. #define WSA8810_NAME_2 "wsa881x.20170212"
  62. #define WCN_CDC_SLIM_RX_CH_MAX 2
  63. #define WCN_CDC_SLIM_TX_CH_MAX 3
  64. #define TDM_CHANNEL_MAX 8
  65. #define ADSP_STATE_READY_TIMEOUT_MS 3000
  66. #define MSM_LL_QOS_VALUE 300 /* time in us to ensure LPM doesn't go in C3/C4 */
  67. #define MSM_HIFI_ON 1
  68. #define SM6150_SOC_VERSION_1_0 0x00010000
  69. #define SM6150_SOC_MSM_ID 0x163
  70. enum {
  71. SLIM_RX_0 = 0,
  72. SLIM_RX_1,
  73. SLIM_RX_2,
  74. SLIM_RX_3,
  75. SLIM_RX_4,
  76. SLIM_RX_5,
  77. SLIM_RX_6,
  78. SLIM_RX_7,
  79. SLIM_RX_MAX,
  80. };
  81. enum {
  82. SLIM_TX_0 = 0,
  83. SLIM_TX_1,
  84. SLIM_TX_2,
  85. SLIM_TX_3,
  86. SLIM_TX_4,
  87. SLIM_TX_5,
  88. SLIM_TX_6,
  89. SLIM_TX_7,
  90. SLIM_TX_8,
  91. SLIM_TX_MAX,
  92. };
  93. enum {
  94. PRIM_MI2S = 0,
  95. SEC_MI2S,
  96. TERT_MI2S,
  97. QUAT_MI2S,
  98. QUIN_MI2S,
  99. MI2S_MAX,
  100. };
  101. enum {
  102. PRIM_AUX_PCM = 0,
  103. SEC_AUX_PCM,
  104. TERT_AUX_PCM,
  105. QUAT_AUX_PCM,
  106. QUIN_AUX_PCM,
  107. AUX_PCM_MAX,
  108. };
  109. enum {
  110. TDM_0 = 0,
  111. TDM_1,
  112. TDM_2,
  113. TDM_3,
  114. TDM_4,
  115. TDM_5,
  116. TDM_6,
  117. TDM_7,
  118. TDM_PORT_MAX,
  119. };
  120. enum {
  121. TDM_PRI = 0,
  122. TDM_SEC,
  123. TDM_TERT,
  124. TDM_QUAT,
  125. TDM_QUIN,
  126. TDM_INTERFACE_MAX,
  127. };
  128. struct tdm_port {
  129. u32 mode;
  130. u32 channel;
  131. };
  132. enum {
  133. WSA_CDC_DMA_RX_0 = 0,
  134. WSA_CDC_DMA_RX_1,
  135. RX_CDC_DMA_RX_0,
  136. RX_CDC_DMA_RX_1,
  137. RX_CDC_DMA_RX_2,
  138. RX_CDC_DMA_RX_3,
  139. RX_CDC_DMA_RX_5,
  140. CDC_DMA_RX_MAX,
  141. };
  142. enum {
  143. WSA_CDC_DMA_TX_0 = 0,
  144. WSA_CDC_DMA_TX_1,
  145. WSA_CDC_DMA_TX_2,
  146. TX_CDC_DMA_TX_0,
  147. TX_CDC_DMA_TX_3,
  148. TX_CDC_DMA_TX_4,
  149. CDC_DMA_TX_MAX,
  150. };
  151. struct mi2s_conf {
  152. struct mutex lock;
  153. u32 ref_cnt;
  154. u32 msm_is_mi2s_master;
  155. u32 msm_is_ext_mclk;
  156. };
  157. static u32 mi2s_ebit_clk[MI2S_MAX] = {
  158. Q6AFE_LPASS_CLK_ID_PRI_MI2S_EBIT,
  159. Q6AFE_LPASS_CLK_ID_SEC_MI2S_EBIT,
  160. Q6AFE_LPASS_CLK_ID_TER_MI2S_EBIT,
  161. Q6AFE_LPASS_CLK_ID_QUAD_MI2S_EBIT,
  162. Q6AFE_LPASS_CLK_ID_QUI_MI2S_EBIT
  163. };
  164. struct dev_config {
  165. u32 sample_rate;
  166. u32 bit_format;
  167. u32 channels;
  168. };
  169. enum {
  170. DP_RX_IDX = 0,
  171. EXT_DISP_RX_IDX_MAX,
  172. };
  173. struct msm_wsa881x_dev_info {
  174. struct device_node *of_node;
  175. u32 index;
  176. };
  177. struct aux_codec_dev_info {
  178. struct device_node *of_node;
  179. u32 index;
  180. };
  181. struct msm_asoc_mach_data {
  182. struct snd_info_entry *codec_root;
  183. int usbc_en2_gpio; /* used by gpio driver API */
  184. struct device_node *mi2s_gpio_p[MI2S_MAX]; /* used by pinctrl API */
  185. int hph_en1_gpio;
  186. int hph_en0_gpio;
  187. struct device_node *dmic01_gpio_p; /* used by pinctrl API */
  188. struct device_node *dmic23_gpio_p; /* used by pinctrl API */
  189. struct device_node *us_euro_gpio_p; /* used by pinctrl API */
  190. struct pinctrl *usbc_en2_gpio_p; /* used by pinctrl API */
  191. struct device_node *hph_en1_gpio_p; /* used by pinctrl API */
  192. struct device_node *hph_en0_gpio_p; /* used by pinctrl API */
  193. bool is_afe_config_done;
  194. struct device_node *fsa_handle;
  195. };
  196. struct msm_asoc_wcd93xx_codec {
  197. void* (*get_afe_config_fn)(struct snd_soc_component *component,
  198. enum afe_config_type config_type);
  199. };
  200. static struct snd_soc_card snd_soc_card_sm6150_msm;
  201. /* TDM default config */
  202. static struct dev_config tdm_rx_cfg[TDM_INTERFACE_MAX][TDM_PORT_MAX] = {
  203. { /* PRI TDM */
  204. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  205. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  206. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  207. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  208. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  209. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  210. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  211. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  212. },
  213. { /* SEC TDM */
  214. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  215. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  216. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  217. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  218. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  219. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  220. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  221. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  222. },
  223. { /* TERT TDM */
  224. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  225. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  226. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  227. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  228. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  229. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  230. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  231. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  232. },
  233. { /* QUAT TDM */
  234. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  235. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  236. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  237. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  238. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  239. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  240. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  241. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  242. },
  243. { /* QUIN TDM */
  244. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  245. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  246. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  247. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  248. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  249. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  250. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  251. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  252. }
  253. };
  254. /* TDM default config */
  255. static struct dev_config tdm_tx_cfg[TDM_INTERFACE_MAX][TDM_PORT_MAX] = {
  256. { /* PRI TDM */
  257. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  258. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  259. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  260. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  261. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  262. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  263. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  264. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  265. },
  266. { /* SEC TDM */
  267. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  268. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  269. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  270. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  271. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  272. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  273. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  274. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  275. },
  276. { /* TERT TDM */
  277. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  278. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  279. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  280. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  281. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  282. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  283. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  284. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  285. },
  286. { /* QUAT TDM */
  287. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  288. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  289. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  290. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  291. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  292. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  293. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  294. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  295. },
  296. { /* QUIN TDM */
  297. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  298. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  299. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  300. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  301. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  302. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  303. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  304. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  305. }
  306. };
  307. /* Default configuration of slimbus channels */
  308. static struct dev_config slim_rx_cfg[] = {
  309. [SLIM_RX_0] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  310. [SLIM_RX_1] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  311. [SLIM_RX_2] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  312. [SLIM_RX_3] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  313. [SLIM_RX_4] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  314. [SLIM_RX_5] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  315. [SLIM_RX_6] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  316. [SLIM_RX_7] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  317. };
  318. static struct dev_config slim_tx_cfg[] = {
  319. [SLIM_TX_0] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  320. [SLIM_TX_1] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  321. [SLIM_TX_2] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  322. [SLIM_TX_3] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  323. [SLIM_TX_4] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  324. [SLIM_TX_5] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  325. [SLIM_TX_6] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  326. [SLIM_TX_7] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  327. [SLIM_TX_8] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  328. };
  329. /* Default configuration of Codec DMA Interface Tx */
  330. static struct dev_config cdc_dma_rx_cfg[] = {
  331. [WSA_CDC_DMA_RX_0] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  332. [WSA_CDC_DMA_RX_1] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  333. [RX_CDC_DMA_RX_0] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  334. [RX_CDC_DMA_RX_1] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  335. [RX_CDC_DMA_RX_2] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  336. [RX_CDC_DMA_RX_3] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  337. [RX_CDC_DMA_RX_5] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  338. };
  339. /* Default configuration of Codec DMA Interface Rx */
  340. static struct dev_config cdc_dma_tx_cfg[] = {
  341. [WSA_CDC_DMA_TX_0] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  342. [WSA_CDC_DMA_TX_1] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  343. [WSA_CDC_DMA_TX_2] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  344. [TX_CDC_DMA_TX_0] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  345. [TX_CDC_DMA_TX_3] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  346. [TX_CDC_DMA_TX_4] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  347. };
  348. /* Default configuration of external display BE */
  349. static struct dev_config ext_disp_rx_cfg[] = {
  350. [DP_RX_IDX] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  351. };
  352. static struct dev_config usb_rx_cfg = {
  353. .sample_rate = SAMPLING_RATE_48KHZ,
  354. .bit_format = SNDRV_PCM_FORMAT_S16_LE,
  355. .channels = 2,
  356. };
  357. static struct dev_config usb_tx_cfg = {
  358. .sample_rate = SAMPLING_RATE_48KHZ,
  359. .bit_format = SNDRV_PCM_FORMAT_S16_LE,
  360. .channels = 1,
  361. };
  362. static struct dev_config proxy_rx_cfg = {
  363. .sample_rate = SAMPLING_RATE_48KHZ,
  364. .bit_format = SNDRV_PCM_FORMAT_S16_LE,
  365. .channels = 2,
  366. };
  367. /* Default configuration of MI2S channels */
  368. static struct dev_config mi2s_rx_cfg[] = {
  369. [PRIM_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  370. [SEC_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  371. [TERT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  372. [QUAT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  373. [QUIN_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  374. };
  375. static struct dev_config mi2s_tx_cfg[] = {
  376. [PRIM_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  377. [SEC_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  378. [TERT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  379. [QUAT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  380. [QUIN_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  381. };
  382. static struct dev_config aux_pcm_rx_cfg[] = {
  383. [PRIM_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  384. [SEC_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  385. [TERT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  386. [QUAT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  387. [QUIN_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  388. };
  389. static struct dev_config aux_pcm_tx_cfg[] = {
  390. [PRIM_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  391. [SEC_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  392. [TERT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  393. [QUAT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  394. [QUIN_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  395. };
  396. static int msm_vi_feed_tx_ch = 2;
  397. static const char *const slim_rx_ch_text[] = {"One", "Two"};
  398. static const char *const slim_tx_ch_text[] = {"One", "Two", "Three", "Four",
  399. "Five", "Six", "Seven",
  400. "Eight"};
  401. static const char *const vi_feed_ch_text[] = {"One", "Two"};
  402. static char const *bit_format_text[] = {"S16_LE", "S24_LE", "S24_3LE",
  403. "S32_LE"};
  404. static char const *ext_disp_bit_format_text[] = {"S16_LE", "S24_LE",
  405. "S24_3LE"};
  406. static char const *slim_sample_rate_text[] = {"KHZ_8", "KHZ_16",
  407. "KHZ_32", "KHZ_44P1", "KHZ_48",
  408. "KHZ_88P2", "KHZ_96", "KHZ_176P4",
  409. "KHZ_192", "KHZ_352P8", "KHZ_384"};
  410. static char const *bt_sample_rate_text[] = {"KHZ_8", "KHZ_16",
  411. "KHZ_44P1", "KHZ_48",
  412. "KHZ_88P2", "KHZ_96"};
  413. static char const *bt_sample_rate_rx_text[] = {"KHZ_8", "KHZ_16",
  414. "KHZ_44P1", "KHZ_48",
  415. "KHZ_88P2", "KHZ_96"};
  416. static char const *bt_sample_rate_tx_text[] = {"KHZ_8", "KHZ_16",
  417. "KHZ_44P1", "KHZ_48",
  418. "KHZ_88P2", "KHZ_96"};
  419. static const char *const usb_ch_text[] = {"One", "Two", "Three", "Four",
  420. "Five", "Six", "Seven",
  421. "Eight"};
  422. static char const *ch_text[] = {"Two", "Three", "Four", "Five",
  423. "Six", "Seven", "Eight"};
  424. static char const *usb_sample_rate_text[] = {"KHZ_8", "KHZ_11P025",
  425. "KHZ_16", "KHZ_22P05",
  426. "KHZ_32", "KHZ_44P1", "KHZ_48",
  427. "KHZ_88P2", "KHZ_96", "KHZ_176P4",
  428. "KHZ_192", "KHZ_352P8", "KHZ_384"};
  429. static char const *ext_disp_sample_rate_text[] = {"KHZ_48", "KHZ_96",
  430. "KHZ_192", "KHZ_32", "KHZ_44P1",
  431. "KHZ_88P2", "KHZ_176P4" };
  432. static char const *tdm_ch_text[] = {"One", "Two", "Three", "Four",
  433. "Five", "Six", "Seven", "Eight"};
  434. static char const *tdm_bit_format_text[] = {"S16_LE", "S24_LE", "S32_LE"};
  435. static char const *tdm_sample_rate_text[] = {"KHZ_8", "KHZ_16", "KHZ_32",
  436. "KHZ_48", "KHZ_176P4",
  437. "KHZ_352P8"};
  438. static const char *const auxpcm_rate_text[] = {"KHZ_8", "KHZ_16"};
  439. static char const *mi2s_rate_text[] = {"KHZ_8", "KHZ_11P025", "KHZ_16",
  440. "KHZ_22P05", "KHZ_32", "KHZ_44P1",
  441. "KHZ_48", "KHZ_96", "KHZ_192"};
  442. static const char *const mi2s_ch_text[] = {"One", "Two", "Three", "Four",
  443. "Five", "Six", "Seven",
  444. "Eight"};
  445. static const char *const hifi_text[] = {"Off", "On"};
  446. static const char *const qos_text[] = {"Disable", "Enable"};
  447. static const char *const cdc_dma_rx_ch_text[] = {"One", "Two"};
  448. static const char *const cdc_dma_tx_ch_text[] = {"One", "Two", "Three", "Four",
  449. "Five", "Six", "Seven",
  450. "Eight"};
  451. static char const *cdc_dma_sample_rate_text[] = {"KHZ_8", "KHZ_11P025",
  452. "KHZ_16", "KHZ_22P05",
  453. "KHZ_32", "KHZ_44P1", "KHZ_48",
  454. "KHZ_88P2", "KHZ_96",
  455. "KHZ_176P4", "KHZ_192",
  456. "KHZ_352P8", "KHZ_384"};
  457. static SOC_ENUM_SINGLE_EXT_DECL(slim_0_rx_chs, slim_rx_ch_text);
  458. static SOC_ENUM_SINGLE_EXT_DECL(slim_2_rx_chs, slim_rx_ch_text);
  459. static SOC_ENUM_SINGLE_EXT_DECL(slim_0_tx_chs, slim_tx_ch_text);
  460. static SOC_ENUM_SINGLE_EXT_DECL(slim_1_tx_chs, slim_tx_ch_text);
  461. static SOC_ENUM_SINGLE_EXT_DECL(slim_5_rx_chs, slim_rx_ch_text);
  462. static SOC_ENUM_SINGLE_EXT_DECL(slim_6_rx_chs, slim_rx_ch_text);
  463. static SOC_ENUM_SINGLE_EXT_DECL(usb_rx_chs, usb_ch_text);
  464. static SOC_ENUM_SINGLE_EXT_DECL(usb_tx_chs, usb_ch_text);
  465. static SOC_ENUM_SINGLE_EXT_DECL(vi_feed_tx_chs, vi_feed_ch_text);
  466. static SOC_ENUM_SINGLE_EXT_DECL(ext_disp_rx_chs, ch_text);
  467. static SOC_ENUM_SINGLE_EXT_DECL(proxy_rx_chs, ch_text);
  468. static SOC_ENUM_SINGLE_EXT_DECL(slim_0_rx_format, bit_format_text);
  469. static SOC_ENUM_SINGLE_EXT_DECL(slim_5_rx_format, bit_format_text);
  470. static SOC_ENUM_SINGLE_EXT_DECL(slim_6_rx_format, bit_format_text);
  471. static SOC_ENUM_SINGLE_EXT_DECL(slim_0_tx_format, bit_format_text);
  472. static SOC_ENUM_SINGLE_EXT_DECL(usb_rx_format, bit_format_text);
  473. static SOC_ENUM_SINGLE_EXT_DECL(usb_tx_format, bit_format_text);
  474. static SOC_ENUM_SINGLE_EXT_DECL(ext_disp_rx_format, ext_disp_bit_format_text);
  475. static SOC_ENUM_SINGLE_EXT_DECL(slim_0_rx_sample_rate, slim_sample_rate_text);
  476. static SOC_ENUM_SINGLE_EXT_DECL(slim_2_rx_sample_rate, slim_sample_rate_text);
  477. static SOC_ENUM_SINGLE_EXT_DECL(slim_0_tx_sample_rate, slim_sample_rate_text);
  478. static SOC_ENUM_SINGLE_EXT_DECL(slim_5_rx_sample_rate, slim_sample_rate_text);
  479. static SOC_ENUM_SINGLE_EXT_DECL(slim_6_rx_sample_rate, slim_sample_rate_text);
  480. static SOC_ENUM_SINGLE_EXT_DECL(bt_sample_rate, bt_sample_rate_text);
  481. static SOC_ENUM_SINGLE_EXT_DECL(bt_sample_rate_rx, bt_sample_rate_rx_text);
  482. static SOC_ENUM_SINGLE_EXT_DECL(bt_sample_rate_tx, bt_sample_rate_tx_text);
  483. static SOC_ENUM_SINGLE_EXT_DECL(usb_rx_sample_rate, usb_sample_rate_text);
  484. static SOC_ENUM_SINGLE_EXT_DECL(usb_tx_sample_rate, usb_sample_rate_text);
  485. static SOC_ENUM_SINGLE_EXT_DECL(ext_disp_rx_sample_rate,
  486. ext_disp_sample_rate_text);
  487. static SOC_ENUM_SINGLE_EXT_DECL(tdm_tx_chs, tdm_ch_text);
  488. static SOC_ENUM_SINGLE_EXT_DECL(tdm_tx_format, tdm_bit_format_text);
  489. static SOC_ENUM_SINGLE_EXT_DECL(tdm_tx_sample_rate, tdm_sample_rate_text);
  490. static SOC_ENUM_SINGLE_EXT_DECL(tdm_rx_chs, tdm_ch_text);
  491. static SOC_ENUM_SINGLE_EXT_DECL(tdm_rx_format, tdm_bit_format_text);
  492. static SOC_ENUM_SINGLE_EXT_DECL(tdm_rx_sample_rate, tdm_sample_rate_text);
  493. static SOC_ENUM_SINGLE_EXT_DECL(prim_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  494. static SOC_ENUM_SINGLE_EXT_DECL(sec_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  495. static SOC_ENUM_SINGLE_EXT_DECL(tert_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  496. static SOC_ENUM_SINGLE_EXT_DECL(quat_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  497. static SOC_ENUM_SINGLE_EXT_DECL(quin_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  498. static SOC_ENUM_SINGLE_EXT_DECL(prim_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  499. static SOC_ENUM_SINGLE_EXT_DECL(sec_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  500. static SOC_ENUM_SINGLE_EXT_DECL(tert_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  501. static SOC_ENUM_SINGLE_EXT_DECL(quat_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  502. static SOC_ENUM_SINGLE_EXT_DECL(quin_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  503. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_rx_sample_rate, mi2s_rate_text);
  504. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_rx_sample_rate, mi2s_rate_text);
  505. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_rx_sample_rate, mi2s_rate_text);
  506. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_rx_sample_rate, mi2s_rate_text);
  507. static SOC_ENUM_SINGLE_EXT_DECL(quin_mi2s_rx_sample_rate, mi2s_rate_text);
  508. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_tx_sample_rate, mi2s_rate_text);
  509. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_tx_sample_rate, mi2s_rate_text);
  510. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_tx_sample_rate, mi2s_rate_text);
  511. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_tx_sample_rate, mi2s_rate_text);
  512. static SOC_ENUM_SINGLE_EXT_DECL(quin_mi2s_tx_sample_rate, mi2s_rate_text);
  513. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_rx_chs, mi2s_ch_text);
  514. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_tx_chs, mi2s_ch_text);
  515. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_rx_chs, mi2s_ch_text);
  516. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_tx_chs, mi2s_ch_text);
  517. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_rx_chs, mi2s_ch_text);
  518. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_tx_chs, mi2s_ch_text);
  519. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_rx_chs, mi2s_ch_text);
  520. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_tx_chs, mi2s_ch_text);
  521. static SOC_ENUM_SINGLE_EXT_DECL(quin_mi2s_rx_chs, mi2s_ch_text);
  522. static SOC_ENUM_SINGLE_EXT_DECL(quin_mi2s_tx_chs, mi2s_ch_text);
  523. static SOC_ENUM_SINGLE_EXT_DECL(mi2s_rx_format, bit_format_text);
  524. static SOC_ENUM_SINGLE_EXT_DECL(mi2s_tx_format, bit_format_text);
  525. static SOC_ENUM_SINGLE_EXT_DECL(aux_pcm_rx_format, bit_format_text);
  526. static SOC_ENUM_SINGLE_EXT_DECL(aux_pcm_tx_format, bit_format_text);
  527. static SOC_ENUM_SINGLE_EXT_DECL(hifi_function, hifi_text);
  528. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_rx_0_chs, cdc_dma_rx_ch_text);
  529. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_rx_1_chs, cdc_dma_rx_ch_text);
  530. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_0_chs, cdc_dma_rx_ch_text);
  531. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_1_chs, cdc_dma_rx_ch_text);
  532. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_2_chs, cdc_dma_rx_ch_text);
  533. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_3_chs, cdc_dma_rx_ch_text);
  534. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_5_chs, cdc_dma_rx_ch_text);
  535. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_tx_0_chs, cdc_dma_tx_ch_text);
  536. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_tx_1_chs, cdc_dma_tx_ch_text);
  537. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_tx_2_chs, cdc_dma_tx_ch_text);
  538. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_0_chs, cdc_dma_tx_ch_text);
  539. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_3_chs, cdc_dma_tx_ch_text);
  540. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_4_chs, cdc_dma_tx_ch_text);
  541. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_rx_0_format, bit_format_text);
  542. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_rx_1_format, bit_format_text);
  543. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_0_format, bit_format_text);
  544. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_1_format, bit_format_text);
  545. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_2_format, bit_format_text);
  546. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_3_format, bit_format_text);
  547. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_5_format, bit_format_text);
  548. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_tx_1_format, bit_format_text);
  549. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_tx_2_format, bit_format_text);
  550. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_0_format, bit_format_text);
  551. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_3_format, bit_format_text);
  552. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_4_format, bit_format_text);
  553. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_rx_0_sample_rate,
  554. cdc_dma_sample_rate_text);
  555. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_rx_1_sample_rate,
  556. cdc_dma_sample_rate_text);
  557. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_0_sample_rate,
  558. cdc_dma_sample_rate_text);
  559. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_1_sample_rate,
  560. cdc_dma_sample_rate_text);
  561. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_2_sample_rate,
  562. cdc_dma_sample_rate_text);
  563. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_3_sample_rate,
  564. cdc_dma_sample_rate_text);
  565. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_5_sample_rate,
  566. cdc_dma_sample_rate_text);
  567. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_tx_0_sample_rate,
  568. cdc_dma_sample_rate_text);
  569. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_tx_1_sample_rate,
  570. cdc_dma_sample_rate_text);
  571. static SOC_ENUM_SINGLE_EXT_DECL(wsa_cdc_dma_tx_2_sample_rate,
  572. cdc_dma_sample_rate_text);
  573. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_0_sample_rate,
  574. cdc_dma_sample_rate_text);
  575. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_3_sample_rate,
  576. cdc_dma_sample_rate_text);
  577. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_4_sample_rate,
  578. cdc_dma_sample_rate_text);
  579. static int msm_hifi_control;
  580. static bool codec_reg_done;
  581. static struct snd_soc_aux_dev *msm_aux_dev;
  582. static struct snd_soc_codec_conf *msm_codec_conf;
  583. static struct msm_asoc_wcd93xx_codec msm_codec_fn;
  584. static int dmic_0_1_gpio_cnt;
  585. static int dmic_2_3_gpio_cnt;
  586. static void *def_wcd_mbhc_cal(void);
  587. static int msm_snd_enable_codec_ext_clk(struct snd_soc_component *component,
  588. int enable, bool dapm);
  589. static int msm_wsa881x_init(struct snd_soc_component *component);
  590. static int msm_aux_codec_init(struct snd_soc_component *component);
  591. /*
  592. * Need to report LINEIN
  593. * if R/L channel impedance is larger than 5K ohm
  594. */
  595. static struct wcd_mbhc_config wcd_mbhc_cfg = {
  596. .read_fw_bin = false,
  597. .calibration = NULL,
  598. .detect_extn_cable = true,
  599. .mono_stero_detection = false,
  600. .swap_gnd_mic = NULL,
  601. .hs_ext_micbias = true,
  602. .key_code[0] = KEY_MEDIA,
  603. .key_code[1] = KEY_VOICECOMMAND,
  604. .key_code[2] = KEY_VOLUMEUP,
  605. .key_code[3] = KEY_VOLUMEDOWN,
  606. .key_code[4] = 0,
  607. .key_code[5] = 0,
  608. .key_code[6] = 0,
  609. .key_code[7] = 0,
  610. .linein_th = 5000,
  611. .moisture_en = true,
  612. .mbhc_micbias = MIC_BIAS_2,
  613. .anc_micbias = MIC_BIAS_2,
  614. .enable_anc_mic_detect = false,
  615. };
  616. static struct snd_soc_dapm_route wcd_audio_paths[] = {
  617. {"MIC BIAS1", NULL, "MCLK TX"},
  618. {"MIC BIAS2", NULL, "MCLK TX"},
  619. {"MIC BIAS3", NULL, "MCLK TX"},
  620. {"MIC BIAS4", NULL, "MCLK TX"},
  621. };
  622. static struct afe_clk_set mi2s_clk[MI2S_MAX] = {
  623. {
  624. AFE_API_VERSION_I2S_CONFIG,
  625. Q6AFE_LPASS_CLK_ID_PRI_MI2S_IBIT,
  626. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  627. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  628. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  629. 0,
  630. },
  631. {
  632. AFE_API_VERSION_I2S_CONFIG,
  633. Q6AFE_LPASS_CLK_ID_SEC_MI2S_IBIT,
  634. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  635. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  636. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  637. 0,
  638. },
  639. {
  640. AFE_API_VERSION_I2S_CONFIG,
  641. Q6AFE_LPASS_CLK_ID_TER_MI2S_IBIT,
  642. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  643. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  644. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  645. 0,
  646. },
  647. {
  648. AFE_API_VERSION_I2S_CONFIG,
  649. Q6AFE_LPASS_CLK_ID_QUAD_MI2S_IBIT,
  650. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  651. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  652. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  653. 0,
  654. },
  655. {
  656. AFE_API_VERSION_I2S_CONFIG,
  657. Q6AFE_LPASS_CLK_ID_QUI_MI2S_IBIT,
  658. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  659. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  660. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  661. 0,
  662. }
  663. };
  664. static struct afe_clk_set mi2s_mclk[MI2S_MAX] = {
  665. {
  666. AFE_API_VERSION_I2S_CONFIG,
  667. Q6AFE_LPASS_CLK_ID_MCLK_3,
  668. Q6AFE_LPASS_OSR_CLK_9_P600_MHZ,
  669. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  670. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  671. 0,
  672. },
  673. {
  674. AFE_API_VERSION_I2S_CONFIG,
  675. Q6AFE_LPASS_CLK_ID_MCLK_2,
  676. Q6AFE_LPASS_OSR_CLK_9_P600_MHZ,
  677. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  678. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  679. 0,
  680. },
  681. {
  682. AFE_API_VERSION_I2S_CONFIG,
  683. Q6AFE_LPASS_CLK_ID_MCLK_1,
  684. Q6AFE_LPASS_OSR_CLK_9_P600_MHZ,
  685. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  686. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  687. 0,
  688. },
  689. {
  690. AFE_API_VERSION_I2S_CONFIG,
  691. Q6AFE_LPASS_CLK_ID_MCLK_1,
  692. Q6AFE_LPASS_OSR_CLK_9_P600_MHZ,
  693. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  694. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  695. 0,
  696. },
  697. {
  698. AFE_API_VERSION_I2S_CONFIG,
  699. Q6AFE_LPASS_CLK_ID_QUI_MI2S_OSR,
  700. Q6AFE_LPASS_OSR_CLK_9_P600_MHZ,
  701. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  702. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  703. 0,
  704. }
  705. };
  706. static struct mi2s_conf mi2s_intf_conf[MI2S_MAX];
  707. static int slim_get_sample_rate_val(int sample_rate)
  708. {
  709. int sample_rate_val = 0;
  710. switch (sample_rate) {
  711. case SAMPLING_RATE_8KHZ:
  712. sample_rate_val = 0;
  713. break;
  714. case SAMPLING_RATE_16KHZ:
  715. sample_rate_val = 1;
  716. break;
  717. case SAMPLING_RATE_32KHZ:
  718. sample_rate_val = 2;
  719. break;
  720. case SAMPLING_RATE_44P1KHZ:
  721. sample_rate_val = 3;
  722. break;
  723. case SAMPLING_RATE_48KHZ:
  724. sample_rate_val = 4;
  725. break;
  726. case SAMPLING_RATE_88P2KHZ:
  727. sample_rate_val = 5;
  728. break;
  729. case SAMPLING_RATE_96KHZ:
  730. sample_rate_val = 6;
  731. break;
  732. case SAMPLING_RATE_176P4KHZ:
  733. sample_rate_val = 7;
  734. break;
  735. case SAMPLING_RATE_192KHZ:
  736. sample_rate_val = 8;
  737. break;
  738. case SAMPLING_RATE_352P8KHZ:
  739. sample_rate_val = 9;
  740. break;
  741. case SAMPLING_RATE_384KHZ:
  742. sample_rate_val = 10;
  743. break;
  744. default:
  745. sample_rate_val = 4;
  746. break;
  747. }
  748. return sample_rate_val;
  749. }
  750. static int slim_get_sample_rate(int value)
  751. {
  752. int sample_rate = 0;
  753. switch (value) {
  754. case 0:
  755. sample_rate = SAMPLING_RATE_8KHZ;
  756. break;
  757. case 1:
  758. sample_rate = SAMPLING_RATE_16KHZ;
  759. break;
  760. case 2:
  761. sample_rate = SAMPLING_RATE_32KHZ;
  762. break;
  763. case 3:
  764. sample_rate = SAMPLING_RATE_44P1KHZ;
  765. break;
  766. case 4:
  767. sample_rate = SAMPLING_RATE_48KHZ;
  768. break;
  769. case 5:
  770. sample_rate = SAMPLING_RATE_88P2KHZ;
  771. break;
  772. case 6:
  773. sample_rate = SAMPLING_RATE_96KHZ;
  774. break;
  775. case 7:
  776. sample_rate = SAMPLING_RATE_176P4KHZ;
  777. break;
  778. case 8:
  779. sample_rate = SAMPLING_RATE_192KHZ;
  780. break;
  781. case 9:
  782. sample_rate = SAMPLING_RATE_352P8KHZ;
  783. break;
  784. case 10:
  785. sample_rate = SAMPLING_RATE_384KHZ;
  786. break;
  787. default:
  788. sample_rate = SAMPLING_RATE_48KHZ;
  789. break;
  790. }
  791. return sample_rate;
  792. }
  793. static int slim_get_bit_format_val(int bit_format)
  794. {
  795. int val = 0;
  796. switch (bit_format) {
  797. case SNDRV_PCM_FORMAT_S32_LE:
  798. val = 3;
  799. break;
  800. case SNDRV_PCM_FORMAT_S24_3LE:
  801. val = 2;
  802. break;
  803. case SNDRV_PCM_FORMAT_S24_LE:
  804. val = 1;
  805. break;
  806. case SNDRV_PCM_FORMAT_S16_LE:
  807. default:
  808. val = 0;
  809. break;
  810. }
  811. return val;
  812. }
  813. static int slim_get_bit_format(int val)
  814. {
  815. int bit_fmt = SNDRV_PCM_FORMAT_S16_LE;
  816. switch (val) {
  817. case 0:
  818. bit_fmt = SNDRV_PCM_FORMAT_S16_LE;
  819. break;
  820. case 1:
  821. bit_fmt = SNDRV_PCM_FORMAT_S24_LE;
  822. break;
  823. case 2:
  824. bit_fmt = SNDRV_PCM_FORMAT_S24_3LE;
  825. break;
  826. case 3:
  827. bit_fmt = SNDRV_PCM_FORMAT_S32_LE;
  828. break;
  829. default:
  830. bit_fmt = SNDRV_PCM_FORMAT_S16_LE;
  831. break;
  832. }
  833. return bit_fmt;
  834. }
  835. static int slim_get_port_idx(struct snd_kcontrol *kcontrol)
  836. {
  837. int port_id = 0;
  838. if (strnstr(kcontrol->id.name, "SLIM_0_RX", sizeof("SLIM_0_RX"))) {
  839. port_id = SLIM_RX_0;
  840. } else if (strnstr(kcontrol->id.name,
  841. "SLIM_2_RX", sizeof("SLIM_2_RX"))) {
  842. port_id = SLIM_RX_2;
  843. } else if (strnstr(kcontrol->id.name,
  844. "SLIM_5_RX", sizeof("SLIM_5_RX"))) {
  845. port_id = SLIM_RX_5;
  846. } else if (strnstr(kcontrol->id.name,
  847. "SLIM_6_RX", sizeof("SLIM_6_RX"))) {
  848. port_id = SLIM_RX_6;
  849. } else if (strnstr(kcontrol->id.name,
  850. "SLIM_0_TX", sizeof("SLIM_0_TX"))) {
  851. port_id = SLIM_TX_0;
  852. } else if (strnstr(kcontrol->id.name,
  853. "SLIM_1_TX", sizeof("SLIM_1_TX"))) {
  854. port_id = SLIM_TX_1;
  855. } else {
  856. pr_err("%s: unsupported channel: %s\n",
  857. __func__, kcontrol->id.name);
  858. return -EINVAL;
  859. }
  860. return port_id;
  861. }
  862. static int slim_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  863. struct snd_ctl_elem_value *ucontrol)
  864. {
  865. int ch_num = slim_get_port_idx(kcontrol);
  866. if (ch_num < 0)
  867. return ch_num;
  868. ucontrol->value.enumerated.item[0] =
  869. slim_get_sample_rate_val(slim_rx_cfg[ch_num].sample_rate);
  870. pr_debug("%s: slim[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  871. ch_num, slim_rx_cfg[ch_num].sample_rate,
  872. ucontrol->value.enumerated.item[0]);
  873. return 0;
  874. }
  875. static int slim_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  876. struct snd_ctl_elem_value *ucontrol)
  877. {
  878. int ch_num = slim_get_port_idx(kcontrol);
  879. if (ch_num < 0)
  880. return ch_num;
  881. slim_rx_cfg[ch_num].sample_rate =
  882. slim_get_sample_rate(ucontrol->value.enumerated.item[0]);
  883. pr_debug("%s: slim[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  884. ch_num, slim_rx_cfg[ch_num].sample_rate,
  885. ucontrol->value.enumerated.item[0]);
  886. return 0;
  887. }
  888. static int slim_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  889. struct snd_ctl_elem_value *ucontrol)
  890. {
  891. int ch_num = slim_get_port_idx(kcontrol);
  892. if (ch_num < 0)
  893. return ch_num;
  894. ucontrol->value.enumerated.item[0] =
  895. slim_get_sample_rate_val(slim_tx_cfg[ch_num].sample_rate);
  896. pr_debug("%s: slim[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  897. ch_num, slim_tx_cfg[ch_num].sample_rate,
  898. ucontrol->value.enumerated.item[0]);
  899. return 0;
  900. }
  901. static int slim_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  902. struct snd_ctl_elem_value *ucontrol)
  903. {
  904. int sample_rate = 0;
  905. int ch_num = slim_get_port_idx(kcontrol);
  906. if (ch_num < 0)
  907. return ch_num;
  908. sample_rate = slim_get_sample_rate(ucontrol->value.enumerated.item[0]);
  909. if (sample_rate == SAMPLING_RATE_44P1KHZ) {
  910. pr_err("%s: Unsupported sample rate %d: for Tx path\n",
  911. __func__, sample_rate);
  912. return -EINVAL;
  913. }
  914. slim_tx_cfg[ch_num].sample_rate = sample_rate;
  915. pr_debug("%s: slim[%d]_tx_sample_rate = %d, value = %d\n", __func__,
  916. ch_num, slim_tx_cfg[ch_num].sample_rate,
  917. ucontrol->value.enumerated.item[0]);
  918. return 0;
  919. }
  920. static int slim_rx_bit_format_get(struct snd_kcontrol *kcontrol,
  921. struct snd_ctl_elem_value *ucontrol)
  922. {
  923. int ch_num = slim_get_port_idx(kcontrol);
  924. if (ch_num < 0)
  925. return ch_num;
  926. ucontrol->value.enumerated.item[0] =
  927. slim_get_bit_format_val(slim_rx_cfg[ch_num].bit_format);
  928. pr_debug("%s: slim[%d]_rx_bit_format = %d, ucontrol value = %d\n",
  929. __func__, ch_num, slim_rx_cfg[ch_num].bit_format,
  930. ucontrol->value.enumerated.item[0]);
  931. return 0;
  932. }
  933. static int slim_rx_bit_format_put(struct snd_kcontrol *kcontrol,
  934. struct snd_ctl_elem_value *ucontrol)
  935. {
  936. int ch_num = slim_get_port_idx(kcontrol);
  937. if (ch_num < 0)
  938. return ch_num;
  939. slim_rx_cfg[ch_num].bit_format =
  940. slim_get_bit_format(ucontrol->value.enumerated.item[0]);
  941. pr_debug("%s: slim[%d]_rx_bit_format = %d, ucontrol value = %d\n",
  942. __func__, ch_num, slim_rx_cfg[ch_num].bit_format,
  943. ucontrol->value.enumerated.item[0]);
  944. return 0;
  945. }
  946. static int slim_tx_bit_format_get(struct snd_kcontrol *kcontrol,
  947. struct snd_ctl_elem_value *ucontrol)
  948. {
  949. int ch_num = slim_get_port_idx(kcontrol);
  950. if (ch_num < 0)
  951. return ch_num;
  952. ucontrol->value.enumerated.item[0] =
  953. slim_get_bit_format_val(slim_tx_cfg[ch_num].bit_format);
  954. pr_debug("%s: slim[%d]_tx_bit_format = %d, ucontrol value = %d\n",
  955. __func__, ch_num, slim_tx_cfg[ch_num].bit_format,
  956. ucontrol->value.enumerated.item[0]);
  957. return 0;
  958. }
  959. static int slim_tx_bit_format_put(struct snd_kcontrol *kcontrol,
  960. struct snd_ctl_elem_value *ucontrol)
  961. {
  962. int ch_num = slim_get_port_idx(kcontrol);
  963. if (ch_num < 0)
  964. return ch_num;
  965. slim_tx_cfg[ch_num].bit_format =
  966. slim_get_bit_format(ucontrol->value.enumerated.item[0]);
  967. pr_debug("%s: slim[%d]_tx_bit_format = %d, ucontrol value = %d\n",
  968. __func__, ch_num, slim_tx_cfg[ch_num].bit_format,
  969. ucontrol->value.enumerated.item[0]);
  970. return 0;
  971. }
  972. static int slim_rx_ch_get(struct snd_kcontrol *kcontrol,
  973. struct snd_ctl_elem_value *ucontrol)
  974. {
  975. int ch_num = slim_get_port_idx(kcontrol);
  976. if (ch_num < 0)
  977. return ch_num;
  978. pr_debug("%s: msm_slim_[%d]_rx_ch = %d\n", __func__,
  979. ch_num, slim_rx_cfg[ch_num].channels);
  980. ucontrol->value.enumerated.item[0] = slim_rx_cfg[ch_num].channels - 1;
  981. return 0;
  982. }
  983. static int slim_rx_ch_put(struct snd_kcontrol *kcontrol,
  984. struct snd_ctl_elem_value *ucontrol)
  985. {
  986. int ch_num = slim_get_port_idx(kcontrol);
  987. if (ch_num < 0)
  988. return ch_num;
  989. slim_rx_cfg[ch_num].channels = ucontrol->value.enumerated.item[0] + 1;
  990. pr_debug("%s: msm_slim_[%d]_rx_ch = %d\n", __func__,
  991. ch_num, slim_rx_cfg[ch_num].channels);
  992. return 1;
  993. }
  994. static int slim_tx_ch_get(struct snd_kcontrol *kcontrol,
  995. struct snd_ctl_elem_value *ucontrol)
  996. {
  997. int ch_num = slim_get_port_idx(kcontrol);
  998. if (ch_num < 0)
  999. return ch_num;
  1000. pr_debug("%s: msm_slim_[%d]_tx_ch = %d\n", __func__,
  1001. ch_num, slim_tx_cfg[ch_num].channels);
  1002. ucontrol->value.enumerated.item[0] = slim_tx_cfg[ch_num].channels - 1;
  1003. return 0;
  1004. }
  1005. static int slim_tx_ch_put(struct snd_kcontrol *kcontrol,
  1006. struct snd_ctl_elem_value *ucontrol)
  1007. {
  1008. int ch_num = slim_get_port_idx(kcontrol);
  1009. if (ch_num < 0)
  1010. return ch_num;
  1011. slim_tx_cfg[ch_num].channels = ucontrol->value.enumerated.item[0] + 1;
  1012. pr_debug("%s: msm_slim_[%d]_tx_ch = %d\n", __func__,
  1013. ch_num, slim_tx_cfg[ch_num].channels);
  1014. return 1;
  1015. }
  1016. static int msm_vi_feed_tx_ch_get(struct snd_kcontrol *kcontrol,
  1017. struct snd_ctl_elem_value *ucontrol)
  1018. {
  1019. ucontrol->value.integer.value[0] = msm_vi_feed_tx_ch - 1;
  1020. pr_debug("%s: msm_vi_feed_tx_ch = %ld\n", __func__,
  1021. ucontrol->value.integer.value[0]);
  1022. return 0;
  1023. }
  1024. static int msm_vi_feed_tx_ch_put(struct snd_kcontrol *kcontrol,
  1025. struct snd_ctl_elem_value *ucontrol)
  1026. {
  1027. msm_vi_feed_tx_ch = ucontrol->value.integer.value[0] + 1;
  1028. pr_debug("%s: msm_vi_feed_tx_ch = %d\n", __func__, msm_vi_feed_tx_ch);
  1029. return 1;
  1030. }
  1031. static int msm_bt_sample_rate_get(struct snd_kcontrol *kcontrol,
  1032. struct snd_ctl_elem_value *ucontrol)
  1033. {
  1034. /*
  1035. * Slimbus_7_Rx/Tx sample rate values should always be in sync (same)
  1036. * when used for BT_SCO use case. Return either Rx or Tx sample rate
  1037. * value.
  1038. */
  1039. switch (slim_rx_cfg[SLIM_RX_7].sample_rate) {
  1040. case SAMPLING_RATE_96KHZ:
  1041. ucontrol->value.integer.value[0] = 5;
  1042. break;
  1043. case SAMPLING_RATE_88P2KHZ:
  1044. ucontrol->value.integer.value[0] = 4;
  1045. break;
  1046. case SAMPLING_RATE_48KHZ:
  1047. ucontrol->value.integer.value[0] = 3;
  1048. break;
  1049. case SAMPLING_RATE_44P1KHZ:
  1050. ucontrol->value.integer.value[0] = 2;
  1051. break;
  1052. case SAMPLING_RATE_16KHZ:
  1053. ucontrol->value.integer.value[0] = 1;
  1054. break;
  1055. case SAMPLING_RATE_8KHZ:
  1056. default:
  1057. ucontrol->value.integer.value[0] = 0;
  1058. break;
  1059. }
  1060. pr_debug("%s: sample rate = %d\n", __func__,
  1061. slim_rx_cfg[SLIM_RX_7].sample_rate);
  1062. return 0;
  1063. }
  1064. static int msm_bt_sample_rate_put(struct snd_kcontrol *kcontrol,
  1065. struct snd_ctl_elem_value *ucontrol)
  1066. {
  1067. switch (ucontrol->value.integer.value[0]) {
  1068. case 1:
  1069. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_16KHZ;
  1070. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_16KHZ;
  1071. break;
  1072. case 2:
  1073. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_44P1KHZ;
  1074. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_44P1KHZ;
  1075. break;
  1076. case 3:
  1077. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_48KHZ;
  1078. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_48KHZ;
  1079. break;
  1080. case 4:
  1081. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_88P2KHZ;
  1082. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_88P2KHZ;
  1083. break;
  1084. case 5:
  1085. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_96KHZ;
  1086. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_96KHZ;
  1087. break;
  1088. case 0:
  1089. default:
  1090. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_8KHZ;
  1091. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_8KHZ;
  1092. break;
  1093. }
  1094. pr_debug("%s: sample rates: slim7_rx = %d, slim7_tx = %d, value = %d\n",
  1095. __func__,
  1096. slim_rx_cfg[SLIM_RX_7].sample_rate,
  1097. slim_tx_cfg[SLIM_TX_7].sample_rate,
  1098. ucontrol->value.enumerated.item[0]);
  1099. return 0;
  1100. }
  1101. static int msm_bt_sample_rate_rx_get(struct snd_kcontrol *kcontrol,
  1102. struct snd_ctl_elem_value *ucontrol)
  1103. {
  1104. switch (slim_rx_cfg[SLIM_RX_7].sample_rate) {
  1105. case SAMPLING_RATE_96KHZ:
  1106. ucontrol->value.integer.value[0] = 5;
  1107. break;
  1108. case SAMPLING_RATE_88P2KHZ:
  1109. ucontrol->value.integer.value[0] = 4;
  1110. break;
  1111. case SAMPLING_RATE_48KHZ:
  1112. ucontrol->value.integer.value[0] = 3;
  1113. break;
  1114. case SAMPLING_RATE_44P1KHZ:
  1115. ucontrol->value.integer.value[0] = 2;
  1116. break;
  1117. case SAMPLING_RATE_16KHZ:
  1118. ucontrol->value.integer.value[0] = 1;
  1119. break;
  1120. case SAMPLING_RATE_8KHZ:
  1121. default:
  1122. ucontrol->value.integer.value[0] = 0;
  1123. break;
  1124. }
  1125. pr_debug("%s: sample rate rx = %d", __func__,
  1126. slim_rx_cfg[SLIM_RX_7].sample_rate);
  1127. return 0;
  1128. }
  1129. static int msm_bt_sample_rate_rx_put(struct snd_kcontrol *kcontrol,
  1130. struct snd_ctl_elem_value *ucontrol)
  1131. {
  1132. switch (ucontrol->value.integer.value[0]) {
  1133. case 1:
  1134. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_16KHZ;
  1135. break;
  1136. case 2:
  1137. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_44P1KHZ;
  1138. break;
  1139. case 3:
  1140. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_48KHZ;
  1141. break;
  1142. case 4:
  1143. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_88P2KHZ;
  1144. break;
  1145. case 5:
  1146. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_96KHZ;
  1147. break;
  1148. case 0:
  1149. default:
  1150. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_8KHZ;
  1151. break;
  1152. }
  1153. pr_debug("%s: sample rate: slim7_rx = %d, value = %d\n",
  1154. __func__,
  1155. slim_rx_cfg[SLIM_RX_7].sample_rate,
  1156. ucontrol->value.enumerated.item[0]);
  1157. return 0;
  1158. }
  1159. static int msm_bt_sample_rate_tx_get(struct snd_kcontrol *kcontrol,
  1160. struct snd_ctl_elem_value *ucontrol)
  1161. {
  1162. switch (slim_tx_cfg[SLIM_TX_7].sample_rate) {
  1163. case SAMPLING_RATE_96KHZ:
  1164. ucontrol->value.integer.value[0] = 5;
  1165. break;
  1166. case SAMPLING_RATE_88P2KHZ:
  1167. ucontrol->value.integer.value[0] = 4;
  1168. break;
  1169. case SAMPLING_RATE_48KHZ:
  1170. ucontrol->value.integer.value[0] = 3;
  1171. break;
  1172. case SAMPLING_RATE_44P1KHZ:
  1173. ucontrol->value.integer.value[0] = 2;
  1174. break;
  1175. case SAMPLING_RATE_16KHZ:
  1176. ucontrol->value.integer.value[0] = 1;
  1177. break;
  1178. case SAMPLING_RATE_8KHZ:
  1179. default:
  1180. ucontrol->value.integer.value[0] = 0;
  1181. break;
  1182. }
  1183. pr_debug("%s: sample rate tx = %d", __func__,
  1184. slim_tx_cfg[SLIM_TX_7].sample_rate);
  1185. return 0;
  1186. }
  1187. static int msm_bt_sample_rate_tx_put(struct snd_kcontrol *kcontrol,
  1188. struct snd_ctl_elem_value *ucontrol)
  1189. {
  1190. switch (ucontrol->value.integer.value[0]) {
  1191. case 1:
  1192. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_16KHZ;
  1193. break;
  1194. case 2:
  1195. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_44P1KHZ;
  1196. break;
  1197. case 3:
  1198. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_48KHZ;
  1199. break;
  1200. case 4:
  1201. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_88P2KHZ;
  1202. break;
  1203. case 5:
  1204. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_96KHZ;
  1205. break;
  1206. case 0:
  1207. default:
  1208. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_8KHZ;
  1209. break;
  1210. }
  1211. pr_debug("%s: sample rate: slim7_tx = %d, value = %d\n",
  1212. __func__,
  1213. slim_tx_cfg[SLIM_TX_7].sample_rate,
  1214. ucontrol->value.enumerated.item[0]);
  1215. return 0;
  1216. }
  1217. static int cdc_dma_get_port_idx(struct snd_kcontrol *kcontrol)
  1218. {
  1219. int idx = 0;
  1220. if (strnstr(kcontrol->id.name, "WSA_CDC_DMA_RX_0",
  1221. sizeof("WSA_CDC_DMA_RX_0")))
  1222. idx = WSA_CDC_DMA_RX_0;
  1223. else if (strnstr(kcontrol->id.name, "WSA_CDC_DMA_RX_1",
  1224. sizeof("WSA_CDC_DMA_RX_0")))
  1225. idx = WSA_CDC_DMA_RX_1;
  1226. else if (strnstr(kcontrol->id.name, "RX_CDC_DMA_RX_0",
  1227. sizeof("RX_CDC_DMA_RX_0")))
  1228. idx = RX_CDC_DMA_RX_0;
  1229. else if (strnstr(kcontrol->id.name, "RX_CDC_DMA_RX_1",
  1230. sizeof("RX_CDC_DMA_RX_1")))
  1231. idx = RX_CDC_DMA_RX_1;
  1232. else if (strnstr(kcontrol->id.name, "RX_CDC_DMA_RX_2",
  1233. sizeof("RX_CDC_DMA_RX_2")))
  1234. idx = RX_CDC_DMA_RX_2;
  1235. else if (strnstr(kcontrol->id.name, "RX_CDC_DMA_RX_3",
  1236. sizeof("RX_CDC_DMA_RX_3")))
  1237. idx = RX_CDC_DMA_RX_3;
  1238. else if (strnstr(kcontrol->id.name, "RX_CDC_DMA_RX_5",
  1239. sizeof("RX_CDC_DMA_RX_5")))
  1240. idx = RX_CDC_DMA_RX_5;
  1241. else if (strnstr(kcontrol->id.name, "WSA_CDC_DMA_TX_0",
  1242. sizeof("WSA_CDC_DMA_TX_0")))
  1243. idx = WSA_CDC_DMA_TX_0;
  1244. else if (strnstr(kcontrol->id.name, "WSA_CDC_DMA_TX_1",
  1245. sizeof("WSA_CDC_DMA_TX_1")))
  1246. idx = WSA_CDC_DMA_TX_1;
  1247. else if (strnstr(kcontrol->id.name, "WSA_CDC_DMA_TX_2",
  1248. sizeof("WSA_CDC_DMA_TX_2")))
  1249. idx = WSA_CDC_DMA_TX_2;
  1250. else if (strnstr(kcontrol->id.name, "TX_CDC_DMA_TX_0",
  1251. sizeof("TX_CDC_DMA_TX_0")))
  1252. idx = TX_CDC_DMA_TX_0;
  1253. else if (strnstr(kcontrol->id.name, "TX_CDC_DMA_TX_3",
  1254. sizeof("TX_CDC_DMA_TX_3")))
  1255. idx = TX_CDC_DMA_TX_3;
  1256. else if (strnstr(kcontrol->id.name, "TX_CDC_DMA_TX_4",
  1257. sizeof("TX_CDC_DMA_TX_4")))
  1258. idx = TX_CDC_DMA_TX_4;
  1259. else {
  1260. pr_err("%s: unsupported channel: %s\n",
  1261. __func__, kcontrol->id.name);
  1262. return -EINVAL;
  1263. }
  1264. return idx;
  1265. }
  1266. static int cdc_dma_rx_ch_get(struct snd_kcontrol *kcontrol,
  1267. struct snd_ctl_elem_value *ucontrol)
  1268. {
  1269. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1270. if (ch_num < 0) {
  1271. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1272. return ch_num;
  1273. }
  1274. pr_debug("%s: cdc_dma_rx_ch = %d\n", __func__,
  1275. cdc_dma_rx_cfg[ch_num].channels - 1);
  1276. ucontrol->value.integer.value[0] = cdc_dma_rx_cfg[ch_num].channels - 1;
  1277. return 0;
  1278. }
  1279. static int cdc_dma_rx_ch_put(struct snd_kcontrol *kcontrol,
  1280. struct snd_ctl_elem_value *ucontrol)
  1281. {
  1282. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1283. if (ch_num < 0) {
  1284. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1285. return ch_num;
  1286. }
  1287. cdc_dma_rx_cfg[ch_num].channels = ucontrol->value.integer.value[0] + 1;
  1288. pr_debug("%s: cdc_dma_rx_ch = %d\n", __func__,
  1289. cdc_dma_rx_cfg[ch_num].channels);
  1290. return 1;
  1291. }
  1292. static int cdc_dma_rx_format_get(struct snd_kcontrol *kcontrol,
  1293. struct snd_ctl_elem_value *ucontrol)
  1294. {
  1295. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1296. if (ch_num < 0) {
  1297. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1298. return ch_num;
  1299. }
  1300. switch (cdc_dma_rx_cfg[ch_num].bit_format) {
  1301. case SNDRV_PCM_FORMAT_S32_LE:
  1302. ucontrol->value.integer.value[0] = 3;
  1303. break;
  1304. case SNDRV_PCM_FORMAT_S24_3LE:
  1305. ucontrol->value.integer.value[0] = 2;
  1306. break;
  1307. case SNDRV_PCM_FORMAT_S24_LE:
  1308. ucontrol->value.integer.value[0] = 1;
  1309. break;
  1310. case SNDRV_PCM_FORMAT_S16_LE:
  1311. default:
  1312. ucontrol->value.integer.value[0] = 0;
  1313. break;
  1314. }
  1315. pr_debug("%s: cdc_dma_rx_format = %d, ucontrol value = %ld\n",
  1316. __func__, cdc_dma_rx_cfg[ch_num].bit_format,
  1317. ucontrol->value.integer.value[0]);
  1318. return 0;
  1319. }
  1320. static int cdc_dma_rx_format_put(struct snd_kcontrol *kcontrol,
  1321. struct snd_ctl_elem_value *ucontrol)
  1322. {
  1323. int rc = 0;
  1324. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1325. if (ch_num < 0) {
  1326. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1327. return ch_num;
  1328. }
  1329. switch (ucontrol->value.integer.value[0]) {
  1330. case 3:
  1331. cdc_dma_rx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S32_LE;
  1332. break;
  1333. case 2:
  1334. cdc_dma_rx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S24_3LE;
  1335. break;
  1336. case 1:
  1337. cdc_dma_rx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S24_LE;
  1338. break;
  1339. case 0:
  1340. default:
  1341. cdc_dma_rx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S16_LE;
  1342. break;
  1343. }
  1344. pr_debug("%s: cdc_dma_rx_format = %d, ucontrol value = %ld\n",
  1345. __func__, cdc_dma_rx_cfg[ch_num].bit_format,
  1346. ucontrol->value.integer.value[0]);
  1347. return rc;
  1348. }
  1349. static int cdc_dma_get_sample_rate_val(int sample_rate)
  1350. {
  1351. int sample_rate_val = 0;
  1352. switch (sample_rate) {
  1353. case SAMPLING_RATE_8KHZ:
  1354. sample_rate_val = 0;
  1355. break;
  1356. case SAMPLING_RATE_11P025KHZ:
  1357. sample_rate_val = 1;
  1358. break;
  1359. case SAMPLING_RATE_16KHZ:
  1360. sample_rate_val = 2;
  1361. break;
  1362. case SAMPLING_RATE_22P05KHZ:
  1363. sample_rate_val = 3;
  1364. break;
  1365. case SAMPLING_RATE_32KHZ:
  1366. sample_rate_val = 4;
  1367. break;
  1368. case SAMPLING_RATE_44P1KHZ:
  1369. sample_rate_val = 5;
  1370. break;
  1371. case SAMPLING_RATE_48KHZ:
  1372. sample_rate_val = 6;
  1373. break;
  1374. case SAMPLING_RATE_88P2KHZ:
  1375. sample_rate_val = 7;
  1376. break;
  1377. case SAMPLING_RATE_96KHZ:
  1378. sample_rate_val = 8;
  1379. break;
  1380. case SAMPLING_RATE_176P4KHZ:
  1381. sample_rate_val = 9;
  1382. break;
  1383. case SAMPLING_RATE_192KHZ:
  1384. sample_rate_val = 10;
  1385. break;
  1386. case SAMPLING_RATE_352P8KHZ:
  1387. sample_rate_val = 11;
  1388. break;
  1389. case SAMPLING_RATE_384KHZ:
  1390. sample_rate_val = 12;
  1391. break;
  1392. default:
  1393. sample_rate_val = 6;
  1394. break;
  1395. }
  1396. return sample_rate_val;
  1397. }
  1398. static int cdc_dma_get_sample_rate(int value)
  1399. {
  1400. int sample_rate = 0;
  1401. switch (value) {
  1402. case 0:
  1403. sample_rate = SAMPLING_RATE_8KHZ;
  1404. break;
  1405. case 1:
  1406. sample_rate = SAMPLING_RATE_11P025KHZ;
  1407. break;
  1408. case 2:
  1409. sample_rate = SAMPLING_RATE_16KHZ;
  1410. break;
  1411. case 3:
  1412. sample_rate = SAMPLING_RATE_22P05KHZ;
  1413. break;
  1414. case 4:
  1415. sample_rate = SAMPLING_RATE_32KHZ;
  1416. break;
  1417. case 5:
  1418. sample_rate = SAMPLING_RATE_44P1KHZ;
  1419. break;
  1420. case 6:
  1421. sample_rate = SAMPLING_RATE_48KHZ;
  1422. break;
  1423. case 7:
  1424. sample_rate = SAMPLING_RATE_88P2KHZ;
  1425. break;
  1426. case 8:
  1427. sample_rate = SAMPLING_RATE_96KHZ;
  1428. break;
  1429. case 9:
  1430. sample_rate = SAMPLING_RATE_176P4KHZ;
  1431. break;
  1432. case 10:
  1433. sample_rate = SAMPLING_RATE_192KHZ;
  1434. break;
  1435. case 11:
  1436. sample_rate = SAMPLING_RATE_352P8KHZ;
  1437. break;
  1438. case 12:
  1439. sample_rate = SAMPLING_RATE_384KHZ;
  1440. break;
  1441. default:
  1442. sample_rate = SAMPLING_RATE_48KHZ;
  1443. break;
  1444. }
  1445. return sample_rate;
  1446. }
  1447. static int cdc_dma_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1448. struct snd_ctl_elem_value *ucontrol)
  1449. {
  1450. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1451. if (ch_num < 0) {
  1452. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1453. return ch_num;
  1454. }
  1455. ucontrol->value.enumerated.item[0] =
  1456. cdc_dma_get_sample_rate_val(cdc_dma_rx_cfg[ch_num].sample_rate);
  1457. pr_debug("%s: cdc_dma_rx_sample_rate = %d\n", __func__,
  1458. cdc_dma_rx_cfg[ch_num].sample_rate);
  1459. return 0;
  1460. }
  1461. static int cdc_dma_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1462. struct snd_ctl_elem_value *ucontrol)
  1463. {
  1464. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1465. if (ch_num < 0) {
  1466. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1467. return ch_num;
  1468. }
  1469. cdc_dma_rx_cfg[ch_num].sample_rate =
  1470. cdc_dma_get_sample_rate(ucontrol->value.enumerated.item[0]);
  1471. pr_debug("%s: control value = %d, cdc_dma_rx_sample_rate = %d\n",
  1472. __func__, ucontrol->value.enumerated.item[0],
  1473. cdc_dma_rx_cfg[ch_num].sample_rate);
  1474. return 0;
  1475. }
  1476. static int cdc_dma_tx_ch_get(struct snd_kcontrol *kcontrol,
  1477. struct snd_ctl_elem_value *ucontrol)
  1478. {
  1479. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1480. if (ch_num < 0) {
  1481. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1482. return ch_num;
  1483. }
  1484. pr_debug("%s: cdc_dma_tx_ch = %d\n", __func__,
  1485. cdc_dma_tx_cfg[ch_num].channels);
  1486. ucontrol->value.integer.value[0] = cdc_dma_tx_cfg[ch_num].channels - 1;
  1487. return 0;
  1488. }
  1489. static int cdc_dma_tx_ch_put(struct snd_kcontrol *kcontrol,
  1490. struct snd_ctl_elem_value *ucontrol)
  1491. {
  1492. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1493. if (ch_num < 0) {
  1494. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1495. return ch_num;
  1496. }
  1497. cdc_dma_tx_cfg[ch_num].channels = ucontrol->value.integer.value[0] + 1;
  1498. pr_debug("%s: cdc_dma_tx_ch = %d\n", __func__,
  1499. cdc_dma_tx_cfg[ch_num].channels);
  1500. return 1;
  1501. }
  1502. static int cdc_dma_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1503. struct snd_ctl_elem_value *ucontrol)
  1504. {
  1505. int sample_rate_val;
  1506. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1507. if (ch_num < 0) {
  1508. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1509. return ch_num;
  1510. }
  1511. switch (cdc_dma_tx_cfg[ch_num].sample_rate) {
  1512. case SAMPLING_RATE_384KHZ:
  1513. sample_rate_val = 12;
  1514. break;
  1515. case SAMPLING_RATE_352P8KHZ:
  1516. sample_rate_val = 11;
  1517. break;
  1518. case SAMPLING_RATE_192KHZ:
  1519. sample_rate_val = 10;
  1520. break;
  1521. case SAMPLING_RATE_176P4KHZ:
  1522. sample_rate_val = 9;
  1523. break;
  1524. case SAMPLING_RATE_96KHZ:
  1525. sample_rate_val = 8;
  1526. break;
  1527. case SAMPLING_RATE_88P2KHZ:
  1528. sample_rate_val = 7;
  1529. break;
  1530. case SAMPLING_RATE_48KHZ:
  1531. sample_rate_val = 6;
  1532. break;
  1533. case SAMPLING_RATE_44P1KHZ:
  1534. sample_rate_val = 5;
  1535. break;
  1536. case SAMPLING_RATE_32KHZ:
  1537. sample_rate_val = 4;
  1538. break;
  1539. case SAMPLING_RATE_22P05KHZ:
  1540. sample_rate_val = 3;
  1541. break;
  1542. case SAMPLING_RATE_16KHZ:
  1543. sample_rate_val = 2;
  1544. break;
  1545. case SAMPLING_RATE_11P025KHZ:
  1546. sample_rate_val = 1;
  1547. break;
  1548. case SAMPLING_RATE_8KHZ:
  1549. sample_rate_val = 0;
  1550. break;
  1551. default:
  1552. sample_rate_val = 6;
  1553. break;
  1554. }
  1555. ucontrol->value.integer.value[0] = sample_rate_val;
  1556. pr_debug("%s: cdc_dma_tx_sample_rate = %d\n", __func__,
  1557. cdc_dma_tx_cfg[ch_num].sample_rate);
  1558. return 0;
  1559. }
  1560. static int cdc_dma_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1561. struct snd_ctl_elem_value *ucontrol)
  1562. {
  1563. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1564. if (ch_num < 0) {
  1565. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1566. return ch_num;
  1567. }
  1568. switch (ucontrol->value.integer.value[0]) {
  1569. case 12:
  1570. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_384KHZ;
  1571. break;
  1572. case 11:
  1573. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_352P8KHZ;
  1574. break;
  1575. case 10:
  1576. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_192KHZ;
  1577. break;
  1578. case 9:
  1579. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_176P4KHZ;
  1580. break;
  1581. case 8:
  1582. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_96KHZ;
  1583. break;
  1584. case 7:
  1585. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_88P2KHZ;
  1586. break;
  1587. case 6:
  1588. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_48KHZ;
  1589. break;
  1590. case 5:
  1591. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_44P1KHZ;
  1592. break;
  1593. case 4:
  1594. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_32KHZ;
  1595. break;
  1596. case 3:
  1597. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_22P05KHZ;
  1598. break;
  1599. case 2:
  1600. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_16KHZ;
  1601. break;
  1602. case 1:
  1603. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_11P025KHZ;
  1604. break;
  1605. case 0:
  1606. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_8KHZ;
  1607. break;
  1608. default:
  1609. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_48KHZ;
  1610. break;
  1611. }
  1612. pr_debug("%s: control value = %ld, cdc_dma_tx_sample_rate = %d\n",
  1613. __func__, ucontrol->value.integer.value[0],
  1614. cdc_dma_tx_cfg[ch_num].sample_rate);
  1615. return 0;
  1616. }
  1617. static int cdc_dma_tx_format_get(struct snd_kcontrol *kcontrol,
  1618. struct snd_ctl_elem_value *ucontrol)
  1619. {
  1620. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1621. if (ch_num < 0) {
  1622. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1623. return ch_num;
  1624. }
  1625. switch (cdc_dma_tx_cfg[ch_num].bit_format) {
  1626. case SNDRV_PCM_FORMAT_S32_LE:
  1627. ucontrol->value.integer.value[0] = 3;
  1628. break;
  1629. case SNDRV_PCM_FORMAT_S24_3LE:
  1630. ucontrol->value.integer.value[0] = 2;
  1631. break;
  1632. case SNDRV_PCM_FORMAT_S24_LE:
  1633. ucontrol->value.integer.value[0] = 1;
  1634. break;
  1635. case SNDRV_PCM_FORMAT_S16_LE:
  1636. default:
  1637. ucontrol->value.integer.value[0] = 0;
  1638. break;
  1639. }
  1640. pr_debug("%s: cdc_dma_tx_format = %d, ucontrol value = %ld\n",
  1641. __func__, cdc_dma_tx_cfg[ch_num].bit_format,
  1642. ucontrol->value.integer.value[0]);
  1643. return 0;
  1644. }
  1645. static int cdc_dma_tx_format_put(struct snd_kcontrol *kcontrol,
  1646. struct snd_ctl_elem_value *ucontrol)
  1647. {
  1648. int rc = 0;
  1649. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1650. if (ch_num < 0) {
  1651. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1652. return ch_num;
  1653. }
  1654. switch (ucontrol->value.integer.value[0]) {
  1655. case 3:
  1656. cdc_dma_tx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S32_LE;
  1657. break;
  1658. case 2:
  1659. cdc_dma_tx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S24_3LE;
  1660. break;
  1661. case 1:
  1662. cdc_dma_tx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S24_LE;
  1663. break;
  1664. case 0:
  1665. default:
  1666. cdc_dma_tx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S16_LE;
  1667. break;
  1668. }
  1669. pr_debug("%s: cdc_dma_tx_format = %d, ucontrol value = %ld\n",
  1670. __func__, cdc_dma_tx_cfg[ch_num].bit_format,
  1671. ucontrol->value.integer.value[0]);
  1672. return rc;
  1673. }
  1674. static int usb_audio_rx_ch_get(struct snd_kcontrol *kcontrol,
  1675. struct snd_ctl_elem_value *ucontrol)
  1676. {
  1677. pr_debug("%s: usb_audio_rx_ch = %d\n", __func__,
  1678. usb_rx_cfg.channels);
  1679. ucontrol->value.integer.value[0] = usb_rx_cfg.channels - 1;
  1680. return 0;
  1681. }
  1682. static int usb_audio_rx_ch_put(struct snd_kcontrol *kcontrol,
  1683. struct snd_ctl_elem_value *ucontrol)
  1684. {
  1685. usb_rx_cfg.channels = ucontrol->value.integer.value[0] + 1;
  1686. pr_debug("%s: usb_audio_rx_ch = %d\n", __func__, usb_rx_cfg.channels);
  1687. return 1;
  1688. }
  1689. static int usb_audio_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1690. struct snd_ctl_elem_value *ucontrol)
  1691. {
  1692. int sample_rate_val;
  1693. switch (usb_rx_cfg.sample_rate) {
  1694. case SAMPLING_RATE_384KHZ:
  1695. sample_rate_val = 12;
  1696. break;
  1697. case SAMPLING_RATE_352P8KHZ:
  1698. sample_rate_val = 11;
  1699. break;
  1700. case SAMPLING_RATE_192KHZ:
  1701. sample_rate_val = 10;
  1702. break;
  1703. case SAMPLING_RATE_176P4KHZ:
  1704. sample_rate_val = 9;
  1705. break;
  1706. case SAMPLING_RATE_96KHZ:
  1707. sample_rate_val = 8;
  1708. break;
  1709. case SAMPLING_RATE_88P2KHZ:
  1710. sample_rate_val = 7;
  1711. break;
  1712. case SAMPLING_RATE_48KHZ:
  1713. sample_rate_val = 6;
  1714. break;
  1715. case SAMPLING_RATE_44P1KHZ:
  1716. sample_rate_val = 5;
  1717. break;
  1718. case SAMPLING_RATE_32KHZ:
  1719. sample_rate_val = 4;
  1720. break;
  1721. case SAMPLING_RATE_22P05KHZ:
  1722. sample_rate_val = 3;
  1723. break;
  1724. case SAMPLING_RATE_16KHZ:
  1725. sample_rate_val = 2;
  1726. break;
  1727. case SAMPLING_RATE_11P025KHZ:
  1728. sample_rate_val = 1;
  1729. break;
  1730. case SAMPLING_RATE_8KHZ:
  1731. default:
  1732. sample_rate_val = 0;
  1733. break;
  1734. }
  1735. ucontrol->value.integer.value[0] = sample_rate_val;
  1736. pr_debug("%s: usb_audio_rx_sample_rate = %d\n", __func__,
  1737. usb_rx_cfg.sample_rate);
  1738. return 0;
  1739. }
  1740. static int usb_audio_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1741. struct snd_ctl_elem_value *ucontrol)
  1742. {
  1743. switch (ucontrol->value.integer.value[0]) {
  1744. case 12:
  1745. usb_rx_cfg.sample_rate = SAMPLING_RATE_384KHZ;
  1746. break;
  1747. case 11:
  1748. usb_rx_cfg.sample_rate = SAMPLING_RATE_352P8KHZ;
  1749. break;
  1750. case 10:
  1751. usb_rx_cfg.sample_rate = SAMPLING_RATE_192KHZ;
  1752. break;
  1753. case 9:
  1754. usb_rx_cfg.sample_rate = SAMPLING_RATE_176P4KHZ;
  1755. break;
  1756. case 8:
  1757. usb_rx_cfg.sample_rate = SAMPLING_RATE_96KHZ;
  1758. break;
  1759. case 7:
  1760. usb_rx_cfg.sample_rate = SAMPLING_RATE_88P2KHZ;
  1761. break;
  1762. case 6:
  1763. usb_rx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  1764. break;
  1765. case 5:
  1766. usb_rx_cfg.sample_rate = SAMPLING_RATE_44P1KHZ;
  1767. break;
  1768. case 4:
  1769. usb_rx_cfg.sample_rate = SAMPLING_RATE_32KHZ;
  1770. break;
  1771. case 3:
  1772. usb_rx_cfg.sample_rate = SAMPLING_RATE_22P05KHZ;
  1773. break;
  1774. case 2:
  1775. usb_rx_cfg.sample_rate = SAMPLING_RATE_16KHZ;
  1776. break;
  1777. case 1:
  1778. usb_rx_cfg.sample_rate = SAMPLING_RATE_11P025KHZ;
  1779. break;
  1780. case 0:
  1781. usb_rx_cfg.sample_rate = SAMPLING_RATE_8KHZ;
  1782. break;
  1783. default:
  1784. usb_rx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  1785. break;
  1786. }
  1787. pr_debug("%s: control value = %ld, usb_audio_rx_sample_rate = %d\n",
  1788. __func__, ucontrol->value.integer.value[0],
  1789. usb_rx_cfg.sample_rate);
  1790. return 0;
  1791. }
  1792. static int usb_audio_rx_format_get(struct snd_kcontrol *kcontrol,
  1793. struct snd_ctl_elem_value *ucontrol)
  1794. {
  1795. switch (usb_rx_cfg.bit_format) {
  1796. case SNDRV_PCM_FORMAT_S32_LE:
  1797. ucontrol->value.integer.value[0] = 3;
  1798. break;
  1799. case SNDRV_PCM_FORMAT_S24_3LE:
  1800. ucontrol->value.integer.value[0] = 2;
  1801. break;
  1802. case SNDRV_PCM_FORMAT_S24_LE:
  1803. ucontrol->value.integer.value[0] = 1;
  1804. break;
  1805. case SNDRV_PCM_FORMAT_S16_LE:
  1806. default:
  1807. ucontrol->value.integer.value[0] = 0;
  1808. break;
  1809. }
  1810. pr_debug("%s: usb_audio_rx_format = %d, ucontrol value = %ld\n",
  1811. __func__, usb_rx_cfg.bit_format,
  1812. ucontrol->value.integer.value[0]);
  1813. return 0;
  1814. }
  1815. static int usb_audio_rx_format_put(struct snd_kcontrol *kcontrol,
  1816. struct snd_ctl_elem_value *ucontrol)
  1817. {
  1818. int rc = 0;
  1819. switch (ucontrol->value.integer.value[0]) {
  1820. case 3:
  1821. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S32_LE;
  1822. break;
  1823. case 2:
  1824. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_3LE;
  1825. break;
  1826. case 1:
  1827. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_LE;
  1828. break;
  1829. case 0:
  1830. default:
  1831. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S16_LE;
  1832. break;
  1833. }
  1834. pr_debug("%s: usb_audio_rx_format = %d, ucontrol value = %ld\n",
  1835. __func__, usb_rx_cfg.bit_format,
  1836. ucontrol->value.integer.value[0]);
  1837. return rc;
  1838. }
  1839. static int usb_audio_tx_ch_get(struct snd_kcontrol *kcontrol,
  1840. struct snd_ctl_elem_value *ucontrol)
  1841. {
  1842. pr_debug("%s: usb_audio_tx_ch = %d\n", __func__,
  1843. usb_tx_cfg.channels);
  1844. ucontrol->value.integer.value[0] = usb_tx_cfg.channels - 1;
  1845. return 0;
  1846. }
  1847. static int usb_audio_tx_ch_put(struct snd_kcontrol *kcontrol,
  1848. struct snd_ctl_elem_value *ucontrol)
  1849. {
  1850. usb_tx_cfg.channels = ucontrol->value.integer.value[0] + 1;
  1851. pr_debug("%s: usb_audio_tx_ch = %d\n", __func__, usb_tx_cfg.channels);
  1852. return 1;
  1853. }
  1854. static int usb_audio_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1855. struct snd_ctl_elem_value *ucontrol)
  1856. {
  1857. int sample_rate_val;
  1858. switch (usb_tx_cfg.sample_rate) {
  1859. case SAMPLING_RATE_384KHZ:
  1860. sample_rate_val = 12;
  1861. break;
  1862. case SAMPLING_RATE_352P8KHZ:
  1863. sample_rate_val = 11;
  1864. break;
  1865. case SAMPLING_RATE_192KHZ:
  1866. sample_rate_val = 10;
  1867. break;
  1868. case SAMPLING_RATE_176P4KHZ:
  1869. sample_rate_val = 9;
  1870. break;
  1871. case SAMPLING_RATE_96KHZ:
  1872. sample_rate_val = 8;
  1873. break;
  1874. case SAMPLING_RATE_88P2KHZ:
  1875. sample_rate_val = 7;
  1876. break;
  1877. case SAMPLING_RATE_48KHZ:
  1878. sample_rate_val = 6;
  1879. break;
  1880. case SAMPLING_RATE_44P1KHZ:
  1881. sample_rate_val = 5;
  1882. break;
  1883. case SAMPLING_RATE_32KHZ:
  1884. sample_rate_val = 4;
  1885. break;
  1886. case SAMPLING_RATE_22P05KHZ:
  1887. sample_rate_val = 3;
  1888. break;
  1889. case SAMPLING_RATE_16KHZ:
  1890. sample_rate_val = 2;
  1891. break;
  1892. case SAMPLING_RATE_11P025KHZ:
  1893. sample_rate_val = 1;
  1894. break;
  1895. case SAMPLING_RATE_8KHZ:
  1896. sample_rate_val = 0;
  1897. break;
  1898. default:
  1899. sample_rate_val = 6;
  1900. break;
  1901. }
  1902. ucontrol->value.integer.value[0] = sample_rate_val;
  1903. pr_debug("%s: usb_audio_tx_sample_rate = %d\n", __func__,
  1904. usb_tx_cfg.sample_rate);
  1905. return 0;
  1906. }
  1907. static int usb_audio_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1908. struct snd_ctl_elem_value *ucontrol)
  1909. {
  1910. switch (ucontrol->value.integer.value[0]) {
  1911. case 12:
  1912. usb_tx_cfg.sample_rate = SAMPLING_RATE_384KHZ;
  1913. break;
  1914. case 11:
  1915. usb_tx_cfg.sample_rate = SAMPLING_RATE_352P8KHZ;
  1916. break;
  1917. case 10:
  1918. usb_tx_cfg.sample_rate = SAMPLING_RATE_192KHZ;
  1919. break;
  1920. case 9:
  1921. usb_tx_cfg.sample_rate = SAMPLING_RATE_176P4KHZ;
  1922. break;
  1923. case 8:
  1924. usb_tx_cfg.sample_rate = SAMPLING_RATE_96KHZ;
  1925. break;
  1926. case 7:
  1927. usb_tx_cfg.sample_rate = SAMPLING_RATE_88P2KHZ;
  1928. break;
  1929. case 6:
  1930. usb_tx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  1931. break;
  1932. case 5:
  1933. usb_tx_cfg.sample_rate = SAMPLING_RATE_44P1KHZ;
  1934. break;
  1935. case 4:
  1936. usb_tx_cfg.sample_rate = SAMPLING_RATE_32KHZ;
  1937. break;
  1938. case 3:
  1939. usb_tx_cfg.sample_rate = SAMPLING_RATE_22P05KHZ;
  1940. break;
  1941. case 2:
  1942. usb_tx_cfg.sample_rate = SAMPLING_RATE_16KHZ;
  1943. break;
  1944. case 1:
  1945. usb_tx_cfg.sample_rate = SAMPLING_RATE_11P025KHZ;
  1946. break;
  1947. case 0:
  1948. usb_tx_cfg.sample_rate = SAMPLING_RATE_8KHZ;
  1949. break;
  1950. default:
  1951. usb_tx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  1952. break;
  1953. }
  1954. pr_debug("%s: control value = %ld, usb_audio_tx_sample_rate = %d\n",
  1955. __func__, ucontrol->value.integer.value[0],
  1956. usb_tx_cfg.sample_rate);
  1957. return 0;
  1958. }
  1959. static int usb_audio_tx_format_get(struct snd_kcontrol *kcontrol,
  1960. struct snd_ctl_elem_value *ucontrol)
  1961. {
  1962. switch (usb_tx_cfg.bit_format) {
  1963. case SNDRV_PCM_FORMAT_S32_LE:
  1964. ucontrol->value.integer.value[0] = 3;
  1965. break;
  1966. case SNDRV_PCM_FORMAT_S24_3LE:
  1967. ucontrol->value.integer.value[0] = 2;
  1968. break;
  1969. case SNDRV_PCM_FORMAT_S24_LE:
  1970. ucontrol->value.integer.value[0] = 1;
  1971. break;
  1972. case SNDRV_PCM_FORMAT_S16_LE:
  1973. default:
  1974. ucontrol->value.integer.value[0] = 0;
  1975. break;
  1976. }
  1977. pr_debug("%s: usb_audio_tx_format = %d, ucontrol value = %ld\n",
  1978. __func__, usb_tx_cfg.bit_format,
  1979. ucontrol->value.integer.value[0]);
  1980. return 0;
  1981. }
  1982. static int usb_audio_tx_format_put(struct snd_kcontrol *kcontrol,
  1983. struct snd_ctl_elem_value *ucontrol)
  1984. {
  1985. int rc = 0;
  1986. switch (ucontrol->value.integer.value[0]) {
  1987. case 3:
  1988. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S32_LE;
  1989. break;
  1990. case 2:
  1991. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_3LE;
  1992. break;
  1993. case 1:
  1994. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_LE;
  1995. break;
  1996. case 0:
  1997. default:
  1998. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S16_LE;
  1999. break;
  2000. }
  2001. pr_debug("%s: usb_audio_tx_format = %d, ucontrol value = %ld\n",
  2002. __func__, usb_tx_cfg.bit_format,
  2003. ucontrol->value.integer.value[0]);
  2004. return rc;
  2005. }
  2006. static int ext_disp_get_port_idx(struct snd_kcontrol *kcontrol)
  2007. {
  2008. int idx;
  2009. if (strnstr(kcontrol->id.name, "Display Port RX",
  2010. sizeof("Display Port RX"))) {
  2011. idx = DP_RX_IDX;
  2012. } else {
  2013. pr_err("%s: unsupported BE: %s\n",
  2014. __func__, kcontrol->id.name);
  2015. idx = -EINVAL;
  2016. }
  2017. return idx;
  2018. }
  2019. static int ext_disp_rx_format_get(struct snd_kcontrol *kcontrol,
  2020. struct snd_ctl_elem_value *ucontrol)
  2021. {
  2022. int idx = ext_disp_get_port_idx(kcontrol);
  2023. if (idx < 0)
  2024. return idx;
  2025. switch (ext_disp_rx_cfg[idx].bit_format) {
  2026. case SNDRV_PCM_FORMAT_S24_3LE:
  2027. ucontrol->value.integer.value[0] = 2;
  2028. break;
  2029. case SNDRV_PCM_FORMAT_S24_LE:
  2030. ucontrol->value.integer.value[0] = 1;
  2031. break;
  2032. case SNDRV_PCM_FORMAT_S16_LE:
  2033. default:
  2034. ucontrol->value.integer.value[0] = 0;
  2035. break;
  2036. }
  2037. pr_debug("%s: ext_disp_rx[%d].format = %d, ucontrol value = %ld\n",
  2038. __func__, idx, ext_disp_rx_cfg[idx].bit_format,
  2039. ucontrol->value.integer.value[0]);
  2040. return 0;
  2041. }
  2042. static int ext_disp_rx_format_put(struct snd_kcontrol *kcontrol,
  2043. struct snd_ctl_elem_value *ucontrol)
  2044. {
  2045. int idx = ext_disp_get_port_idx(kcontrol);
  2046. if (idx < 0)
  2047. return idx;
  2048. switch (ucontrol->value.integer.value[0]) {
  2049. case 2:
  2050. ext_disp_rx_cfg[idx].bit_format = SNDRV_PCM_FORMAT_S24_3LE;
  2051. break;
  2052. case 1:
  2053. ext_disp_rx_cfg[idx].bit_format = SNDRV_PCM_FORMAT_S24_LE;
  2054. break;
  2055. case 0:
  2056. default:
  2057. ext_disp_rx_cfg[idx].bit_format = SNDRV_PCM_FORMAT_S16_LE;
  2058. break;
  2059. }
  2060. pr_debug("%s: ext_disp_rx[%d].format = %d, ucontrol value = %ld\n",
  2061. __func__, idx, ext_disp_rx_cfg[idx].bit_format,
  2062. ucontrol->value.integer.value[0]);
  2063. return 0;
  2064. }
  2065. static int ext_disp_rx_ch_get(struct snd_kcontrol *kcontrol,
  2066. struct snd_ctl_elem_value *ucontrol)
  2067. {
  2068. int idx = ext_disp_get_port_idx(kcontrol);
  2069. if (idx < 0)
  2070. return idx;
  2071. ucontrol->value.integer.value[0] =
  2072. ext_disp_rx_cfg[idx].channels - 2;
  2073. pr_debug("%s: ext_disp_rx[%d].ch = %d\n", __func__,
  2074. idx, ext_disp_rx_cfg[idx].channels);
  2075. return 0;
  2076. }
  2077. static int ext_disp_rx_ch_put(struct snd_kcontrol *kcontrol,
  2078. struct snd_ctl_elem_value *ucontrol)
  2079. {
  2080. int idx = ext_disp_get_port_idx(kcontrol);
  2081. if (idx < 0)
  2082. return idx;
  2083. ext_disp_rx_cfg[idx].channels =
  2084. ucontrol->value.integer.value[0] + 2;
  2085. pr_debug("%s: ext_disp_rx[%d].ch = %d\n", __func__,
  2086. idx, ext_disp_rx_cfg[idx].channels);
  2087. return 1;
  2088. }
  2089. static int ext_disp_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  2090. struct snd_ctl_elem_value *ucontrol)
  2091. {
  2092. int sample_rate_val;
  2093. int idx = ext_disp_get_port_idx(kcontrol);
  2094. if (idx < 0)
  2095. return idx;
  2096. switch (ext_disp_rx_cfg[idx].sample_rate) {
  2097. case SAMPLING_RATE_176P4KHZ:
  2098. sample_rate_val = 6;
  2099. break;
  2100. case SAMPLING_RATE_88P2KHZ:
  2101. sample_rate_val = 5;
  2102. break;
  2103. case SAMPLING_RATE_44P1KHZ:
  2104. sample_rate_val = 4;
  2105. break;
  2106. case SAMPLING_RATE_32KHZ:
  2107. sample_rate_val = 3;
  2108. break;
  2109. case SAMPLING_RATE_192KHZ:
  2110. sample_rate_val = 2;
  2111. break;
  2112. case SAMPLING_RATE_96KHZ:
  2113. sample_rate_val = 1;
  2114. break;
  2115. case SAMPLING_RATE_48KHZ:
  2116. default:
  2117. sample_rate_val = 0;
  2118. break;
  2119. }
  2120. ucontrol->value.integer.value[0] = sample_rate_val;
  2121. pr_debug("%s: ext_disp_rx[%d].sample_rate = %d\n", __func__,
  2122. idx, ext_disp_rx_cfg[idx].sample_rate);
  2123. return 0;
  2124. }
  2125. static int ext_disp_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  2126. struct snd_ctl_elem_value *ucontrol)
  2127. {
  2128. int idx = ext_disp_get_port_idx(kcontrol);
  2129. if (idx < 0)
  2130. return idx;
  2131. switch (ucontrol->value.integer.value[0]) {
  2132. case 6:
  2133. ext_disp_rx_cfg[idx].sample_rate = SAMPLING_RATE_176P4KHZ;
  2134. break;
  2135. case 5:
  2136. ext_disp_rx_cfg[idx].sample_rate = SAMPLING_RATE_88P2KHZ;
  2137. break;
  2138. case 4:
  2139. ext_disp_rx_cfg[idx].sample_rate = SAMPLING_RATE_44P1KHZ;
  2140. break;
  2141. case 3:
  2142. ext_disp_rx_cfg[idx].sample_rate = SAMPLING_RATE_32KHZ;
  2143. break;
  2144. case 2:
  2145. ext_disp_rx_cfg[idx].sample_rate = SAMPLING_RATE_192KHZ;
  2146. break;
  2147. case 1:
  2148. ext_disp_rx_cfg[idx].sample_rate = SAMPLING_RATE_96KHZ;
  2149. break;
  2150. case 0:
  2151. default:
  2152. ext_disp_rx_cfg[idx].sample_rate = SAMPLING_RATE_48KHZ;
  2153. break;
  2154. }
  2155. pr_debug("%s: control value = %ld, ext_disp_rx[%d].sample_rate = %d\n",
  2156. __func__, ucontrol->value.integer.value[0], idx,
  2157. ext_disp_rx_cfg[idx].sample_rate);
  2158. return 0;
  2159. }
  2160. static int proxy_rx_ch_get(struct snd_kcontrol *kcontrol,
  2161. struct snd_ctl_elem_value *ucontrol)
  2162. {
  2163. pr_debug("%s: proxy_rx channels = %d\n",
  2164. __func__, proxy_rx_cfg.channels);
  2165. ucontrol->value.integer.value[0] = proxy_rx_cfg.channels - 2;
  2166. return 0;
  2167. }
  2168. static int proxy_rx_ch_put(struct snd_kcontrol *kcontrol,
  2169. struct snd_ctl_elem_value *ucontrol)
  2170. {
  2171. proxy_rx_cfg.channels = ucontrol->value.integer.value[0] + 2;
  2172. pr_debug("%s: proxy_rx channels = %d\n",
  2173. __func__, proxy_rx_cfg.channels);
  2174. return 1;
  2175. }
  2176. static int tdm_get_sample_rate(int value)
  2177. {
  2178. int sample_rate = 0;
  2179. switch (value) {
  2180. case 0:
  2181. sample_rate = SAMPLING_RATE_8KHZ;
  2182. break;
  2183. case 1:
  2184. sample_rate = SAMPLING_RATE_16KHZ;
  2185. break;
  2186. case 2:
  2187. sample_rate = SAMPLING_RATE_32KHZ;
  2188. break;
  2189. case 3:
  2190. sample_rate = SAMPLING_RATE_48KHZ;
  2191. break;
  2192. case 4:
  2193. sample_rate = SAMPLING_RATE_176P4KHZ;
  2194. break;
  2195. case 5:
  2196. sample_rate = SAMPLING_RATE_352P8KHZ;
  2197. break;
  2198. default:
  2199. sample_rate = SAMPLING_RATE_48KHZ;
  2200. break;
  2201. }
  2202. return sample_rate;
  2203. }
  2204. static int aux_pcm_get_sample_rate(int value)
  2205. {
  2206. int sample_rate;
  2207. switch (value) {
  2208. case 1:
  2209. sample_rate = SAMPLING_RATE_16KHZ;
  2210. break;
  2211. case 0:
  2212. default:
  2213. sample_rate = SAMPLING_RATE_8KHZ;
  2214. break;
  2215. }
  2216. return sample_rate;
  2217. }
  2218. static int tdm_get_sample_rate_val(int sample_rate)
  2219. {
  2220. int sample_rate_val = 0;
  2221. switch (sample_rate) {
  2222. case SAMPLING_RATE_8KHZ:
  2223. sample_rate_val = 0;
  2224. break;
  2225. case SAMPLING_RATE_16KHZ:
  2226. sample_rate_val = 1;
  2227. break;
  2228. case SAMPLING_RATE_32KHZ:
  2229. sample_rate_val = 2;
  2230. break;
  2231. case SAMPLING_RATE_48KHZ:
  2232. sample_rate_val = 3;
  2233. break;
  2234. case SAMPLING_RATE_176P4KHZ:
  2235. sample_rate_val = 4;
  2236. break;
  2237. case SAMPLING_RATE_352P8KHZ:
  2238. sample_rate_val = 5;
  2239. break;
  2240. default:
  2241. sample_rate_val = 3;
  2242. break;
  2243. }
  2244. return sample_rate_val;
  2245. }
  2246. static int aux_pcm_get_sample_rate_val(int sample_rate)
  2247. {
  2248. int sample_rate_val;
  2249. switch (sample_rate) {
  2250. case SAMPLING_RATE_16KHZ:
  2251. sample_rate_val = 1;
  2252. break;
  2253. case SAMPLING_RATE_8KHZ:
  2254. default:
  2255. sample_rate_val = 0;
  2256. break;
  2257. }
  2258. return sample_rate_val;
  2259. }
  2260. static int tdm_get_port_idx(struct snd_kcontrol *kcontrol,
  2261. struct tdm_port *port)
  2262. {
  2263. if (port) {
  2264. if (strnstr(kcontrol->id.name, "PRI",
  2265. sizeof(kcontrol->id.name))) {
  2266. port->mode = TDM_PRI;
  2267. } else if (strnstr(kcontrol->id.name, "SEC",
  2268. sizeof(kcontrol->id.name))) {
  2269. port->mode = TDM_SEC;
  2270. } else if (strnstr(kcontrol->id.name, "TERT",
  2271. sizeof(kcontrol->id.name))) {
  2272. port->mode = TDM_TERT;
  2273. } else if (strnstr(kcontrol->id.name, "QUAT",
  2274. sizeof(kcontrol->id.name))) {
  2275. port->mode = TDM_QUAT;
  2276. } else if (strnstr(kcontrol->id.name, "QUIN",
  2277. sizeof(kcontrol->id.name))) {
  2278. port->mode = TDM_QUIN;
  2279. } else {
  2280. pr_err("%s: unsupported mode in: %s\n",
  2281. __func__, kcontrol->id.name);
  2282. return -EINVAL;
  2283. }
  2284. if (strnstr(kcontrol->id.name, "RX_0",
  2285. sizeof(kcontrol->id.name)) ||
  2286. strnstr(kcontrol->id.name, "TX_0",
  2287. sizeof(kcontrol->id.name))) {
  2288. port->channel = TDM_0;
  2289. } else if (strnstr(kcontrol->id.name, "RX_1",
  2290. sizeof(kcontrol->id.name)) ||
  2291. strnstr(kcontrol->id.name, "TX_1",
  2292. sizeof(kcontrol->id.name))) {
  2293. port->channel = TDM_1;
  2294. } else if (strnstr(kcontrol->id.name, "RX_2",
  2295. sizeof(kcontrol->id.name)) ||
  2296. strnstr(kcontrol->id.name, "TX_2",
  2297. sizeof(kcontrol->id.name))) {
  2298. port->channel = TDM_2;
  2299. } else if (strnstr(kcontrol->id.name, "RX_3",
  2300. sizeof(kcontrol->id.name)) ||
  2301. strnstr(kcontrol->id.name, "TX_3",
  2302. sizeof(kcontrol->id.name))) {
  2303. port->channel = TDM_3;
  2304. } else if (strnstr(kcontrol->id.name, "RX_4",
  2305. sizeof(kcontrol->id.name)) ||
  2306. strnstr(kcontrol->id.name, "TX_4",
  2307. sizeof(kcontrol->id.name))) {
  2308. port->channel = TDM_4;
  2309. } else if (strnstr(kcontrol->id.name, "RX_5",
  2310. sizeof(kcontrol->id.name)) ||
  2311. strnstr(kcontrol->id.name, "TX_5",
  2312. sizeof(kcontrol->id.name))) {
  2313. port->channel = TDM_5;
  2314. } else if (strnstr(kcontrol->id.name, "RX_6",
  2315. sizeof(kcontrol->id.name)) ||
  2316. strnstr(kcontrol->id.name, "TX_6",
  2317. sizeof(kcontrol->id.name))) {
  2318. port->channel = TDM_6;
  2319. } else if (strnstr(kcontrol->id.name, "RX_7",
  2320. sizeof(kcontrol->id.name)) ||
  2321. strnstr(kcontrol->id.name, "TX_7",
  2322. sizeof(kcontrol->id.name))) {
  2323. port->channel = TDM_7;
  2324. } else {
  2325. pr_err("%s: unsupported channel in: %s\n",
  2326. __func__, kcontrol->id.name);
  2327. return -EINVAL;
  2328. }
  2329. } else {
  2330. return -EINVAL;
  2331. }
  2332. return 0;
  2333. }
  2334. static int tdm_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  2335. struct snd_ctl_elem_value *ucontrol)
  2336. {
  2337. struct tdm_port port;
  2338. int ret = tdm_get_port_idx(kcontrol, &port);
  2339. if (ret) {
  2340. pr_err("%s: unsupported control: %s\n",
  2341. __func__, kcontrol->id.name);
  2342. } else {
  2343. ucontrol->value.enumerated.item[0] = tdm_get_sample_rate_val(
  2344. tdm_rx_cfg[port.mode][port.channel].sample_rate);
  2345. pr_debug("%s: tdm_rx_sample_rate = %d, item = %d\n", __func__,
  2346. tdm_rx_cfg[port.mode][port.channel].sample_rate,
  2347. ucontrol->value.enumerated.item[0]);
  2348. }
  2349. return ret;
  2350. }
  2351. static int tdm_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  2352. struct snd_ctl_elem_value *ucontrol)
  2353. {
  2354. struct tdm_port port;
  2355. int ret = tdm_get_port_idx(kcontrol, &port);
  2356. if (ret) {
  2357. pr_err("%s: unsupported control: %s\n",
  2358. __func__, kcontrol->id.name);
  2359. } else {
  2360. tdm_rx_cfg[port.mode][port.channel].sample_rate =
  2361. tdm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  2362. pr_debug("%s: tdm_rx_sample_rate = %d, item = %d\n", __func__,
  2363. tdm_rx_cfg[port.mode][port.channel].sample_rate,
  2364. ucontrol->value.enumerated.item[0]);
  2365. }
  2366. return ret;
  2367. }
  2368. static int tdm_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  2369. struct snd_ctl_elem_value *ucontrol)
  2370. {
  2371. struct tdm_port port;
  2372. int ret = tdm_get_port_idx(kcontrol, &port);
  2373. if (ret) {
  2374. pr_err("%s: unsupported control: %s\n",
  2375. __func__, kcontrol->id.name);
  2376. } else {
  2377. ucontrol->value.enumerated.item[0] = tdm_get_sample_rate_val(
  2378. tdm_tx_cfg[port.mode][port.channel].sample_rate);
  2379. pr_debug("%s: tdm_tx_sample_rate = %d, item = %d\n", __func__,
  2380. tdm_tx_cfg[port.mode][port.channel].sample_rate,
  2381. ucontrol->value.enumerated.item[0]);
  2382. }
  2383. return ret;
  2384. }
  2385. static int tdm_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  2386. struct snd_ctl_elem_value *ucontrol)
  2387. {
  2388. struct tdm_port port;
  2389. int ret = tdm_get_port_idx(kcontrol, &port);
  2390. if (ret) {
  2391. pr_err("%s: unsupported control: %s\n",
  2392. __func__, kcontrol->id.name);
  2393. } else {
  2394. tdm_tx_cfg[port.mode][port.channel].sample_rate =
  2395. tdm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  2396. pr_debug("%s: tdm_tx_sample_rate = %d, item = %d\n", __func__,
  2397. tdm_tx_cfg[port.mode][port.channel].sample_rate,
  2398. ucontrol->value.enumerated.item[0]);
  2399. }
  2400. return ret;
  2401. }
  2402. static int tdm_get_format(int value)
  2403. {
  2404. int format = 0;
  2405. switch (value) {
  2406. case 0:
  2407. format = SNDRV_PCM_FORMAT_S16_LE;
  2408. break;
  2409. case 1:
  2410. format = SNDRV_PCM_FORMAT_S24_LE;
  2411. break;
  2412. case 2:
  2413. format = SNDRV_PCM_FORMAT_S32_LE;
  2414. break;
  2415. default:
  2416. format = SNDRV_PCM_FORMAT_S16_LE;
  2417. break;
  2418. }
  2419. return format;
  2420. }
  2421. static int tdm_get_format_val(int format)
  2422. {
  2423. int value = 0;
  2424. switch (format) {
  2425. case SNDRV_PCM_FORMAT_S16_LE:
  2426. value = 0;
  2427. break;
  2428. case SNDRV_PCM_FORMAT_S24_LE:
  2429. value = 1;
  2430. break;
  2431. case SNDRV_PCM_FORMAT_S32_LE:
  2432. value = 2;
  2433. break;
  2434. default:
  2435. value = 0;
  2436. break;
  2437. }
  2438. return value;
  2439. }
  2440. static int tdm_rx_format_get(struct snd_kcontrol *kcontrol,
  2441. struct snd_ctl_elem_value *ucontrol)
  2442. {
  2443. struct tdm_port port;
  2444. int ret = tdm_get_port_idx(kcontrol, &port);
  2445. if (ret) {
  2446. pr_err("%s: unsupported control: %s\n",
  2447. __func__, kcontrol->id.name);
  2448. } else {
  2449. ucontrol->value.enumerated.item[0] = tdm_get_format_val(
  2450. tdm_rx_cfg[port.mode][port.channel].bit_format);
  2451. pr_debug("%s: tdm_rx_bit_format = %d, item = %d\n", __func__,
  2452. tdm_rx_cfg[port.mode][port.channel].bit_format,
  2453. ucontrol->value.enumerated.item[0]);
  2454. }
  2455. return ret;
  2456. }
  2457. static int tdm_rx_format_put(struct snd_kcontrol *kcontrol,
  2458. struct snd_ctl_elem_value *ucontrol)
  2459. {
  2460. struct tdm_port port;
  2461. int ret = tdm_get_port_idx(kcontrol, &port);
  2462. if (ret) {
  2463. pr_err("%s: unsupported control: %s\n",
  2464. __func__, kcontrol->id.name);
  2465. } else {
  2466. tdm_rx_cfg[port.mode][port.channel].bit_format =
  2467. tdm_get_format(ucontrol->value.enumerated.item[0]);
  2468. pr_debug("%s: tdm_rx_bit_format = %d, item = %d\n", __func__,
  2469. tdm_rx_cfg[port.mode][port.channel].bit_format,
  2470. ucontrol->value.enumerated.item[0]);
  2471. }
  2472. return ret;
  2473. }
  2474. static int tdm_tx_format_get(struct snd_kcontrol *kcontrol,
  2475. struct snd_ctl_elem_value *ucontrol)
  2476. {
  2477. struct tdm_port port;
  2478. int ret = tdm_get_port_idx(kcontrol, &port);
  2479. if (ret) {
  2480. pr_err("%s: unsupported control: %s\n",
  2481. __func__, kcontrol->id.name);
  2482. } else {
  2483. ucontrol->value.enumerated.item[0] = tdm_get_format_val(
  2484. tdm_tx_cfg[port.mode][port.channel].bit_format);
  2485. pr_debug("%s: tdm_tx_bit_format = %d, item = %d\n", __func__,
  2486. tdm_tx_cfg[port.mode][port.channel].bit_format,
  2487. ucontrol->value.enumerated.item[0]);
  2488. }
  2489. return ret;
  2490. }
  2491. static int tdm_tx_format_put(struct snd_kcontrol *kcontrol,
  2492. struct snd_ctl_elem_value *ucontrol)
  2493. {
  2494. struct tdm_port port;
  2495. int ret = tdm_get_port_idx(kcontrol, &port);
  2496. if (ret) {
  2497. pr_err("%s: unsupported control: %s\n",
  2498. __func__, kcontrol->id.name);
  2499. } else {
  2500. tdm_tx_cfg[port.mode][port.channel].bit_format =
  2501. tdm_get_format(ucontrol->value.enumerated.item[0]);
  2502. pr_debug("%s: tdm_tx_bit_format = %d, item = %d\n", __func__,
  2503. tdm_tx_cfg[port.mode][port.channel].bit_format,
  2504. ucontrol->value.enumerated.item[0]);
  2505. }
  2506. return ret;
  2507. }
  2508. static int tdm_rx_ch_get(struct snd_kcontrol *kcontrol,
  2509. struct snd_ctl_elem_value *ucontrol)
  2510. {
  2511. struct tdm_port port;
  2512. int ret = tdm_get_port_idx(kcontrol, &port);
  2513. if (ret) {
  2514. pr_err("%s: unsupported control: %s\n",
  2515. __func__, kcontrol->id.name);
  2516. } else {
  2517. ucontrol->value.enumerated.item[0] =
  2518. tdm_rx_cfg[port.mode][port.channel].channels - 1;
  2519. pr_debug("%s: tdm_rx_ch = %d, item = %d\n", __func__,
  2520. tdm_rx_cfg[port.mode][port.channel].channels - 1,
  2521. ucontrol->value.enumerated.item[0]);
  2522. }
  2523. return ret;
  2524. }
  2525. static int tdm_rx_ch_put(struct snd_kcontrol *kcontrol,
  2526. struct snd_ctl_elem_value *ucontrol)
  2527. {
  2528. struct tdm_port port;
  2529. int ret = tdm_get_port_idx(kcontrol, &port);
  2530. if (ret) {
  2531. pr_err("%s: unsupported control: %s\n",
  2532. __func__, kcontrol->id.name);
  2533. } else {
  2534. tdm_rx_cfg[port.mode][port.channel].channels =
  2535. ucontrol->value.enumerated.item[0] + 1;
  2536. pr_debug("%s: tdm_rx_ch = %d, item = %d\n", __func__,
  2537. tdm_rx_cfg[port.mode][port.channel].channels,
  2538. ucontrol->value.enumerated.item[0] + 1);
  2539. }
  2540. return ret;
  2541. }
  2542. static int tdm_tx_ch_get(struct snd_kcontrol *kcontrol,
  2543. struct snd_ctl_elem_value *ucontrol)
  2544. {
  2545. struct tdm_port port;
  2546. int ret = tdm_get_port_idx(kcontrol, &port);
  2547. if (ret) {
  2548. pr_err("%s: unsupported control: %s\n",
  2549. __func__, kcontrol->id.name);
  2550. } else {
  2551. ucontrol->value.enumerated.item[0] =
  2552. tdm_tx_cfg[port.mode][port.channel].channels - 1;
  2553. pr_debug("%s: tdm_tx_ch = %d, item = %d\n", __func__,
  2554. tdm_tx_cfg[port.mode][port.channel].channels - 1,
  2555. ucontrol->value.enumerated.item[0]);
  2556. }
  2557. return ret;
  2558. }
  2559. static int tdm_tx_ch_put(struct snd_kcontrol *kcontrol,
  2560. struct snd_ctl_elem_value *ucontrol)
  2561. {
  2562. struct tdm_port port;
  2563. int ret = tdm_get_port_idx(kcontrol, &port);
  2564. if (ret) {
  2565. pr_err("%s: unsupported control: %s\n",
  2566. __func__, kcontrol->id.name);
  2567. } else {
  2568. tdm_tx_cfg[port.mode][port.channel].channels =
  2569. ucontrol->value.enumerated.item[0] + 1;
  2570. pr_debug("%s: tdm_tx_ch = %d, item = %d\n", __func__,
  2571. tdm_tx_cfg[port.mode][port.channel].channels,
  2572. ucontrol->value.enumerated.item[0] + 1);
  2573. }
  2574. return ret;
  2575. }
  2576. static int aux_pcm_get_port_idx(struct snd_kcontrol *kcontrol)
  2577. {
  2578. int idx;
  2579. if (strnstr(kcontrol->id.name, "PRIM_AUX_PCM",
  2580. sizeof("PRIM_AUX_PCM"))) {
  2581. idx = PRIM_AUX_PCM;
  2582. } else if (strnstr(kcontrol->id.name, "SEC_AUX_PCM",
  2583. sizeof("SEC_AUX_PCM"))) {
  2584. idx = SEC_AUX_PCM;
  2585. } else if (strnstr(kcontrol->id.name, "TERT_AUX_PCM",
  2586. sizeof("TERT_AUX_PCM"))) {
  2587. idx = TERT_AUX_PCM;
  2588. } else if (strnstr(kcontrol->id.name, "QUAT_AUX_PCM",
  2589. sizeof("QUAT_AUX_PCM"))) {
  2590. idx = QUAT_AUX_PCM;
  2591. } else if (strnstr(kcontrol->id.name, "QUIN_AUX_PCM",
  2592. sizeof("QUIN_AUX_PCM"))) {
  2593. idx = QUIN_AUX_PCM;
  2594. } else {
  2595. pr_err("%s: unsupported port: %s\n",
  2596. __func__, kcontrol->id.name);
  2597. idx = -EINVAL;
  2598. }
  2599. return idx;
  2600. }
  2601. static int aux_pcm_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  2602. struct snd_ctl_elem_value *ucontrol)
  2603. {
  2604. int idx = aux_pcm_get_port_idx(kcontrol);
  2605. if (idx < 0)
  2606. return idx;
  2607. aux_pcm_rx_cfg[idx].sample_rate =
  2608. aux_pcm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  2609. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  2610. idx, aux_pcm_rx_cfg[idx].sample_rate,
  2611. ucontrol->value.enumerated.item[0]);
  2612. return 0;
  2613. }
  2614. static int aux_pcm_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  2615. struct snd_ctl_elem_value *ucontrol)
  2616. {
  2617. int idx = aux_pcm_get_port_idx(kcontrol);
  2618. if (idx < 0)
  2619. return idx;
  2620. ucontrol->value.enumerated.item[0] =
  2621. aux_pcm_get_sample_rate_val(aux_pcm_rx_cfg[idx].sample_rate);
  2622. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  2623. idx, aux_pcm_rx_cfg[idx].sample_rate,
  2624. ucontrol->value.enumerated.item[0]);
  2625. return 0;
  2626. }
  2627. static int aux_pcm_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  2628. struct snd_ctl_elem_value *ucontrol)
  2629. {
  2630. int idx = aux_pcm_get_port_idx(kcontrol);
  2631. if (idx < 0)
  2632. return idx;
  2633. aux_pcm_tx_cfg[idx].sample_rate =
  2634. aux_pcm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  2635. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  2636. idx, aux_pcm_tx_cfg[idx].sample_rate,
  2637. ucontrol->value.enumerated.item[0]);
  2638. return 0;
  2639. }
  2640. static int aux_pcm_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  2641. struct snd_ctl_elem_value *ucontrol)
  2642. {
  2643. int idx = aux_pcm_get_port_idx(kcontrol);
  2644. if (idx < 0)
  2645. return idx;
  2646. ucontrol->value.enumerated.item[0] =
  2647. aux_pcm_get_sample_rate_val(aux_pcm_tx_cfg[idx].sample_rate);
  2648. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  2649. idx, aux_pcm_tx_cfg[idx].sample_rate,
  2650. ucontrol->value.enumerated.item[0]);
  2651. return 0;
  2652. }
  2653. static int mi2s_get_port_idx(struct snd_kcontrol *kcontrol)
  2654. {
  2655. int idx;
  2656. if (strnstr(kcontrol->id.name, "PRIM_MI2S_RX",
  2657. sizeof("PRIM_MI2S_RX"))) {
  2658. idx = PRIM_MI2S;
  2659. } else if (strnstr(kcontrol->id.name, "SEC_MI2S_RX",
  2660. sizeof("SEC_MI2S_RX"))) {
  2661. idx = SEC_MI2S;
  2662. } else if (strnstr(kcontrol->id.name, "TERT_MI2S_RX",
  2663. sizeof("TERT_MI2S_RX"))) {
  2664. idx = TERT_MI2S;
  2665. } else if (strnstr(kcontrol->id.name, "QUAT_MI2S_RX",
  2666. sizeof("QUAT_MI2S_RX"))) {
  2667. idx = QUAT_MI2S;
  2668. } else if (strnstr(kcontrol->id.name, "QUIN_MI2S_RX",
  2669. sizeof("QUIN_MI2S_RX"))) {
  2670. idx = QUIN_MI2S;
  2671. } else if (strnstr(kcontrol->id.name, "PRIM_MI2S_TX",
  2672. sizeof("PRIM_MI2S_TX"))) {
  2673. idx = PRIM_MI2S;
  2674. } else if (strnstr(kcontrol->id.name, "SEC_MI2S_TX",
  2675. sizeof("SEC_MI2S_TX"))) {
  2676. idx = SEC_MI2S;
  2677. } else if (strnstr(kcontrol->id.name, "TERT_MI2S_TX",
  2678. sizeof("TERT_MI2S_TX"))) {
  2679. idx = TERT_MI2S;
  2680. } else if (strnstr(kcontrol->id.name, "QUAT_MI2S_TX",
  2681. sizeof("QUAT_MI2S_TX"))) {
  2682. idx = QUAT_MI2S;
  2683. } else if (strnstr(kcontrol->id.name, "QUIN_MI2S_TX",
  2684. sizeof("QUIN_MI2S_TX"))) {
  2685. idx = QUIN_MI2S;
  2686. } else {
  2687. pr_err("%s: unsupported channel: %s\n",
  2688. __func__, kcontrol->id.name);
  2689. idx = -EINVAL;
  2690. }
  2691. return idx;
  2692. }
  2693. static int mi2s_get_sample_rate_val(int sample_rate)
  2694. {
  2695. int sample_rate_val;
  2696. switch (sample_rate) {
  2697. case SAMPLING_RATE_8KHZ:
  2698. sample_rate_val = 0;
  2699. break;
  2700. case SAMPLING_RATE_11P025KHZ:
  2701. sample_rate_val = 1;
  2702. break;
  2703. case SAMPLING_RATE_16KHZ:
  2704. sample_rate_val = 2;
  2705. break;
  2706. case SAMPLING_RATE_22P05KHZ:
  2707. sample_rate_val = 3;
  2708. break;
  2709. case SAMPLING_RATE_32KHZ:
  2710. sample_rate_val = 4;
  2711. break;
  2712. case SAMPLING_RATE_44P1KHZ:
  2713. sample_rate_val = 5;
  2714. break;
  2715. case SAMPLING_RATE_48KHZ:
  2716. sample_rate_val = 6;
  2717. break;
  2718. case SAMPLING_RATE_96KHZ:
  2719. sample_rate_val = 7;
  2720. break;
  2721. case SAMPLING_RATE_192KHZ:
  2722. sample_rate_val = 8;
  2723. break;
  2724. default:
  2725. sample_rate_val = 6;
  2726. break;
  2727. }
  2728. return sample_rate_val;
  2729. }
  2730. static int mi2s_get_sample_rate(int value)
  2731. {
  2732. int sample_rate;
  2733. switch (value) {
  2734. case 0:
  2735. sample_rate = SAMPLING_RATE_8KHZ;
  2736. break;
  2737. case 1:
  2738. sample_rate = SAMPLING_RATE_11P025KHZ;
  2739. break;
  2740. case 2:
  2741. sample_rate = SAMPLING_RATE_16KHZ;
  2742. break;
  2743. case 3:
  2744. sample_rate = SAMPLING_RATE_22P05KHZ;
  2745. break;
  2746. case 4:
  2747. sample_rate = SAMPLING_RATE_32KHZ;
  2748. break;
  2749. case 5:
  2750. sample_rate = SAMPLING_RATE_44P1KHZ;
  2751. break;
  2752. case 6:
  2753. sample_rate = SAMPLING_RATE_48KHZ;
  2754. break;
  2755. case 7:
  2756. sample_rate = SAMPLING_RATE_96KHZ;
  2757. break;
  2758. case 8:
  2759. sample_rate = SAMPLING_RATE_192KHZ;
  2760. break;
  2761. default:
  2762. sample_rate = SAMPLING_RATE_48KHZ;
  2763. break;
  2764. }
  2765. return sample_rate;
  2766. }
  2767. static int mi2s_auxpcm_get_format(int value)
  2768. {
  2769. int format;
  2770. switch (value) {
  2771. case 0:
  2772. format = SNDRV_PCM_FORMAT_S16_LE;
  2773. break;
  2774. case 1:
  2775. format = SNDRV_PCM_FORMAT_S24_LE;
  2776. break;
  2777. case 2:
  2778. format = SNDRV_PCM_FORMAT_S24_3LE;
  2779. break;
  2780. case 3:
  2781. format = SNDRV_PCM_FORMAT_S32_LE;
  2782. break;
  2783. default:
  2784. format = SNDRV_PCM_FORMAT_S16_LE;
  2785. break;
  2786. }
  2787. return format;
  2788. }
  2789. static int mi2s_auxpcm_get_format_value(int format)
  2790. {
  2791. int value;
  2792. switch (format) {
  2793. case SNDRV_PCM_FORMAT_S16_LE:
  2794. value = 0;
  2795. break;
  2796. case SNDRV_PCM_FORMAT_S24_LE:
  2797. value = 1;
  2798. break;
  2799. case SNDRV_PCM_FORMAT_S24_3LE:
  2800. value = 2;
  2801. break;
  2802. case SNDRV_PCM_FORMAT_S32_LE:
  2803. value = 3;
  2804. break;
  2805. default:
  2806. value = 0;
  2807. break;
  2808. }
  2809. return value;
  2810. }
  2811. static int mi2s_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  2812. struct snd_ctl_elem_value *ucontrol)
  2813. {
  2814. int idx = mi2s_get_port_idx(kcontrol);
  2815. if (idx < 0)
  2816. return idx;
  2817. mi2s_rx_cfg[idx].sample_rate =
  2818. mi2s_get_sample_rate(ucontrol->value.enumerated.item[0]);
  2819. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  2820. idx, mi2s_rx_cfg[idx].sample_rate,
  2821. ucontrol->value.enumerated.item[0]);
  2822. return 0;
  2823. }
  2824. static int mi2s_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  2825. struct snd_ctl_elem_value *ucontrol)
  2826. {
  2827. int idx = mi2s_get_port_idx(kcontrol);
  2828. if (idx < 0)
  2829. return idx;
  2830. ucontrol->value.enumerated.item[0] =
  2831. mi2s_get_sample_rate_val(mi2s_rx_cfg[idx].sample_rate);
  2832. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  2833. idx, mi2s_rx_cfg[idx].sample_rate,
  2834. ucontrol->value.enumerated.item[0]);
  2835. return 0;
  2836. }
  2837. static int mi2s_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  2838. struct snd_ctl_elem_value *ucontrol)
  2839. {
  2840. int idx = mi2s_get_port_idx(kcontrol);
  2841. if (idx < 0)
  2842. return idx;
  2843. mi2s_tx_cfg[idx].sample_rate =
  2844. mi2s_get_sample_rate(ucontrol->value.enumerated.item[0]);
  2845. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  2846. idx, mi2s_tx_cfg[idx].sample_rate,
  2847. ucontrol->value.enumerated.item[0]);
  2848. return 0;
  2849. }
  2850. static int mi2s_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  2851. struct snd_ctl_elem_value *ucontrol)
  2852. {
  2853. int idx = mi2s_get_port_idx(kcontrol);
  2854. if (idx < 0)
  2855. return idx;
  2856. ucontrol->value.enumerated.item[0] =
  2857. mi2s_get_sample_rate_val(mi2s_tx_cfg[idx].sample_rate);
  2858. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  2859. idx, mi2s_tx_cfg[idx].sample_rate,
  2860. ucontrol->value.enumerated.item[0]);
  2861. return 0;
  2862. }
  2863. static int msm_mi2s_rx_ch_get(struct snd_kcontrol *kcontrol,
  2864. struct snd_ctl_elem_value *ucontrol)
  2865. {
  2866. int idx = mi2s_get_port_idx(kcontrol);
  2867. if (idx < 0)
  2868. return idx;
  2869. pr_debug("%s: msm_mi2s_[%d]_rx_ch = %d\n", __func__,
  2870. idx, mi2s_rx_cfg[idx].channels);
  2871. ucontrol->value.enumerated.item[0] = mi2s_rx_cfg[idx].channels - 1;
  2872. return 0;
  2873. }
  2874. static int msm_mi2s_rx_ch_put(struct snd_kcontrol *kcontrol,
  2875. struct snd_ctl_elem_value *ucontrol)
  2876. {
  2877. int idx = mi2s_get_port_idx(kcontrol);
  2878. if (idx < 0)
  2879. return idx;
  2880. mi2s_rx_cfg[idx].channels = ucontrol->value.enumerated.item[0] + 1;
  2881. pr_debug("%s: msm_mi2s_[%d]_rx_ch = %d\n", __func__,
  2882. idx, mi2s_rx_cfg[idx].channels);
  2883. return 1;
  2884. }
  2885. static int msm_mi2s_tx_ch_get(struct snd_kcontrol *kcontrol,
  2886. struct snd_ctl_elem_value *ucontrol)
  2887. {
  2888. int idx = mi2s_get_port_idx(kcontrol);
  2889. if (idx < 0)
  2890. return idx;
  2891. pr_debug("%s: msm_mi2s_[%d]_tx_ch = %d\n", __func__,
  2892. idx, mi2s_tx_cfg[idx].channels);
  2893. ucontrol->value.enumerated.item[0] = mi2s_tx_cfg[idx].channels - 1;
  2894. return 0;
  2895. }
  2896. static int msm_mi2s_tx_ch_put(struct snd_kcontrol *kcontrol,
  2897. struct snd_ctl_elem_value *ucontrol)
  2898. {
  2899. int idx = mi2s_get_port_idx(kcontrol);
  2900. if (idx < 0)
  2901. return idx;
  2902. mi2s_tx_cfg[idx].channels = ucontrol->value.enumerated.item[0] + 1;
  2903. pr_debug("%s: msm_mi2s_[%d]_tx_ch = %d\n", __func__,
  2904. idx, mi2s_tx_cfg[idx].channels);
  2905. return 1;
  2906. }
  2907. static int msm_mi2s_rx_format_get(struct snd_kcontrol *kcontrol,
  2908. struct snd_ctl_elem_value *ucontrol)
  2909. {
  2910. int idx = mi2s_get_port_idx(kcontrol);
  2911. if (idx < 0)
  2912. return idx;
  2913. ucontrol->value.enumerated.item[0] =
  2914. mi2s_auxpcm_get_format_value(mi2s_rx_cfg[idx].bit_format);
  2915. pr_debug("%s: idx[%d]_rx_format = %d, item = %d\n", __func__,
  2916. idx, mi2s_rx_cfg[idx].bit_format,
  2917. ucontrol->value.enumerated.item[0]);
  2918. return 0;
  2919. }
  2920. static int msm_mi2s_rx_format_put(struct snd_kcontrol *kcontrol,
  2921. struct snd_ctl_elem_value *ucontrol)
  2922. {
  2923. int idx = mi2s_get_port_idx(kcontrol);
  2924. if (idx < 0)
  2925. return idx;
  2926. mi2s_rx_cfg[idx].bit_format =
  2927. mi2s_auxpcm_get_format(ucontrol->value.enumerated.item[0]);
  2928. pr_debug("%s: idx[%d]_rx_format = %d, item = %d\n", __func__,
  2929. idx, mi2s_rx_cfg[idx].bit_format,
  2930. ucontrol->value.enumerated.item[0]);
  2931. return 0;
  2932. }
  2933. static int msm_mi2s_tx_format_get(struct snd_kcontrol *kcontrol,
  2934. struct snd_ctl_elem_value *ucontrol)
  2935. {
  2936. int idx = mi2s_get_port_idx(kcontrol);
  2937. if (idx < 0)
  2938. return idx;
  2939. ucontrol->value.enumerated.item[0] =
  2940. mi2s_auxpcm_get_format_value(mi2s_tx_cfg[idx].bit_format);
  2941. pr_debug("%s: idx[%d]_tx_format = %d, item = %d\n", __func__,
  2942. idx, mi2s_tx_cfg[idx].bit_format,
  2943. ucontrol->value.enumerated.item[0]);
  2944. return 0;
  2945. }
  2946. static int msm_mi2s_tx_format_put(struct snd_kcontrol *kcontrol,
  2947. struct snd_ctl_elem_value *ucontrol)
  2948. {
  2949. int idx = mi2s_get_port_idx(kcontrol);
  2950. if (idx < 0)
  2951. return idx;
  2952. mi2s_tx_cfg[idx].bit_format =
  2953. mi2s_auxpcm_get_format(ucontrol->value.enumerated.item[0]);
  2954. pr_debug("%s: idx[%d]_tx_format = %d, item = %d\n", __func__,
  2955. idx, mi2s_tx_cfg[idx].bit_format,
  2956. ucontrol->value.enumerated.item[0]);
  2957. return 0;
  2958. }
  2959. static int msm_aux_pcm_rx_format_get(struct snd_kcontrol *kcontrol,
  2960. struct snd_ctl_elem_value *ucontrol)
  2961. {
  2962. int idx = aux_pcm_get_port_idx(kcontrol);
  2963. if (idx < 0)
  2964. return idx;
  2965. ucontrol->value.enumerated.item[0] =
  2966. mi2s_auxpcm_get_format_value(aux_pcm_rx_cfg[idx].bit_format);
  2967. pr_debug("%s: idx[%d]_rx_format = %d, item = %d\n", __func__,
  2968. idx, aux_pcm_rx_cfg[idx].bit_format,
  2969. ucontrol->value.enumerated.item[0]);
  2970. return 0;
  2971. }
  2972. static int msm_aux_pcm_rx_format_put(struct snd_kcontrol *kcontrol,
  2973. struct snd_ctl_elem_value *ucontrol)
  2974. {
  2975. int idx = aux_pcm_get_port_idx(kcontrol);
  2976. if (idx < 0)
  2977. return idx;
  2978. aux_pcm_rx_cfg[idx].bit_format =
  2979. mi2s_auxpcm_get_format(ucontrol->value.enumerated.item[0]);
  2980. pr_debug("%s: idx[%d]_rx_format = %d, item = %d\n", __func__,
  2981. idx, aux_pcm_rx_cfg[idx].bit_format,
  2982. ucontrol->value.enumerated.item[0]);
  2983. return 0;
  2984. }
  2985. static int msm_aux_pcm_tx_format_get(struct snd_kcontrol *kcontrol,
  2986. struct snd_ctl_elem_value *ucontrol)
  2987. {
  2988. int idx = aux_pcm_get_port_idx(kcontrol);
  2989. if (idx < 0)
  2990. return idx;
  2991. ucontrol->value.enumerated.item[0] =
  2992. mi2s_auxpcm_get_format_value(aux_pcm_tx_cfg[idx].bit_format);
  2993. pr_debug("%s: idx[%d]_tx_format = %d, item = %d\n", __func__,
  2994. idx, aux_pcm_tx_cfg[idx].bit_format,
  2995. ucontrol->value.enumerated.item[0]);
  2996. return 0;
  2997. }
  2998. static int msm_aux_pcm_tx_format_put(struct snd_kcontrol *kcontrol,
  2999. struct snd_ctl_elem_value *ucontrol)
  3000. {
  3001. int idx = aux_pcm_get_port_idx(kcontrol);
  3002. if (idx < 0)
  3003. return idx;
  3004. aux_pcm_tx_cfg[idx].bit_format =
  3005. mi2s_auxpcm_get_format(ucontrol->value.enumerated.item[0]);
  3006. pr_debug("%s: idx[%d]_tx_format = %d, item = %d\n", __func__,
  3007. idx, aux_pcm_tx_cfg[idx].bit_format,
  3008. ucontrol->value.enumerated.item[0]);
  3009. return 0;
  3010. }
  3011. static int msm_hifi_ctrl(struct snd_soc_component *component)
  3012. {
  3013. struct snd_soc_dapm_context *dapm =
  3014. snd_soc_component_get_dapm(component);
  3015. struct snd_soc_card *card = component->card;
  3016. struct msm_asoc_mach_data *pdata =
  3017. snd_soc_card_get_drvdata(card);
  3018. dev_dbg(component->dev, "%s: msm_hifi_control = %d\n", __func__,
  3019. msm_hifi_control);
  3020. if (!pdata || !pdata->hph_en1_gpio_p) {
  3021. dev_err(component->dev, "%s: hph_en1_gpio is invalid\n",
  3022. __func__);
  3023. return -EINVAL;
  3024. }
  3025. if (msm_hifi_control == MSM_HIFI_ON) {
  3026. msm_cdc_pinctrl_select_active_state(pdata->hph_en1_gpio_p);
  3027. /* 5msec delay needed as per HW requirement */
  3028. usleep_range(5000, 5010);
  3029. } else {
  3030. msm_cdc_pinctrl_select_sleep_state(pdata->hph_en1_gpio_p);
  3031. }
  3032. snd_soc_dapm_sync(dapm);
  3033. return 0;
  3034. }
  3035. static int msm_hifi_get(struct snd_kcontrol *kcontrol,
  3036. struct snd_ctl_elem_value *ucontrol)
  3037. {
  3038. pr_debug("%s: msm_hifi_control = %d\n",
  3039. __func__, msm_hifi_control);
  3040. ucontrol->value.integer.value[0] = msm_hifi_control;
  3041. return 0;
  3042. }
  3043. static int msm_hifi_put(struct snd_kcontrol *kcontrol,
  3044. struct snd_ctl_elem_value *ucontrol)
  3045. {
  3046. struct snd_soc_component *component =
  3047. snd_soc_kcontrol_component(kcontrol);
  3048. dev_dbg(component->dev, "%s: ucontrol->value.integer.value[0] = %ld\n",
  3049. __func__, ucontrol->value.integer.value[0]);
  3050. msm_hifi_control = ucontrol->value.integer.value[0];
  3051. msm_hifi_ctrl(component);
  3052. return 0;
  3053. }
  3054. static const struct snd_kcontrol_new msm_int_snd_controls[] = {
  3055. SOC_ENUM_EXT("WSA_CDC_DMA_RX_0 Channels", wsa_cdc_dma_rx_0_chs,
  3056. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  3057. SOC_ENUM_EXT("WSA_CDC_DMA_RX_1 Channels", wsa_cdc_dma_rx_1_chs,
  3058. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  3059. SOC_ENUM_EXT("RX_CDC_DMA_RX_0 Channels", rx_cdc_dma_rx_0_chs,
  3060. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  3061. SOC_ENUM_EXT("RX_CDC_DMA_RX_1 Channels", rx_cdc_dma_rx_1_chs,
  3062. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  3063. SOC_ENUM_EXT("RX_CDC_DMA_RX_2 Channels", rx_cdc_dma_rx_2_chs,
  3064. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  3065. SOC_ENUM_EXT("RX_CDC_DMA_RX_3 Channels", rx_cdc_dma_rx_3_chs,
  3066. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  3067. SOC_ENUM_EXT("RX_CDC_DMA_RX_5 Channels", rx_cdc_dma_rx_5_chs,
  3068. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  3069. SOC_ENUM_EXT("WSA_CDC_DMA_TX_0 Channels", wsa_cdc_dma_tx_0_chs,
  3070. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  3071. SOC_ENUM_EXT("WSA_CDC_DMA_TX_1 Channels", wsa_cdc_dma_tx_1_chs,
  3072. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  3073. SOC_ENUM_EXT("WSA_CDC_DMA_TX_2 Channels", wsa_cdc_dma_tx_2_chs,
  3074. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  3075. SOC_ENUM_EXT("TX_CDC_DMA_TX_0 Channels", tx_cdc_dma_tx_0_chs,
  3076. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  3077. SOC_ENUM_EXT("TX_CDC_DMA_TX_3 Channels", tx_cdc_dma_tx_3_chs,
  3078. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  3079. SOC_ENUM_EXT("TX_CDC_DMA_TX_4 Channels", tx_cdc_dma_tx_4_chs,
  3080. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  3081. SOC_ENUM_EXT("WSA_CDC_DMA_RX_0 Format", wsa_cdc_dma_rx_0_format,
  3082. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  3083. SOC_ENUM_EXT("WSA_CDC_DMA_RX_1 Format", wsa_cdc_dma_rx_1_format,
  3084. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  3085. SOC_ENUM_EXT("RX_CDC_DMA_RX_0 Format", rx_cdc_dma_rx_0_format,
  3086. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  3087. SOC_ENUM_EXT("RX_CDC_DMA_RX_1 Format", rx_cdc_dma_rx_1_format,
  3088. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  3089. SOC_ENUM_EXT("RX_CDC_DMA_RX_2 Format", rx_cdc_dma_rx_2_format,
  3090. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  3091. SOC_ENUM_EXT("RX_CDC_DMA_RX_3 Format", rx_cdc_dma_rx_3_format,
  3092. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  3093. SOC_ENUM_EXT("RX_CDC_DMA_RX_5 Format", rx_cdc_dma_rx_5_format,
  3094. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  3095. SOC_ENUM_EXT("WSA_CDC_DMA_TX_1 Format", wsa_cdc_dma_tx_1_format,
  3096. cdc_dma_tx_format_get, cdc_dma_tx_format_put),
  3097. SOC_ENUM_EXT("WSA_CDC_DMA_TX_2 Format", wsa_cdc_dma_tx_2_format,
  3098. cdc_dma_tx_format_get, cdc_dma_tx_format_put),
  3099. SOC_ENUM_EXT("TX_CDC_DMA_TX_0 Format", tx_cdc_dma_tx_0_format,
  3100. cdc_dma_tx_format_get, cdc_dma_tx_format_put),
  3101. SOC_ENUM_EXT("TX_CDC_DMA_TX_3 Format", tx_cdc_dma_tx_3_format,
  3102. cdc_dma_tx_format_get, cdc_dma_tx_format_put),
  3103. SOC_ENUM_EXT("TX_CDC_DMA_TX_4 Format", tx_cdc_dma_tx_4_format,
  3104. cdc_dma_tx_format_get, cdc_dma_tx_format_put),
  3105. SOC_ENUM_EXT("WSA_CDC_DMA_RX_0 SampleRate",
  3106. wsa_cdc_dma_rx_0_sample_rate,
  3107. cdc_dma_rx_sample_rate_get,
  3108. cdc_dma_rx_sample_rate_put),
  3109. SOC_ENUM_EXT("WSA_CDC_DMA_RX_1 SampleRate",
  3110. wsa_cdc_dma_rx_1_sample_rate,
  3111. cdc_dma_rx_sample_rate_get,
  3112. cdc_dma_rx_sample_rate_put),
  3113. SOC_ENUM_EXT("RX_CDC_DMA_RX_0 SampleRate",
  3114. rx_cdc_dma_rx_0_sample_rate,
  3115. cdc_dma_rx_sample_rate_get,
  3116. cdc_dma_rx_sample_rate_put),
  3117. SOC_ENUM_EXT("RX_CDC_DMA_RX_1 SampleRate",
  3118. rx_cdc_dma_rx_1_sample_rate,
  3119. cdc_dma_rx_sample_rate_get,
  3120. cdc_dma_rx_sample_rate_put),
  3121. SOC_ENUM_EXT("RX_CDC_DMA_RX_2 SampleRate",
  3122. rx_cdc_dma_rx_2_sample_rate,
  3123. cdc_dma_rx_sample_rate_get,
  3124. cdc_dma_rx_sample_rate_put),
  3125. SOC_ENUM_EXT("RX_CDC_DMA_RX_3 SampleRate",
  3126. rx_cdc_dma_rx_3_sample_rate,
  3127. cdc_dma_rx_sample_rate_get,
  3128. cdc_dma_rx_sample_rate_put),
  3129. SOC_ENUM_EXT("RX_CDC_DMA_RX_5 SampleRate",
  3130. rx_cdc_dma_rx_5_sample_rate,
  3131. cdc_dma_rx_sample_rate_get,
  3132. cdc_dma_rx_sample_rate_put),
  3133. SOC_ENUM_EXT("WSA_CDC_DMA_TX_0 SampleRate",
  3134. wsa_cdc_dma_tx_0_sample_rate,
  3135. cdc_dma_tx_sample_rate_get,
  3136. cdc_dma_tx_sample_rate_put),
  3137. SOC_ENUM_EXT("WSA_CDC_DMA_TX_1 SampleRate",
  3138. wsa_cdc_dma_tx_1_sample_rate,
  3139. cdc_dma_tx_sample_rate_get,
  3140. cdc_dma_tx_sample_rate_put),
  3141. SOC_ENUM_EXT("WSA_CDC_DMA_TX_2 SampleRate",
  3142. wsa_cdc_dma_tx_2_sample_rate,
  3143. cdc_dma_tx_sample_rate_get,
  3144. cdc_dma_tx_sample_rate_put),
  3145. SOC_ENUM_EXT("TX_CDC_DMA_TX_0 SampleRate",
  3146. tx_cdc_dma_tx_0_sample_rate,
  3147. cdc_dma_tx_sample_rate_get,
  3148. cdc_dma_tx_sample_rate_put),
  3149. SOC_ENUM_EXT("TX_CDC_DMA_TX_3 SampleRate",
  3150. tx_cdc_dma_tx_3_sample_rate,
  3151. cdc_dma_tx_sample_rate_get,
  3152. cdc_dma_tx_sample_rate_put),
  3153. SOC_ENUM_EXT("TX_CDC_DMA_TX_4 SampleRate",
  3154. tx_cdc_dma_tx_4_sample_rate,
  3155. cdc_dma_tx_sample_rate_get,
  3156. cdc_dma_tx_sample_rate_put),
  3157. };
  3158. static const struct snd_kcontrol_new msm_ext_snd_controls[] = {
  3159. SOC_ENUM_EXT("SLIM_0_RX Channels", slim_0_rx_chs,
  3160. slim_rx_ch_get, slim_rx_ch_put),
  3161. SOC_ENUM_EXT("SLIM_2_RX Channels", slim_2_rx_chs,
  3162. slim_rx_ch_get, slim_rx_ch_put),
  3163. SOC_ENUM_EXT("SLIM_0_TX Channels", slim_0_tx_chs,
  3164. slim_tx_ch_get, slim_tx_ch_put),
  3165. SOC_ENUM_EXT("SLIM_1_TX Channels", slim_1_tx_chs,
  3166. slim_tx_ch_get, slim_tx_ch_put),
  3167. SOC_ENUM_EXT("SLIM_5_RX Channels", slim_5_rx_chs,
  3168. slim_rx_ch_get, slim_rx_ch_put),
  3169. SOC_ENUM_EXT("SLIM_6_RX Channels", slim_6_rx_chs,
  3170. slim_rx_ch_get, slim_rx_ch_put),
  3171. SOC_ENUM_EXT("SLIM_0_RX Format", slim_0_rx_format,
  3172. slim_rx_bit_format_get, slim_rx_bit_format_put),
  3173. SOC_ENUM_EXT("SLIM_5_RX Format", slim_5_rx_format,
  3174. slim_rx_bit_format_get, slim_rx_bit_format_put),
  3175. SOC_ENUM_EXT("SLIM_6_RX Format", slim_6_rx_format,
  3176. slim_rx_bit_format_get, slim_rx_bit_format_put),
  3177. SOC_ENUM_EXT("SLIM_0_TX Format", slim_0_tx_format,
  3178. slim_tx_bit_format_get, slim_tx_bit_format_put),
  3179. SOC_ENUM_EXT("SLIM_0_RX SampleRate", slim_0_rx_sample_rate,
  3180. slim_rx_sample_rate_get, slim_rx_sample_rate_put),
  3181. SOC_ENUM_EXT("SLIM_2_RX SampleRate", slim_2_rx_sample_rate,
  3182. slim_rx_sample_rate_get, slim_rx_sample_rate_put),
  3183. SOC_ENUM_EXT("SLIM_0_TX SampleRate", slim_0_tx_sample_rate,
  3184. slim_tx_sample_rate_get, slim_tx_sample_rate_put),
  3185. SOC_ENUM_EXT("SLIM_5_RX SampleRate", slim_5_rx_sample_rate,
  3186. slim_rx_sample_rate_get, slim_rx_sample_rate_put),
  3187. SOC_ENUM_EXT("SLIM_6_RX SampleRate", slim_6_rx_sample_rate,
  3188. slim_rx_sample_rate_get, slim_rx_sample_rate_put),
  3189. };
  3190. static const struct snd_kcontrol_new msm_common_snd_controls[] = {
  3191. SOC_ENUM_EXT("USB_AUDIO_RX Channels", usb_rx_chs,
  3192. usb_audio_rx_ch_get, usb_audio_rx_ch_put),
  3193. SOC_ENUM_EXT("USB_AUDIO_TX Channels", usb_tx_chs,
  3194. usb_audio_tx_ch_get, usb_audio_tx_ch_put),
  3195. SOC_ENUM_EXT("Display Port RX Channels", ext_disp_rx_chs,
  3196. ext_disp_rx_ch_get, ext_disp_rx_ch_put),
  3197. SOC_ENUM_EXT("PROXY_RX Channels", proxy_rx_chs,
  3198. proxy_rx_ch_get, proxy_rx_ch_put),
  3199. SOC_ENUM_EXT("USB_AUDIO_RX Format", usb_rx_format,
  3200. usb_audio_rx_format_get, usb_audio_rx_format_put),
  3201. SOC_ENUM_EXT("USB_AUDIO_TX Format", usb_tx_format,
  3202. usb_audio_tx_format_get, usb_audio_tx_format_put),
  3203. SOC_ENUM_EXT("Display Port RX Bit Format", ext_disp_rx_format,
  3204. ext_disp_rx_format_get, ext_disp_rx_format_put),
  3205. SOC_ENUM_EXT("USB_AUDIO_RX SampleRate", usb_rx_sample_rate,
  3206. usb_audio_rx_sample_rate_get,
  3207. usb_audio_rx_sample_rate_put),
  3208. SOC_ENUM_EXT("USB_AUDIO_TX SampleRate", usb_tx_sample_rate,
  3209. usb_audio_tx_sample_rate_get,
  3210. usb_audio_tx_sample_rate_put),
  3211. SOC_ENUM_EXT("Display Port RX SampleRate", ext_disp_rx_sample_rate,
  3212. ext_disp_rx_sample_rate_get,
  3213. ext_disp_rx_sample_rate_put),
  3214. SOC_ENUM_EXT("PRI_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  3215. tdm_rx_sample_rate_get,
  3216. tdm_rx_sample_rate_put),
  3217. SOC_ENUM_EXT("PRI_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  3218. tdm_tx_sample_rate_get,
  3219. tdm_tx_sample_rate_put),
  3220. SOC_ENUM_EXT("PRI_TDM_RX_0 Format", tdm_rx_format,
  3221. tdm_rx_format_get,
  3222. tdm_rx_format_put),
  3223. SOC_ENUM_EXT("PRI_TDM_TX_0 Format", tdm_tx_format,
  3224. tdm_tx_format_get,
  3225. tdm_tx_format_put),
  3226. SOC_ENUM_EXT("PRI_TDM_RX_0 Channels", tdm_rx_chs,
  3227. tdm_rx_ch_get,
  3228. tdm_rx_ch_put),
  3229. SOC_ENUM_EXT("PRI_TDM_TX_0 Channels", tdm_tx_chs,
  3230. tdm_tx_ch_get,
  3231. tdm_tx_ch_put),
  3232. SOC_ENUM_EXT("SEC_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  3233. tdm_rx_sample_rate_get,
  3234. tdm_rx_sample_rate_put),
  3235. SOC_ENUM_EXT("SEC_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  3236. tdm_tx_sample_rate_get,
  3237. tdm_tx_sample_rate_put),
  3238. SOC_ENUM_EXT("SEC_TDM_RX_0 Format", tdm_rx_format,
  3239. tdm_rx_format_get,
  3240. tdm_rx_format_put),
  3241. SOC_ENUM_EXT("SEC_TDM_TX_0 Format", tdm_tx_format,
  3242. tdm_tx_format_get,
  3243. tdm_tx_format_put),
  3244. SOC_ENUM_EXT("SEC_TDM_RX_0 Channels", tdm_rx_chs,
  3245. tdm_rx_ch_get,
  3246. tdm_rx_ch_put),
  3247. SOC_ENUM_EXT("SEC_TDM_TX_0 Channels", tdm_tx_chs,
  3248. tdm_tx_ch_get,
  3249. tdm_tx_ch_put),
  3250. SOC_ENUM_EXT("TERT_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  3251. tdm_rx_sample_rate_get,
  3252. tdm_rx_sample_rate_put),
  3253. SOC_ENUM_EXT("TERT_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  3254. tdm_tx_sample_rate_get,
  3255. tdm_tx_sample_rate_put),
  3256. SOC_ENUM_EXT("TERT_TDM_RX_0 Format", tdm_rx_format,
  3257. tdm_rx_format_get,
  3258. tdm_rx_format_put),
  3259. SOC_ENUM_EXT("TERT_TDM_TX_0 Format", tdm_tx_format,
  3260. tdm_tx_format_get,
  3261. tdm_tx_format_put),
  3262. SOC_ENUM_EXT("TERT_TDM_RX_0 Channels", tdm_rx_chs,
  3263. tdm_rx_ch_get,
  3264. tdm_rx_ch_put),
  3265. SOC_ENUM_EXT("TERT_TDM_TX_0 Channels", tdm_tx_chs,
  3266. tdm_tx_ch_get,
  3267. tdm_tx_ch_put),
  3268. SOC_ENUM_EXT("QUAT_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  3269. tdm_rx_sample_rate_get,
  3270. tdm_rx_sample_rate_put),
  3271. SOC_ENUM_EXT("QUAT_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  3272. tdm_tx_sample_rate_get,
  3273. tdm_tx_sample_rate_put),
  3274. SOC_ENUM_EXT("QUAT_TDM_RX_0 Format", tdm_rx_format,
  3275. tdm_rx_format_get,
  3276. tdm_rx_format_put),
  3277. SOC_ENUM_EXT("QUAT_TDM_TX_0 Format", tdm_tx_format,
  3278. tdm_tx_format_get,
  3279. tdm_tx_format_put),
  3280. SOC_ENUM_EXT("QUAT_TDM_RX_0 Channels", tdm_rx_chs,
  3281. tdm_rx_ch_get,
  3282. tdm_rx_ch_put),
  3283. SOC_ENUM_EXT("QUAT_TDM_TX_0 Channels", tdm_tx_chs,
  3284. tdm_tx_ch_get,
  3285. tdm_tx_ch_put),
  3286. SOC_ENUM_EXT("QUIN_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  3287. tdm_rx_sample_rate_get,
  3288. tdm_rx_sample_rate_put),
  3289. SOC_ENUM_EXT("QUIN_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  3290. tdm_tx_sample_rate_get,
  3291. tdm_tx_sample_rate_put),
  3292. SOC_ENUM_EXT("QUIN_TDM_RX_0 Format", tdm_rx_format,
  3293. tdm_rx_format_get,
  3294. tdm_rx_format_put),
  3295. SOC_ENUM_EXT("QUIN_TDM_TX_0 Format", tdm_tx_format,
  3296. tdm_tx_format_get,
  3297. tdm_tx_format_put),
  3298. SOC_ENUM_EXT("QUIN_TDM_RX_0 Channels", tdm_rx_chs,
  3299. tdm_rx_ch_get,
  3300. tdm_rx_ch_put),
  3301. SOC_ENUM_EXT("QUIN_TDM_TX_0 Channels", tdm_tx_chs,
  3302. tdm_tx_ch_get,
  3303. tdm_tx_ch_put),
  3304. SOC_ENUM_EXT("PRIM_AUX_PCM_RX SampleRate", prim_aux_pcm_rx_sample_rate,
  3305. aux_pcm_rx_sample_rate_get,
  3306. aux_pcm_rx_sample_rate_put),
  3307. SOC_ENUM_EXT("SEC_AUX_PCM_RX SampleRate", sec_aux_pcm_rx_sample_rate,
  3308. aux_pcm_rx_sample_rate_get,
  3309. aux_pcm_rx_sample_rate_put),
  3310. SOC_ENUM_EXT("TERT_AUX_PCM_RX SampleRate", tert_aux_pcm_rx_sample_rate,
  3311. aux_pcm_rx_sample_rate_get,
  3312. aux_pcm_rx_sample_rate_put),
  3313. SOC_ENUM_EXT("QUAT_AUX_PCM_RX SampleRate", quat_aux_pcm_rx_sample_rate,
  3314. aux_pcm_rx_sample_rate_get,
  3315. aux_pcm_rx_sample_rate_put),
  3316. SOC_ENUM_EXT("QUIN_AUX_PCM_RX SampleRate", quin_aux_pcm_rx_sample_rate,
  3317. aux_pcm_rx_sample_rate_get,
  3318. aux_pcm_rx_sample_rate_put),
  3319. SOC_ENUM_EXT("PRIM_AUX_PCM_TX SampleRate", prim_aux_pcm_tx_sample_rate,
  3320. aux_pcm_tx_sample_rate_get,
  3321. aux_pcm_tx_sample_rate_put),
  3322. SOC_ENUM_EXT("SEC_AUX_PCM_TX SampleRate", sec_aux_pcm_tx_sample_rate,
  3323. aux_pcm_tx_sample_rate_get,
  3324. aux_pcm_tx_sample_rate_put),
  3325. SOC_ENUM_EXT("TERT_AUX_PCM_TX SampleRate", tert_aux_pcm_tx_sample_rate,
  3326. aux_pcm_tx_sample_rate_get,
  3327. aux_pcm_tx_sample_rate_put),
  3328. SOC_ENUM_EXT("QUAT_AUX_PCM_TX SampleRate", quat_aux_pcm_tx_sample_rate,
  3329. aux_pcm_tx_sample_rate_get,
  3330. aux_pcm_tx_sample_rate_put),
  3331. SOC_ENUM_EXT("QUIN_AUX_PCM_TX SampleRate", quin_aux_pcm_tx_sample_rate,
  3332. aux_pcm_tx_sample_rate_get,
  3333. aux_pcm_tx_sample_rate_put),
  3334. SOC_ENUM_EXT("PRIM_MI2S_RX SampleRate", prim_mi2s_rx_sample_rate,
  3335. mi2s_rx_sample_rate_get,
  3336. mi2s_rx_sample_rate_put),
  3337. SOC_ENUM_EXT("SEC_MI2S_RX SampleRate", sec_mi2s_rx_sample_rate,
  3338. mi2s_rx_sample_rate_get,
  3339. mi2s_rx_sample_rate_put),
  3340. SOC_ENUM_EXT("TERT_MI2S_RX SampleRate", tert_mi2s_rx_sample_rate,
  3341. mi2s_rx_sample_rate_get,
  3342. mi2s_rx_sample_rate_put),
  3343. SOC_ENUM_EXT("QUAT_MI2S_RX SampleRate", quat_mi2s_rx_sample_rate,
  3344. mi2s_rx_sample_rate_get,
  3345. mi2s_rx_sample_rate_put),
  3346. SOC_ENUM_EXT("QUIN_MI2S_RX SampleRate", quin_mi2s_rx_sample_rate,
  3347. mi2s_rx_sample_rate_get,
  3348. mi2s_rx_sample_rate_put),
  3349. SOC_ENUM_EXT("PRIM_MI2S_TX SampleRate", prim_mi2s_tx_sample_rate,
  3350. mi2s_tx_sample_rate_get,
  3351. mi2s_tx_sample_rate_put),
  3352. SOC_ENUM_EXT("SEC_MI2S_TX SampleRate", sec_mi2s_tx_sample_rate,
  3353. mi2s_tx_sample_rate_get,
  3354. mi2s_tx_sample_rate_put),
  3355. SOC_ENUM_EXT("TERT_MI2S_TX SampleRate", tert_mi2s_tx_sample_rate,
  3356. mi2s_tx_sample_rate_get,
  3357. mi2s_tx_sample_rate_put),
  3358. SOC_ENUM_EXT("QUAT_MI2S_TX SampleRate", quat_mi2s_tx_sample_rate,
  3359. mi2s_tx_sample_rate_get,
  3360. mi2s_tx_sample_rate_put),
  3361. SOC_ENUM_EXT("QUIN_MI2S_TX SampleRate", quin_mi2s_tx_sample_rate,
  3362. mi2s_tx_sample_rate_get,
  3363. mi2s_tx_sample_rate_put),
  3364. SOC_ENUM_EXT("PRIM_MI2S_RX Channels", prim_mi2s_rx_chs,
  3365. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  3366. SOC_ENUM_EXT("PRIM_MI2S_TX Channels", prim_mi2s_tx_chs,
  3367. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  3368. SOC_ENUM_EXT("SEC_MI2S_RX Channels", sec_mi2s_rx_chs,
  3369. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  3370. SOC_ENUM_EXT("SEC_MI2S_TX Channels", sec_mi2s_tx_chs,
  3371. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  3372. SOC_ENUM_EXT("TERT_MI2S_RX Channels", tert_mi2s_rx_chs,
  3373. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  3374. SOC_ENUM_EXT("TERT_MI2S_TX Channels", tert_mi2s_tx_chs,
  3375. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  3376. SOC_ENUM_EXT("QUAT_MI2S_RX Channels", quat_mi2s_rx_chs,
  3377. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  3378. SOC_ENUM_EXT("QUAT_MI2S_TX Channels", quat_mi2s_tx_chs,
  3379. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  3380. SOC_ENUM_EXT("QUIN_MI2S_RX Channels", quin_mi2s_rx_chs,
  3381. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  3382. SOC_ENUM_EXT("QUIN_MI2S_TX Channels", quin_mi2s_tx_chs,
  3383. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  3384. SOC_ENUM_EXT("PRIM_MI2S_RX Format", mi2s_rx_format,
  3385. msm_mi2s_rx_format_get, msm_mi2s_rx_format_put),
  3386. SOC_ENUM_EXT("PRIM_MI2S_TX Format", mi2s_tx_format,
  3387. msm_mi2s_tx_format_get, msm_mi2s_tx_format_put),
  3388. SOC_ENUM_EXT("SEC_MI2S_RX Format", mi2s_rx_format,
  3389. msm_mi2s_rx_format_get, msm_mi2s_rx_format_put),
  3390. SOC_ENUM_EXT("SEC_MI2S_TX Format", mi2s_tx_format,
  3391. msm_mi2s_tx_format_get, msm_mi2s_tx_format_put),
  3392. SOC_ENUM_EXT("TERT_MI2S_RX Format", mi2s_rx_format,
  3393. msm_mi2s_rx_format_get, msm_mi2s_rx_format_put),
  3394. SOC_ENUM_EXT("TERT_MI2S_TX Format", mi2s_tx_format,
  3395. msm_mi2s_tx_format_get, msm_mi2s_tx_format_put),
  3396. SOC_ENUM_EXT("QUAT_MI2S_RX Format", mi2s_rx_format,
  3397. msm_mi2s_rx_format_get, msm_mi2s_rx_format_put),
  3398. SOC_ENUM_EXT("QUAT_MI2S_TX Format", mi2s_tx_format,
  3399. msm_mi2s_tx_format_get, msm_mi2s_tx_format_put),
  3400. SOC_ENUM_EXT("QUIN_MI2S_RX Format", mi2s_rx_format,
  3401. msm_mi2s_rx_format_get, msm_mi2s_rx_format_put),
  3402. SOC_ENUM_EXT("QUIN_MI2S_TX Format", mi2s_tx_format,
  3403. msm_mi2s_tx_format_get, msm_mi2s_tx_format_put),
  3404. SOC_ENUM_EXT("PRIM_AUX_PCM_RX Format", aux_pcm_rx_format,
  3405. msm_aux_pcm_rx_format_get, msm_aux_pcm_rx_format_put),
  3406. SOC_ENUM_EXT("PRIM_AUX_PCM_TX Format", aux_pcm_tx_format,
  3407. msm_aux_pcm_tx_format_get, msm_aux_pcm_tx_format_put),
  3408. SOC_ENUM_EXT("SEC_AUX_PCM_RX Format", aux_pcm_rx_format,
  3409. msm_aux_pcm_rx_format_get, msm_aux_pcm_rx_format_put),
  3410. SOC_ENUM_EXT("SEC_AUX_PCM_TX Format", aux_pcm_tx_format,
  3411. msm_aux_pcm_tx_format_get, msm_aux_pcm_tx_format_put),
  3412. SOC_ENUM_EXT("TERT_AUX_PCM_RX Format", aux_pcm_rx_format,
  3413. msm_aux_pcm_rx_format_get, msm_aux_pcm_rx_format_put),
  3414. SOC_ENUM_EXT("TERT_AUX_PCM_TX Format", aux_pcm_tx_format,
  3415. msm_aux_pcm_tx_format_get, msm_aux_pcm_tx_format_put),
  3416. SOC_ENUM_EXT("QUAT_AUX_PCM_RX Format", aux_pcm_rx_format,
  3417. msm_aux_pcm_rx_format_get, msm_aux_pcm_rx_format_put),
  3418. SOC_ENUM_EXT("QUAT_AUX_PCM_TX Format", aux_pcm_tx_format,
  3419. msm_aux_pcm_tx_format_get, msm_aux_pcm_tx_format_put),
  3420. SOC_ENUM_EXT("QUIN_AUX_PCM_RX Format", aux_pcm_rx_format,
  3421. msm_aux_pcm_rx_format_get, msm_aux_pcm_rx_format_put),
  3422. SOC_ENUM_EXT("QUIN_AUX_PCM_TX Format", aux_pcm_tx_format,
  3423. msm_aux_pcm_tx_format_get, msm_aux_pcm_tx_format_put),
  3424. SOC_ENUM_EXT("HiFi Function", hifi_function, msm_hifi_get,
  3425. msm_hifi_put),
  3426. SOC_ENUM_EXT("BT SampleRate", bt_sample_rate,
  3427. msm_bt_sample_rate_get,
  3428. msm_bt_sample_rate_put),
  3429. SOC_ENUM_EXT("BT SampleRate RX", bt_sample_rate_rx,
  3430. msm_bt_sample_rate_rx_get,
  3431. msm_bt_sample_rate_rx_put),
  3432. SOC_ENUM_EXT("BT SampleRate TX", bt_sample_rate_tx,
  3433. msm_bt_sample_rate_tx_get,
  3434. msm_bt_sample_rate_tx_put),
  3435. SOC_ENUM_EXT("VI_FEED_TX Channels", vi_feed_tx_chs,
  3436. msm_vi_feed_tx_ch_get, msm_vi_feed_tx_ch_put),
  3437. };
  3438. static int msm_snd_enable_codec_ext_clk(struct snd_soc_component *component,
  3439. int enable, bool dapm)
  3440. {
  3441. int ret = 0;
  3442. if (!strcmp(component->name, "tavil_codec")) {
  3443. ret = tavil_cdc_mclk_enable(component, enable);
  3444. } else if (!strcmp(dev_name(component->dev), "tasha_codec")) {
  3445. ret = tasha_cdc_mclk_enable(component, enable, dapm);
  3446. } else {
  3447. dev_err(component->dev, "%s: unknown codec to enable ext clk\n",
  3448. __func__);
  3449. ret = -EINVAL;
  3450. }
  3451. return ret;
  3452. }
  3453. static int msm_snd_enable_codec_ext_tx_clk(struct snd_soc_component *component,
  3454. int enable, bool dapm)
  3455. {
  3456. int ret = 0;
  3457. if (!strcmp(component->name, "tavil_codec")) {
  3458. ret = tavil_cdc_mclk_tx_enable(component, enable);
  3459. } else if (!strcmp(dev_name(component->dev), "tasha_codec")) {
  3460. ret = tasha_cdc_mclk_tx_enable(component, enable, dapm);
  3461. } else {
  3462. dev_err(component->dev, "%s: unknown codec to enable TX ext clk\n",
  3463. __func__);
  3464. ret = -EINVAL;
  3465. }
  3466. return ret;
  3467. }
  3468. static int msm_mclk_tx_event(struct snd_soc_dapm_widget *w,
  3469. struct snd_kcontrol *kcontrol, int event)
  3470. {
  3471. struct snd_soc_component *component =
  3472. snd_soc_dapm_to_component(w->dapm);
  3473. pr_debug("%s: event = %d\n", __func__, event);
  3474. switch (event) {
  3475. case SND_SOC_DAPM_PRE_PMU:
  3476. return msm_snd_enable_codec_ext_tx_clk(component, 1, true);
  3477. case SND_SOC_DAPM_POST_PMD:
  3478. return msm_snd_enable_codec_ext_tx_clk(component, 0, true);
  3479. }
  3480. return 0;
  3481. }
  3482. static int msm_mclk_event(struct snd_soc_dapm_widget *w,
  3483. struct snd_kcontrol *kcontrol, int event)
  3484. {
  3485. struct snd_soc_component *component =
  3486. snd_soc_dapm_to_component(w->dapm);
  3487. pr_debug("%s: event = %d\n", __func__, event);
  3488. switch (event) {
  3489. case SND_SOC_DAPM_PRE_PMU:
  3490. return msm_snd_enable_codec_ext_clk(component, 1, true);
  3491. case SND_SOC_DAPM_POST_PMD:
  3492. return msm_snd_enable_codec_ext_clk(component, 0, true);
  3493. }
  3494. return 0;
  3495. }
  3496. static int msm_hifi_ctrl_event(struct snd_soc_dapm_widget *w,
  3497. struct snd_kcontrol *k, int event)
  3498. {
  3499. struct snd_soc_component *component =
  3500. snd_soc_dapm_to_component(w->dapm);
  3501. struct snd_soc_card *card = component->card;
  3502. struct msm_asoc_mach_data *pdata =
  3503. snd_soc_card_get_drvdata(card);
  3504. dev_dbg(component->dev, "%s: msm_hifi_control = %d\n",
  3505. __func__, msm_hifi_control);
  3506. if (!pdata || !pdata->hph_en0_gpio_p) {
  3507. dev_err(component->dev, "%s: hph_en0_gpio is invalid\n",
  3508. __func__);
  3509. return -EINVAL;
  3510. }
  3511. if (msm_hifi_control != MSM_HIFI_ON) {
  3512. dev_dbg(component->dev, "%s: HiFi mixer control is not set\n",
  3513. __func__);
  3514. return 0;
  3515. }
  3516. switch (event) {
  3517. case SND_SOC_DAPM_POST_PMU:
  3518. msm_cdc_pinctrl_select_active_state(pdata->hph_en0_gpio_p);
  3519. break;
  3520. case SND_SOC_DAPM_PRE_PMD:
  3521. msm_cdc_pinctrl_select_sleep_state(pdata->hph_en0_gpio_p);
  3522. break;
  3523. }
  3524. return 0;
  3525. }
  3526. static const struct snd_soc_dapm_widget msm_ext_dapm_widgets[] = {
  3527. SND_SOC_DAPM_SUPPLY("MCLK", SND_SOC_NOPM, 0, 0,
  3528. msm_mclk_event,
  3529. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3530. SND_SOC_DAPM_SUPPLY("MCLK TX", SND_SOC_NOPM, 0, 0,
  3531. msm_mclk_tx_event, SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3532. SND_SOC_DAPM_SPK("Lineout_1 amp", NULL),
  3533. SND_SOC_DAPM_SPK("Lineout_2 amp", NULL),
  3534. SND_SOC_DAPM_SPK("Lineout_3 amp", NULL),
  3535. SND_SOC_DAPM_SPK("Lineout_4 amp", NULL),
  3536. SND_SOC_DAPM_SPK("hifi amp", msm_hifi_ctrl_event),
  3537. SND_SOC_DAPM_MIC("Handset Mic", NULL),
  3538. SND_SOC_DAPM_MIC("Headset Mic", NULL),
  3539. SND_SOC_DAPM_MIC("Secondary Mic", NULL),
  3540. SND_SOC_DAPM_MIC("ANCRight Headset Mic", NULL),
  3541. SND_SOC_DAPM_MIC("ANCLeft Headset Mic", NULL),
  3542. SND_SOC_DAPM_MIC("Analog Mic4", NULL),
  3543. SND_SOC_DAPM_MIC("Analog Mic5", NULL),
  3544. SND_SOC_DAPM_MIC("Analog Mic6", NULL),
  3545. SND_SOC_DAPM_MIC("Analog Mic7", NULL),
  3546. SND_SOC_DAPM_MIC("Analog Mic8", NULL),
  3547. SND_SOC_DAPM_MIC("Digital Mic0", NULL),
  3548. SND_SOC_DAPM_MIC("Digital Mic1", NULL),
  3549. SND_SOC_DAPM_MIC("Digital Mic2", NULL),
  3550. SND_SOC_DAPM_MIC("Digital Mic3", NULL),
  3551. SND_SOC_DAPM_MIC("Digital Mic4", NULL),
  3552. SND_SOC_DAPM_MIC("Digital Mic5", NULL),
  3553. SND_SOC_DAPM_MIC("Digital Mic6", NULL),
  3554. };
  3555. static int msm_dmic_event(struct snd_soc_dapm_widget *w,
  3556. struct snd_kcontrol *kcontrol, int event)
  3557. {
  3558. struct msm_asoc_mach_data *pdata = NULL;
  3559. struct snd_soc_component *component =
  3560. snd_soc_dapm_to_component(w->dapm);
  3561. int ret = 0;
  3562. u32 dmic_idx;
  3563. int *dmic_gpio_cnt;
  3564. struct device_node *dmic_gpio;
  3565. char *wname;
  3566. wname = strpbrk(w->name, "0123");
  3567. if (!wname) {
  3568. dev_err(component->dev, "%s: widget not found\n", __func__);
  3569. return -EINVAL;
  3570. }
  3571. ret = kstrtouint(wname, 10, &dmic_idx);
  3572. if (ret < 0) {
  3573. dev_err(component->dev, "%s: Invalid DMIC line on the codec\n",
  3574. __func__);
  3575. return -EINVAL;
  3576. }
  3577. pdata = snd_soc_card_get_drvdata(component->card);
  3578. switch (dmic_idx) {
  3579. case 0:
  3580. case 1:
  3581. dmic_gpio_cnt = &dmic_0_1_gpio_cnt;
  3582. dmic_gpio = pdata->dmic01_gpio_p;
  3583. break;
  3584. case 2:
  3585. case 3:
  3586. dmic_gpio_cnt = &dmic_2_3_gpio_cnt;
  3587. dmic_gpio = pdata->dmic23_gpio_p;
  3588. break;
  3589. default:
  3590. dev_err(component->dev, "%s: Invalid DMIC Selection\n",
  3591. __func__);
  3592. return -EINVAL;
  3593. }
  3594. dev_dbg(component->dev, "%s: event %d DMIC%d dmic_gpio_cnt %d\n",
  3595. __func__, event, dmic_idx, *dmic_gpio_cnt);
  3596. switch (event) {
  3597. case SND_SOC_DAPM_PRE_PMU:
  3598. (*dmic_gpio_cnt)++;
  3599. if (*dmic_gpio_cnt == 1) {
  3600. ret = msm_cdc_pinctrl_select_active_state(
  3601. dmic_gpio);
  3602. if (ret < 0) {
  3603. pr_err("%s: gpio set cannot be activated %sd",
  3604. __func__, "dmic_gpio");
  3605. return ret;
  3606. }
  3607. }
  3608. break;
  3609. case SND_SOC_DAPM_POST_PMD:
  3610. (*dmic_gpio_cnt)--;
  3611. if (*dmic_gpio_cnt == 0) {
  3612. ret = msm_cdc_pinctrl_select_sleep_state(
  3613. dmic_gpio);
  3614. if (ret < 0) {
  3615. pr_err("%s: gpio set cannot be de-activated %sd",
  3616. __func__, "dmic_gpio");
  3617. return ret;
  3618. }
  3619. }
  3620. break;
  3621. default:
  3622. pr_err("%s: invalid DAPM event %d\n", __func__, event);
  3623. return -EINVAL;
  3624. }
  3625. return 0;
  3626. }
  3627. static const struct snd_soc_dapm_widget msm_int_dapm_widgets[] = {
  3628. SND_SOC_DAPM_MIC("Analog Mic1", NULL),
  3629. SND_SOC_DAPM_MIC("Analog Mic2", NULL),
  3630. SND_SOC_DAPM_MIC("Analog Mic3", NULL),
  3631. SND_SOC_DAPM_MIC("Analog Mic4", NULL),
  3632. SND_SOC_DAPM_MIC("Digital Mic0", msm_dmic_event),
  3633. SND_SOC_DAPM_MIC("Digital Mic1", msm_dmic_event),
  3634. SND_SOC_DAPM_MIC("Digital Mic2", msm_dmic_event),
  3635. SND_SOC_DAPM_MIC("Digital Mic3", msm_dmic_event),
  3636. };
  3637. static inline int param_is_mask(int p)
  3638. {
  3639. return (p >= SNDRV_PCM_HW_PARAM_FIRST_MASK) &&
  3640. (p <= SNDRV_PCM_HW_PARAM_LAST_MASK);
  3641. }
  3642. static inline struct snd_mask *param_to_mask(struct snd_pcm_hw_params *p,
  3643. int n)
  3644. {
  3645. return &(p->masks[n - SNDRV_PCM_HW_PARAM_FIRST_MASK]);
  3646. }
  3647. static void param_set_mask(struct snd_pcm_hw_params *p, int n,
  3648. unsigned int bit)
  3649. {
  3650. if (bit >= SNDRV_MASK_MAX)
  3651. return;
  3652. if (param_is_mask(n)) {
  3653. struct snd_mask *m = param_to_mask(p, n);
  3654. m->bits[0] = 0;
  3655. m->bits[1] = 0;
  3656. m->bits[bit >> 5] |= (1 << (bit & 31));
  3657. }
  3658. }
  3659. static int msm_slim_get_ch_from_beid(int32_t be_id)
  3660. {
  3661. int ch_id = 0;
  3662. switch (be_id) {
  3663. case MSM_BACKEND_DAI_SLIMBUS_0_RX:
  3664. ch_id = SLIM_RX_0;
  3665. break;
  3666. case MSM_BACKEND_DAI_SLIMBUS_1_RX:
  3667. ch_id = SLIM_RX_1;
  3668. break;
  3669. case MSM_BACKEND_DAI_SLIMBUS_2_RX:
  3670. ch_id = SLIM_RX_2;
  3671. break;
  3672. case MSM_BACKEND_DAI_SLIMBUS_3_RX:
  3673. ch_id = SLIM_RX_3;
  3674. break;
  3675. case MSM_BACKEND_DAI_SLIMBUS_4_RX:
  3676. ch_id = SLIM_RX_4;
  3677. break;
  3678. case MSM_BACKEND_DAI_SLIMBUS_6_RX:
  3679. ch_id = SLIM_RX_6;
  3680. break;
  3681. case MSM_BACKEND_DAI_SLIMBUS_0_TX:
  3682. ch_id = SLIM_TX_0;
  3683. break;
  3684. case MSM_BACKEND_DAI_SLIMBUS_3_TX:
  3685. ch_id = SLIM_TX_3;
  3686. break;
  3687. default:
  3688. ch_id = SLIM_RX_0;
  3689. break;
  3690. }
  3691. return ch_id;
  3692. }
  3693. static int msm_cdc_dma_get_idx_from_beid(int32_t be_id)
  3694. {
  3695. int idx = 0;
  3696. switch (be_id) {
  3697. case MSM_BACKEND_DAI_WSA_CDC_DMA_RX_0:
  3698. idx = WSA_CDC_DMA_RX_0;
  3699. break;
  3700. case MSM_BACKEND_DAI_WSA_CDC_DMA_TX_0:
  3701. idx = WSA_CDC_DMA_TX_0;
  3702. break;
  3703. case MSM_BACKEND_DAI_WSA_CDC_DMA_RX_1:
  3704. idx = WSA_CDC_DMA_RX_1;
  3705. break;
  3706. case MSM_BACKEND_DAI_WSA_CDC_DMA_TX_1:
  3707. idx = WSA_CDC_DMA_TX_1;
  3708. break;
  3709. case MSM_BACKEND_DAI_WSA_CDC_DMA_TX_2:
  3710. idx = WSA_CDC_DMA_TX_2;
  3711. break;
  3712. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_0:
  3713. idx = RX_CDC_DMA_RX_0;
  3714. break;
  3715. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_1:
  3716. idx = RX_CDC_DMA_RX_1;
  3717. break;
  3718. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_2:
  3719. idx = RX_CDC_DMA_RX_2;
  3720. break;
  3721. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_3:
  3722. idx = RX_CDC_DMA_RX_3;
  3723. break;
  3724. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_5:
  3725. idx = RX_CDC_DMA_RX_5;
  3726. break;
  3727. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_0:
  3728. idx = TX_CDC_DMA_TX_0;
  3729. break;
  3730. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_3:
  3731. idx = TX_CDC_DMA_TX_3;
  3732. break;
  3733. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_4:
  3734. idx = TX_CDC_DMA_TX_4;
  3735. break;
  3736. default:
  3737. idx = RX_CDC_DMA_RX_0;
  3738. break;
  3739. }
  3740. return idx;
  3741. }
  3742. static int msm_ext_disp_get_idx_from_beid(int32_t be_id)
  3743. {
  3744. int idx = -EINVAL;
  3745. switch (be_id) {
  3746. case MSM_BACKEND_DAI_DISPLAY_PORT_RX:
  3747. idx = DP_RX_IDX;
  3748. break;
  3749. default:
  3750. pr_err("%s: Incorrect ext_disp BE id %d\n", __func__, be_id);
  3751. idx = -EINVAL;
  3752. break;
  3753. }
  3754. return idx;
  3755. }
  3756. static int msm_be_hw_params_fixup(struct snd_soc_pcm_runtime *rtd,
  3757. struct snd_pcm_hw_params *params)
  3758. {
  3759. struct snd_soc_dai_link *dai_link = rtd->dai_link;
  3760. struct snd_interval *rate = hw_param_interval(params,
  3761. SNDRV_PCM_HW_PARAM_RATE);
  3762. struct snd_interval *channels = hw_param_interval(params,
  3763. SNDRV_PCM_HW_PARAM_CHANNELS);
  3764. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  3765. int rc = 0;
  3766. int idx;
  3767. void *config = NULL;
  3768. struct snd_soc_component *component = NULL;
  3769. pr_debug("%s: format = %d, rate = %d\n",
  3770. __func__, params_format(params), params_rate(params));
  3771. switch (dai_link->id) {
  3772. case MSM_BACKEND_DAI_SLIMBUS_0_RX:
  3773. case MSM_BACKEND_DAI_SLIMBUS_1_RX:
  3774. case MSM_BACKEND_DAI_SLIMBUS_2_RX:
  3775. case MSM_BACKEND_DAI_SLIMBUS_3_RX:
  3776. case MSM_BACKEND_DAI_SLIMBUS_4_RX:
  3777. case MSM_BACKEND_DAI_SLIMBUS_6_RX:
  3778. idx = msm_slim_get_ch_from_beid(dai_link->id);
  3779. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3780. slim_rx_cfg[idx].bit_format);
  3781. rate->min = rate->max = slim_rx_cfg[idx].sample_rate;
  3782. channels->min = channels->max = slim_rx_cfg[idx].channels;
  3783. break;
  3784. case MSM_BACKEND_DAI_SLIMBUS_0_TX:
  3785. case MSM_BACKEND_DAI_SLIMBUS_3_TX:
  3786. idx = msm_slim_get_ch_from_beid(dai_link->id);
  3787. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3788. slim_tx_cfg[idx].bit_format);
  3789. rate->min = rate->max = slim_tx_cfg[idx].sample_rate;
  3790. channels->min = channels->max = slim_tx_cfg[idx].channels;
  3791. break;
  3792. case MSM_BACKEND_DAI_SLIMBUS_1_TX:
  3793. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3794. slim_tx_cfg[1].bit_format);
  3795. rate->min = rate->max = slim_tx_cfg[1].sample_rate;
  3796. channels->min = channels->max = slim_tx_cfg[1].channels;
  3797. break;
  3798. case MSM_BACKEND_DAI_SLIMBUS_4_TX:
  3799. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3800. SNDRV_PCM_FORMAT_S32_LE);
  3801. rate->min = rate->max = SAMPLING_RATE_8KHZ;
  3802. channels->min = channels->max = msm_vi_feed_tx_ch;
  3803. break;
  3804. case MSM_BACKEND_DAI_SLIMBUS_5_RX:
  3805. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3806. slim_rx_cfg[5].bit_format);
  3807. rate->min = rate->max = slim_rx_cfg[5].sample_rate;
  3808. channels->min = channels->max = slim_rx_cfg[5].channels;
  3809. break;
  3810. case MSM_BACKEND_DAI_SLIMBUS_5_TX:
  3811. component = snd_soc_rtdcom_lookup(rtd, "tavil_codec");
  3812. if (!component) {
  3813. pr_err("%s: component is NULL\n", __func__);
  3814. rc = -EINVAL;
  3815. goto done;
  3816. }
  3817. rate->min = rate->max = SAMPLING_RATE_16KHZ;
  3818. channels->min = channels->max = 1;
  3819. config = msm_codec_fn.get_afe_config_fn(component,
  3820. AFE_SLIMBUS_SLAVE_PORT_CONFIG);
  3821. if (config) {
  3822. rc = afe_set_config(AFE_SLIMBUS_SLAVE_PORT_CONFIG,
  3823. config, SLIMBUS_5_TX);
  3824. if (rc)
  3825. pr_err("%s: Failed to set slimbus slave port config %d\n",
  3826. __func__, rc);
  3827. }
  3828. break;
  3829. case MSM_BACKEND_DAI_SLIMBUS_7_RX:
  3830. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3831. slim_rx_cfg[SLIM_RX_7].bit_format);
  3832. rate->min = rate->max = slim_rx_cfg[SLIM_RX_7].sample_rate;
  3833. channels->min = channels->max =
  3834. slim_rx_cfg[SLIM_RX_7].channels;
  3835. break;
  3836. case MSM_BACKEND_DAI_SLIMBUS_7_TX:
  3837. rate->min = rate->max = slim_tx_cfg[SLIM_TX_7].sample_rate;
  3838. channels->min = channels->max =
  3839. slim_tx_cfg[SLIM_TX_7].channels;
  3840. break;
  3841. case MSM_BACKEND_DAI_SLIMBUS_8_TX:
  3842. rate->min = rate->max = slim_tx_cfg[SLIM_TX_8].sample_rate;
  3843. channels->min = channels->max =
  3844. slim_tx_cfg[SLIM_TX_8].channels;
  3845. break;
  3846. case MSM_BACKEND_DAI_USB_RX:
  3847. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3848. usb_rx_cfg.bit_format);
  3849. rate->min = rate->max = usb_rx_cfg.sample_rate;
  3850. channels->min = channels->max = usb_rx_cfg.channels;
  3851. break;
  3852. case MSM_BACKEND_DAI_USB_TX:
  3853. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3854. usb_tx_cfg.bit_format);
  3855. rate->min = rate->max = usb_tx_cfg.sample_rate;
  3856. channels->min = channels->max = usb_tx_cfg.channels;
  3857. break;
  3858. case MSM_BACKEND_DAI_DISPLAY_PORT_RX:
  3859. idx = msm_ext_disp_get_idx_from_beid(dai_link->id);
  3860. if (idx < 0) {
  3861. pr_err("%s: Incorrect ext disp idx %d\n",
  3862. __func__, idx);
  3863. rc = idx;
  3864. goto done;
  3865. }
  3866. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3867. ext_disp_rx_cfg[idx].bit_format);
  3868. rate->min = rate->max = ext_disp_rx_cfg[idx].sample_rate;
  3869. channels->min = channels->max = ext_disp_rx_cfg[idx].channels;
  3870. break;
  3871. case MSM_BACKEND_DAI_AFE_PCM_RX:
  3872. channels->min = channels->max = proxy_rx_cfg.channels;
  3873. rate->min = rate->max = SAMPLING_RATE_48KHZ;
  3874. break;
  3875. case MSM_BACKEND_DAI_PRI_TDM_RX_0:
  3876. channels->min = channels->max =
  3877. tdm_rx_cfg[TDM_PRI][TDM_0].channels;
  3878. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3879. tdm_rx_cfg[TDM_PRI][TDM_0].bit_format);
  3880. rate->min = rate->max = tdm_rx_cfg[TDM_PRI][TDM_0].sample_rate;
  3881. break;
  3882. case MSM_BACKEND_DAI_PRI_TDM_TX_0:
  3883. channels->min = channels->max =
  3884. tdm_tx_cfg[TDM_PRI][TDM_0].channels;
  3885. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3886. tdm_tx_cfg[TDM_PRI][TDM_0].bit_format);
  3887. rate->min = rate->max = tdm_tx_cfg[TDM_PRI][TDM_0].sample_rate;
  3888. break;
  3889. case MSM_BACKEND_DAI_SEC_TDM_RX_0:
  3890. channels->min = channels->max =
  3891. tdm_rx_cfg[TDM_SEC][TDM_0].channels;
  3892. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3893. tdm_rx_cfg[TDM_SEC][TDM_0].bit_format);
  3894. rate->min = rate->max = tdm_rx_cfg[TDM_SEC][TDM_0].sample_rate;
  3895. break;
  3896. case MSM_BACKEND_DAI_SEC_TDM_TX_0:
  3897. channels->min = channels->max =
  3898. tdm_tx_cfg[TDM_SEC][TDM_0].channels;
  3899. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3900. tdm_tx_cfg[TDM_SEC][TDM_0].bit_format);
  3901. rate->min = rate->max = tdm_tx_cfg[TDM_SEC][TDM_0].sample_rate;
  3902. break;
  3903. case MSM_BACKEND_DAI_TERT_TDM_RX_0:
  3904. channels->min = channels->max =
  3905. tdm_rx_cfg[TDM_TERT][TDM_0].channels;
  3906. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3907. tdm_rx_cfg[TDM_TERT][TDM_0].bit_format);
  3908. rate->min = rate->max = tdm_rx_cfg[TDM_TERT][TDM_0].sample_rate;
  3909. break;
  3910. case MSM_BACKEND_DAI_TERT_TDM_TX_0:
  3911. channels->min = channels->max =
  3912. tdm_tx_cfg[TDM_TERT][TDM_0].channels;
  3913. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3914. tdm_tx_cfg[TDM_TERT][TDM_0].bit_format);
  3915. rate->min = rate->max = tdm_tx_cfg[TDM_TERT][TDM_0].sample_rate;
  3916. break;
  3917. case MSM_BACKEND_DAI_QUAT_TDM_RX_0:
  3918. channels->min = channels->max =
  3919. tdm_rx_cfg[TDM_QUAT][TDM_0].channels;
  3920. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3921. tdm_rx_cfg[TDM_QUAT][TDM_0].bit_format);
  3922. rate->min = rate->max = tdm_rx_cfg[TDM_QUAT][TDM_0].sample_rate;
  3923. break;
  3924. case MSM_BACKEND_DAI_QUAT_TDM_TX_0:
  3925. channels->min = channels->max =
  3926. tdm_tx_cfg[TDM_QUAT][TDM_0].channels;
  3927. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3928. tdm_tx_cfg[TDM_QUAT][TDM_0].bit_format);
  3929. rate->min = rate->max = tdm_tx_cfg[TDM_QUAT][TDM_0].sample_rate;
  3930. break;
  3931. case MSM_BACKEND_DAI_QUIN_TDM_RX_0:
  3932. channels->min = channels->max =
  3933. tdm_rx_cfg[TDM_QUIN][TDM_0].channels;
  3934. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3935. tdm_rx_cfg[TDM_QUIN][TDM_0].bit_format);
  3936. rate->min = rate->max = tdm_rx_cfg[TDM_QUIN][TDM_0].sample_rate;
  3937. break;
  3938. case MSM_BACKEND_DAI_QUIN_TDM_TX_0:
  3939. channels->min = channels->max =
  3940. tdm_tx_cfg[TDM_QUIN][TDM_0].channels;
  3941. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3942. tdm_tx_cfg[TDM_QUIN][TDM_0].bit_format);
  3943. rate->min = rate->max = tdm_tx_cfg[TDM_QUIN][TDM_0].sample_rate;
  3944. break;
  3945. case MSM_BACKEND_DAI_AUXPCM_RX:
  3946. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3947. aux_pcm_rx_cfg[PRIM_AUX_PCM].bit_format);
  3948. rate->min = rate->max =
  3949. aux_pcm_rx_cfg[PRIM_AUX_PCM].sample_rate;
  3950. channels->min = channels->max =
  3951. aux_pcm_rx_cfg[PRIM_AUX_PCM].channels;
  3952. break;
  3953. case MSM_BACKEND_DAI_AUXPCM_TX:
  3954. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3955. aux_pcm_tx_cfg[PRIM_AUX_PCM].bit_format);
  3956. rate->min = rate->max =
  3957. aux_pcm_tx_cfg[PRIM_AUX_PCM].sample_rate;
  3958. channels->min = channels->max =
  3959. aux_pcm_tx_cfg[PRIM_AUX_PCM].channels;
  3960. break;
  3961. case MSM_BACKEND_DAI_SEC_AUXPCM_RX:
  3962. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3963. aux_pcm_rx_cfg[SEC_AUX_PCM].bit_format);
  3964. rate->min = rate->max =
  3965. aux_pcm_rx_cfg[SEC_AUX_PCM].sample_rate;
  3966. channels->min = channels->max =
  3967. aux_pcm_rx_cfg[SEC_AUX_PCM].channels;
  3968. break;
  3969. case MSM_BACKEND_DAI_SEC_AUXPCM_TX:
  3970. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3971. aux_pcm_tx_cfg[SEC_AUX_PCM].bit_format);
  3972. rate->min = rate->max =
  3973. aux_pcm_tx_cfg[SEC_AUX_PCM].sample_rate;
  3974. channels->min = channels->max =
  3975. aux_pcm_tx_cfg[SEC_AUX_PCM].channels;
  3976. break;
  3977. case MSM_BACKEND_DAI_TERT_AUXPCM_RX:
  3978. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3979. aux_pcm_rx_cfg[TERT_AUX_PCM].bit_format);
  3980. rate->min = rate->max =
  3981. aux_pcm_rx_cfg[TERT_AUX_PCM].sample_rate;
  3982. channels->min = channels->max =
  3983. aux_pcm_rx_cfg[TERT_AUX_PCM].channels;
  3984. break;
  3985. case MSM_BACKEND_DAI_TERT_AUXPCM_TX:
  3986. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3987. aux_pcm_tx_cfg[TERT_AUX_PCM].bit_format);
  3988. rate->min = rate->max =
  3989. aux_pcm_tx_cfg[TERT_AUX_PCM].sample_rate;
  3990. channels->min = channels->max =
  3991. aux_pcm_tx_cfg[TERT_AUX_PCM].channels;
  3992. break;
  3993. case MSM_BACKEND_DAI_QUAT_AUXPCM_RX:
  3994. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3995. aux_pcm_rx_cfg[QUAT_AUX_PCM].bit_format);
  3996. rate->min = rate->max =
  3997. aux_pcm_rx_cfg[QUAT_AUX_PCM].sample_rate;
  3998. channels->min = channels->max =
  3999. aux_pcm_rx_cfg[QUAT_AUX_PCM].channels;
  4000. break;
  4001. case MSM_BACKEND_DAI_QUAT_AUXPCM_TX:
  4002. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4003. aux_pcm_tx_cfg[QUAT_AUX_PCM].bit_format);
  4004. rate->min = rate->max =
  4005. aux_pcm_tx_cfg[QUAT_AUX_PCM].sample_rate;
  4006. channels->min = channels->max =
  4007. aux_pcm_tx_cfg[QUAT_AUX_PCM].channels;
  4008. break;
  4009. case MSM_BACKEND_DAI_QUIN_AUXPCM_RX:
  4010. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4011. aux_pcm_rx_cfg[QUIN_AUX_PCM].bit_format);
  4012. rate->min = rate->max =
  4013. aux_pcm_rx_cfg[QUIN_AUX_PCM].sample_rate;
  4014. channels->min = channels->max =
  4015. aux_pcm_rx_cfg[QUIN_AUX_PCM].channels;
  4016. break;
  4017. case MSM_BACKEND_DAI_QUIN_AUXPCM_TX:
  4018. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4019. aux_pcm_tx_cfg[QUIN_AUX_PCM].bit_format);
  4020. rate->min = rate->max =
  4021. aux_pcm_tx_cfg[QUIN_AUX_PCM].sample_rate;
  4022. channels->min = channels->max =
  4023. aux_pcm_tx_cfg[QUIN_AUX_PCM].channels;
  4024. break;
  4025. case MSM_BACKEND_DAI_PRI_MI2S_RX:
  4026. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4027. mi2s_rx_cfg[PRIM_MI2S].bit_format);
  4028. rate->min = rate->max = mi2s_rx_cfg[PRIM_MI2S].sample_rate;
  4029. channels->min = channels->max =
  4030. mi2s_rx_cfg[PRIM_MI2S].channels;
  4031. break;
  4032. case MSM_BACKEND_DAI_PRI_MI2S_TX:
  4033. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4034. mi2s_tx_cfg[PRIM_MI2S].bit_format);
  4035. rate->min = rate->max = mi2s_tx_cfg[PRIM_MI2S].sample_rate;
  4036. channels->min = channels->max =
  4037. mi2s_tx_cfg[PRIM_MI2S].channels;
  4038. break;
  4039. case MSM_BACKEND_DAI_SECONDARY_MI2S_RX:
  4040. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4041. mi2s_rx_cfg[SEC_MI2S].bit_format);
  4042. rate->min = rate->max = mi2s_rx_cfg[SEC_MI2S].sample_rate;
  4043. channels->min = channels->max =
  4044. mi2s_rx_cfg[SEC_MI2S].channels;
  4045. break;
  4046. case MSM_BACKEND_DAI_SECONDARY_MI2S_TX:
  4047. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4048. mi2s_tx_cfg[SEC_MI2S].bit_format);
  4049. rate->min = rate->max = mi2s_tx_cfg[SEC_MI2S].sample_rate;
  4050. channels->min = channels->max =
  4051. mi2s_tx_cfg[SEC_MI2S].channels;
  4052. break;
  4053. case MSM_BACKEND_DAI_TERTIARY_MI2S_RX:
  4054. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4055. mi2s_rx_cfg[TERT_MI2S].bit_format);
  4056. rate->min = rate->max = mi2s_rx_cfg[TERT_MI2S].sample_rate;
  4057. channels->min = channels->max =
  4058. mi2s_rx_cfg[TERT_MI2S].channels;
  4059. break;
  4060. case MSM_BACKEND_DAI_TERTIARY_MI2S_TX:
  4061. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4062. mi2s_tx_cfg[TERT_MI2S].bit_format);
  4063. rate->min = rate->max = mi2s_tx_cfg[TERT_MI2S].sample_rate;
  4064. channels->min = channels->max =
  4065. mi2s_tx_cfg[TERT_MI2S].channels;
  4066. break;
  4067. case MSM_BACKEND_DAI_QUATERNARY_MI2S_RX:
  4068. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4069. mi2s_rx_cfg[QUAT_MI2S].bit_format);
  4070. rate->min = rate->max = mi2s_rx_cfg[QUAT_MI2S].sample_rate;
  4071. channels->min = channels->max =
  4072. mi2s_rx_cfg[QUAT_MI2S].channels;
  4073. break;
  4074. case MSM_BACKEND_DAI_QUATERNARY_MI2S_TX:
  4075. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4076. mi2s_tx_cfg[QUAT_MI2S].bit_format);
  4077. rate->min = rate->max = mi2s_tx_cfg[QUAT_MI2S].sample_rate;
  4078. channels->min = channels->max =
  4079. mi2s_tx_cfg[QUAT_MI2S].channels;
  4080. break;
  4081. case MSM_BACKEND_DAI_QUINARY_MI2S_RX:
  4082. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4083. mi2s_rx_cfg[QUIN_MI2S].bit_format);
  4084. rate->min = rate->max = mi2s_rx_cfg[QUIN_MI2S].sample_rate;
  4085. channels->min = channels->max =
  4086. mi2s_rx_cfg[QUIN_MI2S].channels;
  4087. break;
  4088. case MSM_BACKEND_DAI_QUINARY_MI2S_TX:
  4089. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4090. mi2s_tx_cfg[QUIN_MI2S].bit_format);
  4091. rate->min = rate->max = mi2s_tx_cfg[QUIN_MI2S].sample_rate;
  4092. channels->min = channels->max =
  4093. mi2s_tx_cfg[QUIN_MI2S].channels;
  4094. break;
  4095. case MSM_BACKEND_DAI_WSA_CDC_DMA_RX_0:
  4096. case MSM_BACKEND_DAI_WSA_CDC_DMA_RX_1:
  4097. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_0:
  4098. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_1:
  4099. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_2:
  4100. idx = msm_cdc_dma_get_idx_from_beid(dai_link->id);
  4101. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4102. cdc_dma_rx_cfg[idx].bit_format);
  4103. rate->min = rate->max = cdc_dma_rx_cfg[idx].sample_rate;
  4104. channels->min = channels->max = cdc_dma_rx_cfg[idx].channels;
  4105. break;
  4106. case MSM_BACKEND_DAI_WSA_CDC_DMA_TX_1:
  4107. case MSM_BACKEND_DAI_WSA_CDC_DMA_TX_2:
  4108. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_0:
  4109. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_3:
  4110. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_4:
  4111. idx = msm_cdc_dma_get_idx_from_beid(dai_link->id);
  4112. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4113. cdc_dma_tx_cfg[idx].bit_format);
  4114. rate->min = rate->max = cdc_dma_tx_cfg[idx].sample_rate;
  4115. channels->min = channels->max = cdc_dma_tx_cfg[idx].channels;
  4116. break;
  4117. case MSM_BACKEND_DAI_WSA_CDC_DMA_TX_0:
  4118. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  4119. SNDRV_PCM_FORMAT_S32_LE);
  4120. rate->min = rate->max = SAMPLING_RATE_8KHZ;
  4121. channels->min = channels->max = msm_vi_feed_tx_ch;
  4122. break;
  4123. default:
  4124. rate->min = rate->max = SAMPLING_RATE_48KHZ;
  4125. break;
  4126. }
  4127. done:
  4128. return rc;
  4129. }
  4130. static bool msm_usbc_swap_gnd_mic(struct snd_soc_component *component,
  4131. bool active)
  4132. {
  4133. struct snd_soc_card *card = component->card;
  4134. struct msm_asoc_mach_data *pdata =
  4135. snd_soc_card_get_drvdata(card);
  4136. if (!pdata->fsa_handle)
  4137. return false;
  4138. return fsa4480_switch_event(pdata->fsa_handle, FSA_MIC_GND_SWAP);
  4139. }
  4140. static bool msm_swap_gnd_mic(struct snd_soc_component *component, bool active)
  4141. {
  4142. int value = 0;
  4143. bool ret = false;
  4144. struct snd_soc_card *card;
  4145. struct msm_asoc_mach_data *pdata;
  4146. if (!component) {
  4147. pr_err("%s component is NULL\n", __func__);
  4148. return false;
  4149. }
  4150. card = component->card;
  4151. pdata = snd_soc_card_get_drvdata(card);
  4152. if (!pdata)
  4153. return false;
  4154. if (wcd_mbhc_cfg.enable_usbc_analog)
  4155. return msm_usbc_swap_gnd_mic(component, active);
  4156. /* if usbc is not defined, swap using us_euro_gpio_p */
  4157. if (pdata->us_euro_gpio_p) {
  4158. value = msm_cdc_pinctrl_get_state(
  4159. pdata->us_euro_gpio_p);
  4160. if (value)
  4161. msm_cdc_pinctrl_select_sleep_state(
  4162. pdata->us_euro_gpio_p);
  4163. else
  4164. msm_cdc_pinctrl_select_active_state(
  4165. pdata->us_euro_gpio_p);
  4166. dev_dbg(component->dev, "%s: swap select switch %d to %d\n",
  4167. __func__, value, !value);
  4168. ret = true;
  4169. }
  4170. return ret;
  4171. }
  4172. static int msm_afe_set_config(struct snd_soc_component *component)
  4173. {
  4174. int ret = 0;
  4175. void *config_data = NULL;
  4176. if (!msm_codec_fn.get_afe_config_fn) {
  4177. dev_err(component->dev, "%s: codec get afe config not init'ed\n",
  4178. __func__);
  4179. return -EINVAL;
  4180. }
  4181. config_data = msm_codec_fn.get_afe_config_fn(component,
  4182. AFE_CDC_REGISTERS_CONFIG);
  4183. if (config_data) {
  4184. ret = afe_set_config(AFE_CDC_REGISTERS_CONFIG, config_data, 0);
  4185. if (ret) {
  4186. dev_err(component->dev,
  4187. "%s: Failed to set codec registers config %d\n",
  4188. __func__, ret);
  4189. return ret;
  4190. }
  4191. }
  4192. config_data = msm_codec_fn.get_afe_config_fn(component,
  4193. AFE_CDC_REGISTER_PAGE_CONFIG);
  4194. if (config_data) {
  4195. ret = afe_set_config(AFE_CDC_REGISTER_PAGE_CONFIG, config_data,
  4196. 0);
  4197. if (ret)
  4198. dev_err(component->dev,
  4199. "%s: Failed to set cdc register page config\n",
  4200. __func__);
  4201. }
  4202. config_data = msm_codec_fn.get_afe_config_fn(component,
  4203. AFE_SLIMBUS_SLAVE_CONFIG);
  4204. if (config_data) {
  4205. ret = afe_set_config(AFE_SLIMBUS_SLAVE_CONFIG, config_data, 0);
  4206. if (ret) {
  4207. dev_err(component->dev,
  4208. "%s: Failed to set slimbus slave config %d\n",
  4209. __func__, ret);
  4210. return ret;
  4211. }
  4212. }
  4213. return 0;
  4214. }
  4215. static void msm_afe_clear_config(void)
  4216. {
  4217. afe_clear_config(AFE_CDC_REGISTERS_CONFIG);
  4218. afe_clear_config(AFE_SLIMBUS_SLAVE_CONFIG);
  4219. }
  4220. static int msm_config_hph_en0_gpio(struct snd_soc_component *component, bool high)
  4221. {
  4222. struct snd_soc_card *card = component->card;
  4223. struct msm_asoc_mach_data *pdata;
  4224. int val;
  4225. if (!card)
  4226. return 0;
  4227. pdata = snd_soc_card_get_drvdata(card);
  4228. if (!pdata || !gpio_is_valid(pdata->hph_en0_gpio))
  4229. return 0;
  4230. val = gpio_get_value_cansleep(pdata->hph_en0_gpio);
  4231. if ((!!val) == high)
  4232. return 0;
  4233. gpio_direction_output(pdata->hph_en0_gpio, (int)high);
  4234. return 1;
  4235. }
  4236. static int msm_audrx_tavil_init(struct snd_soc_pcm_runtime *rtd)
  4237. {
  4238. int ret = 0;
  4239. void *config_data;
  4240. struct snd_soc_component *component = NULL;
  4241. struct snd_soc_dapm_context *dapm;
  4242. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  4243. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  4244. struct snd_soc_component *aux_comp;
  4245. struct snd_card *card = rtd->card->snd_card;
  4246. struct snd_info_entry *entry;
  4247. struct msm_asoc_mach_data *pdata =
  4248. snd_soc_card_get_drvdata(rtd->card);
  4249. /*
  4250. * Codec SLIMBUS configuration
  4251. * RX1, RX2, RX3, RX4, RX5, RX6, RX7, RX8
  4252. * TX1, TX2, TX3, TX4, TX5, TX6, TX7, TX8, TX9, TX10, TX11, TX12, TX13
  4253. * TX14, TX15, TX16
  4254. */
  4255. unsigned int rx_ch[WCD934X_RX_MAX] = {144, 145, 146, 147, 148, 149,
  4256. 150, 151};
  4257. unsigned int tx_ch[WCD934X_TX_MAX] = {128, 129, 130, 131, 132, 133,
  4258. 134, 135, 136, 137, 138, 139,
  4259. 140, 141, 142, 143};
  4260. pr_info("%s: dev_name:%s\n", __func__, dev_name(cpu_dai->dev));
  4261. rtd->pmdown_time = 0;
  4262. component = snd_soc_rtdcom_lookup(rtd, "tavil_codec");
  4263. if (!component) {
  4264. pr_err("%s: component is NULL\n", __func__);
  4265. return -EINVAL;
  4266. }
  4267. dapm = snd_soc_component_get_dapm(component);
  4268. ret = snd_soc_add_component_controls(component, msm_ext_snd_controls,
  4269. ARRAY_SIZE(msm_ext_snd_controls));
  4270. if (ret < 0) {
  4271. pr_err("%s: add_codec_controls failed, err %d\n",
  4272. __func__, ret);
  4273. return ret;
  4274. }
  4275. ret = snd_soc_add_component_controls(component, msm_common_snd_controls,
  4276. ARRAY_SIZE(msm_common_snd_controls));
  4277. if (ret < 0) {
  4278. pr_err("%s: add_codec_controls failed, err %d\n",
  4279. __func__, ret);
  4280. return ret;
  4281. }
  4282. snd_soc_dapm_new_controls(dapm, msm_ext_dapm_widgets,
  4283. ARRAY_SIZE(msm_ext_dapm_widgets));
  4284. snd_soc_dapm_add_routes(dapm, wcd_audio_paths,
  4285. ARRAY_SIZE(wcd_audio_paths));
  4286. snd_soc_dapm_ignore_suspend(dapm, "Handset Mic");
  4287. snd_soc_dapm_ignore_suspend(dapm, "Headset Mic");
  4288. snd_soc_dapm_ignore_suspend(dapm, "ANCRight Headset Mic");
  4289. snd_soc_dapm_ignore_suspend(dapm, "ANCLeft Headset Mic");
  4290. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic0");
  4291. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic1");
  4292. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic2");
  4293. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic3");
  4294. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic4");
  4295. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic5");
  4296. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic5");
  4297. snd_soc_dapm_ignore_suspend(dapm, "MADINPUT");
  4298. snd_soc_dapm_ignore_suspend(dapm, "MAD_CPE_INPUT");
  4299. snd_soc_dapm_ignore_suspend(dapm, "MAD_CPE_OUT1");
  4300. snd_soc_dapm_ignore_suspend(dapm, "MAD_CPE_OUT2");
  4301. snd_soc_dapm_ignore_suspend(dapm, "EAR");
  4302. snd_soc_dapm_ignore_suspend(dapm, "LINEOUT1");
  4303. snd_soc_dapm_ignore_suspend(dapm, "LINEOUT2");
  4304. snd_soc_dapm_ignore_suspend(dapm, "ANC EAR");
  4305. snd_soc_dapm_ignore_suspend(dapm, "SPK1 OUT");
  4306. snd_soc_dapm_ignore_suspend(dapm, "SPK2 OUT");
  4307. snd_soc_dapm_ignore_suspend(dapm, "HPHL");
  4308. snd_soc_dapm_ignore_suspend(dapm, "HPHR");
  4309. snd_soc_dapm_ignore_suspend(dapm, "AIF4 VI");
  4310. snd_soc_dapm_ignore_suspend(dapm, "VIINPUT");
  4311. snd_soc_dapm_ignore_suspend(dapm, "ANC HPHL");
  4312. snd_soc_dapm_ignore_suspend(dapm, "ANC HPHR");
  4313. snd_soc_dapm_sync(dapm);
  4314. snd_soc_dai_set_channel_map(codec_dai, ARRAY_SIZE(tx_ch),
  4315. tx_ch, ARRAY_SIZE(rx_ch), rx_ch);
  4316. msm_codec_fn.get_afe_config_fn = tavil_get_afe_config;
  4317. ret = msm_afe_set_config(component);
  4318. if (ret) {
  4319. pr_err("%s: Failed to set AFE config %d\n", __func__, ret);
  4320. goto err;
  4321. }
  4322. pdata->is_afe_config_done = true;
  4323. config_data = msm_codec_fn.get_afe_config_fn(component,
  4324. AFE_AANC_VERSION);
  4325. if (config_data) {
  4326. ret = afe_set_config(AFE_AANC_VERSION, config_data, 0);
  4327. if (ret) {
  4328. pr_err("%s: Failed to set aanc version %d\n",
  4329. __func__, ret);
  4330. goto err;
  4331. }
  4332. }
  4333. /*
  4334. * Send speaker configuration only for WSA8810.
  4335. * Default configuration is for WSA8815.
  4336. */
  4337. pr_debug("%s: Number of aux devices: %d\n",
  4338. __func__, rtd->card->num_aux_devs);
  4339. if (rtd->card->num_aux_devs &&
  4340. !list_empty(&rtd->card->aux_comp_list)) {
  4341. aux_comp = list_first_entry(&rtd->card->aux_comp_list,
  4342. struct snd_soc_component, card_aux_list);
  4343. if (!strcmp(aux_comp->name, WSA8810_NAME_1) ||
  4344. !strcmp(aux_comp->name, WSA8810_NAME_2)) {
  4345. tavil_set_spkr_mode(component, WCD934X_SPKR_MODE_1);
  4346. tavil_set_spkr_gain_offset(component,
  4347. WCD934X_RX_GAIN_OFFSET_M1P5_DB);
  4348. }
  4349. }
  4350. card = rtd->card->snd_card;
  4351. entry = snd_info_create_subdir(card->module, "codecs",
  4352. card->proc_root);
  4353. if (!entry) {
  4354. pr_debug("%s: Cannot create codecs module entry\n",
  4355. __func__);
  4356. ret = 0;
  4357. goto err;
  4358. }
  4359. pdata->codec_root = entry;
  4360. tavil_codec_info_create_codec_entry(pdata->codec_root, component);
  4361. codec_reg_done = true;
  4362. return 0;
  4363. err:
  4364. return ret;
  4365. }
  4366. static int msm_audrx_tasha_init(struct snd_soc_pcm_runtime *rtd)
  4367. {
  4368. int ret = 0;
  4369. void *config_data;
  4370. struct snd_soc_component *component = NULL;
  4371. struct snd_soc_dapm_context *dapm;
  4372. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  4373. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  4374. struct snd_soc_component *aux_comp;
  4375. struct snd_card *card;
  4376. struct snd_info_entry *entry;
  4377. struct msm_asoc_mach_data *pdata =
  4378. snd_soc_card_get_drvdata(rtd->card);
  4379. /* Codec SLIMBUS configuration
  4380. * RX1, RX2, RX3, RX4, RX5, RX6, RX7, RX8, RX9, RX10, RX11, RX12, RX13
  4381. * TX1, TX2, TX3, TX4, TX5, TX6, TX7, TX8, TX9, TX10, TX11, TX12, TX13
  4382. * TX14, TX15, TX16
  4383. */
  4384. unsigned int rx_ch[TASHA_RX_MAX] = {144, 145, 146, 147, 148, 149, 150,
  4385. 151, 152, 153, 154, 155, 156};
  4386. unsigned int tx_ch[TASHA_TX_MAX] = {128, 129, 130, 131, 132, 133,
  4387. 134, 135, 136, 137, 138, 139,
  4388. 140, 141, 142, 143};
  4389. pr_info("%s: dev_name:%s\n", __func__, dev_name(cpu_dai->dev));
  4390. rtd->pmdown_time = 0;
  4391. component = snd_soc_rtdcom_lookup(rtd, "tasha_codec");
  4392. if (!component) {
  4393. pr_err("%s: component is NULL\n", __func__);
  4394. return -EINVAL;
  4395. }
  4396. dapm = snd_soc_component_get_dapm(component);
  4397. ret = snd_soc_add_component_controls(component, msm_ext_snd_controls,
  4398. ARRAY_SIZE(msm_ext_snd_controls));
  4399. if (ret < 0) {
  4400. pr_err("%s: add_component_controls failed, err %d\n",
  4401. __func__, ret);
  4402. return ret;
  4403. }
  4404. ret = snd_soc_add_component_controls(component, msm_common_snd_controls,
  4405. ARRAY_SIZE(msm_common_snd_controls));
  4406. if (ret < 0) {
  4407. pr_err("%s: add_component_controls failed, err %d\n",
  4408. __func__, ret);
  4409. return ret;
  4410. }
  4411. snd_soc_dapm_new_controls(dapm, msm_ext_dapm_widgets,
  4412. ARRAY_SIZE(msm_ext_dapm_widgets));
  4413. snd_soc_dapm_add_routes(dapm, wcd_audio_paths,
  4414. ARRAY_SIZE(wcd_audio_paths));
  4415. snd_soc_dapm_enable_pin(dapm, "Lineout_1 amp");
  4416. snd_soc_dapm_enable_pin(dapm, "Lineout_2 amp");
  4417. snd_soc_dapm_enable_pin(dapm, "Lineout_3 amp");
  4418. snd_soc_dapm_enable_pin(dapm, "Lineout_4 amp");
  4419. snd_soc_dapm_ignore_suspend(dapm, "MADINPUT");
  4420. snd_soc_dapm_ignore_suspend(dapm, "MAD_CPE_INPUT");
  4421. snd_soc_dapm_ignore_suspend(dapm, "Handset Mic");
  4422. snd_soc_dapm_ignore_suspend(dapm, "Headset Mic");
  4423. snd_soc_dapm_ignore_suspend(dapm, "Secondary Mic");
  4424. snd_soc_dapm_ignore_suspend(dapm, "Lineout_1 amp");
  4425. snd_soc_dapm_ignore_suspend(dapm, "Lineout_2 amp");
  4426. snd_soc_dapm_ignore_suspend(dapm, "Lineout_3 amp");
  4427. snd_soc_dapm_ignore_suspend(dapm, "Lineout_4 amp");
  4428. snd_soc_dapm_ignore_suspend(dapm, "ANCRight Headset Mic");
  4429. snd_soc_dapm_ignore_suspend(dapm, "ANCLeft Headset Mic");
  4430. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic0");
  4431. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic1");
  4432. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic2");
  4433. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic3");
  4434. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic4");
  4435. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic5");
  4436. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic4");
  4437. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic6");
  4438. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic7");
  4439. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic8");
  4440. snd_soc_dapm_ignore_suspend(dapm, "EAR");
  4441. snd_soc_dapm_ignore_suspend(dapm, "LINEOUT1");
  4442. snd_soc_dapm_ignore_suspend(dapm, "LINEOUT2");
  4443. snd_soc_dapm_ignore_suspend(dapm, "AMIC1");
  4444. snd_soc_dapm_ignore_suspend(dapm, "AMIC2");
  4445. snd_soc_dapm_ignore_suspend(dapm, "AMIC3");
  4446. snd_soc_dapm_ignore_suspend(dapm, "AMIC4");
  4447. snd_soc_dapm_ignore_suspend(dapm, "AMIC5");
  4448. snd_soc_dapm_ignore_suspend(dapm, "DMIC0");
  4449. snd_soc_dapm_ignore_suspend(dapm, "DMIC1");
  4450. snd_soc_dapm_ignore_suspend(dapm, "DMIC2");
  4451. snd_soc_dapm_ignore_suspend(dapm, "DMIC3");
  4452. snd_soc_dapm_ignore_suspend(dapm, "DMIC4");
  4453. snd_soc_dapm_ignore_suspend(dapm, "DMIC5");
  4454. snd_soc_dapm_ignore_suspend(dapm, "ANC EAR");
  4455. snd_soc_dapm_ignore_suspend(dapm, "SPK1 OUT");
  4456. snd_soc_dapm_ignore_suspend(dapm, "SPK2 OUT");
  4457. snd_soc_dapm_ignore_suspend(dapm, "HPHL");
  4458. snd_soc_dapm_ignore_suspend(dapm, "HPHR");
  4459. snd_soc_dapm_ignore_suspend(dapm, "AIF4 VI");
  4460. snd_soc_dapm_ignore_suspend(dapm, "VIINPUT");
  4461. snd_soc_dapm_ignore_suspend(dapm, "LINEOUT3");
  4462. snd_soc_dapm_ignore_suspend(dapm, "LINEOUT4");
  4463. snd_soc_dapm_ignore_suspend(dapm, "ANC HPHL");
  4464. snd_soc_dapm_ignore_suspend(dapm, "ANC HPHR");
  4465. snd_soc_dapm_ignore_suspend(dapm, "ANC LINEOUT1");
  4466. snd_soc_dapm_ignore_suspend(dapm, "ANC LINEOUT2");
  4467. snd_soc_dapm_sync(dapm);
  4468. snd_soc_dai_set_channel_map(codec_dai, ARRAY_SIZE(tx_ch),
  4469. tx_ch, ARRAY_SIZE(rx_ch), rx_ch);
  4470. msm_codec_fn.get_afe_config_fn = tasha_get_afe_config;
  4471. ret = msm_afe_set_config(component);
  4472. if (ret) {
  4473. pr_err("%s: Failed to set AFE config %d\n", __func__, ret);
  4474. goto err;
  4475. }
  4476. pdata->is_afe_config_done = true;
  4477. config_data = msm_codec_fn.get_afe_config_fn(component,
  4478. AFE_AANC_VERSION);
  4479. if (config_data) {
  4480. ret = afe_set_config(AFE_AANC_VERSION, config_data, 0);
  4481. if (ret) {
  4482. pr_err("%s: Failed to set aanc version %d\n",
  4483. __func__, ret);
  4484. goto err;
  4485. }
  4486. }
  4487. /*
  4488. * Send speaker configuration only for WSA8810.
  4489. * Default configuration is for WSA8815.
  4490. */
  4491. pr_debug("%s: Number of aux devices: %d\n",
  4492. __func__, rtd->card->num_aux_devs);
  4493. if (rtd->card->num_aux_devs &&
  4494. !list_empty(&rtd->card->aux_comp_list)) {
  4495. aux_comp = list_first_entry(&rtd->card->aux_comp_list,
  4496. struct snd_soc_component, card_aux_list);
  4497. if (!strcmp(aux_comp->name, WSA8810_NAME_1) ||
  4498. !strcmp(aux_comp->name, WSA8810_NAME_2)) {
  4499. tasha_set_spkr_mode(component, SPKR_MODE_1);
  4500. tasha_set_spkr_gain_offset(component,
  4501. RX_GAIN_OFFSET_M1P5_DB);
  4502. }
  4503. }
  4504. card = rtd->card->snd_card;
  4505. entry = snd_info_create_subdir(card->module, "codecs",
  4506. card->proc_root);
  4507. if (!entry) {
  4508. pr_debug("%s: Cannot create codecs module entry\n",
  4509. __func__);
  4510. ret = 0;
  4511. goto err;
  4512. }
  4513. pdata->codec_root = entry;
  4514. tasha_codec_info_create_codec_entry(pdata->codec_root, component);
  4515. tasha_mbhc_zdet_gpio_ctrl(msm_config_hph_en0_gpio, component);
  4516. codec_reg_done = true;
  4517. return 0;
  4518. err:
  4519. return ret;
  4520. }
  4521. static int msm_int_audrx_init(struct snd_soc_pcm_runtime *rtd)
  4522. {
  4523. int ret = 0;
  4524. struct snd_soc_component *component;
  4525. struct snd_soc_dapm_context *dapm;
  4526. struct snd_card *card;
  4527. struct snd_info_entry *entry;
  4528. struct snd_soc_component *aux_comp;
  4529. struct msm_asoc_mach_data *pdata =
  4530. snd_soc_card_get_drvdata(rtd->card);
  4531. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  4532. component = snd_soc_rtdcom_lookup(rtd, "bolero_codec");
  4533. if (!component) {
  4534. pr_err("%s: component is NULL\n", __func__);
  4535. return -EINVAL;
  4536. }
  4537. dapm = snd_soc_component_get_dapm(component);
  4538. ret = snd_soc_add_component_controls(component, msm_int_snd_controls,
  4539. ARRAY_SIZE(msm_int_snd_controls));
  4540. if (ret < 0) {
  4541. pr_err("%s: add_component_controls failed: %d\n",
  4542. __func__, ret);
  4543. return ret;
  4544. }
  4545. ret = snd_soc_add_component_controls(component, msm_common_snd_controls,
  4546. ARRAY_SIZE(msm_common_snd_controls));
  4547. if (ret < 0) {
  4548. pr_err("%s: add common snd controls failed: %d\n",
  4549. __func__, ret);
  4550. return ret;
  4551. }
  4552. snd_soc_dapm_new_controls(dapm, msm_int_dapm_widgets,
  4553. ARRAY_SIZE(msm_int_dapm_widgets));
  4554. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic0");
  4555. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic1");
  4556. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic2");
  4557. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic3");
  4558. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic1");
  4559. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic2");
  4560. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic3");
  4561. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic4");
  4562. snd_soc_dapm_ignore_suspend(dapm, "WSA_SPK1 OUT");
  4563. snd_soc_dapm_ignore_suspend(dapm, "WSA_SPK2 OUT");
  4564. snd_soc_dapm_ignore_suspend(dapm, "WSA AIF VI");
  4565. snd_soc_dapm_ignore_suspend(dapm, "VIINPUT_WSA");
  4566. snd_soc_dapm_sync(dapm);
  4567. /*
  4568. * Send speaker configuration only for WSA8810.
  4569. * Default configuration is for WSA8815.
  4570. */
  4571. dev_dbg(component->dev, "%s: Number of aux devices: %d\n",
  4572. __func__, rtd->card->num_aux_devs);
  4573. if (rtd->card->num_aux_devs &&
  4574. !list_empty(&rtd->card->aux_comp_list)) {
  4575. aux_comp = list_first_entry(&rtd->card->aux_comp_list,
  4576. struct snd_soc_component, card_aux_list);
  4577. if (!strcmp(aux_comp->name, WSA8810_NAME_1) ||
  4578. !strcmp(aux_comp->name, WSA8810_NAME_2)) {
  4579. wsa_macro_set_spkr_mode(component,
  4580. WSA_MACRO_SPKR_MODE_1);
  4581. wsa_macro_set_spkr_gain_offset(component,
  4582. WSA_MACRO_GAIN_OFFSET_M1P5_DB);
  4583. }
  4584. }
  4585. card = rtd->card->snd_card;
  4586. if (!pdata->codec_root) {
  4587. entry = snd_info_create_subdir(card->module, "codecs",
  4588. card->proc_root);
  4589. if (!entry) {
  4590. pr_debug("%s: Cannot create codecs module entry\n",
  4591. __func__);
  4592. ret = 0;
  4593. goto err;
  4594. }
  4595. pdata->codec_root = entry;
  4596. }
  4597. bolero_info_create_codec_entry(pdata->codec_root, codec);
  4598. /*
  4599. * SM6150 MSM 1.0 doesn't have hardware wake up interrupt line
  4600. * from AOSS to APSS. So, it uses SW workaround and listens to
  4601. * interrupt from AFE over IPC.
  4602. * Check for MSM version and MSM ID and register wake irq
  4603. * accordingly to provide compatibility to all chipsets.
  4604. */
  4605. if (socinfo_get_id() == SM6150_SOC_MSM_ID &&
  4606. socinfo_get_version() == SM6150_SOC_VERSION_1_0)
  4607. bolero_register_wake_irq(component, true);
  4608. else
  4609. bolero_register_wake_irq(component, false);
  4610. codec_reg_done = true;
  4611. return 0;
  4612. err:
  4613. return ret;
  4614. }
  4615. static int msm_wcn_init(struct snd_soc_pcm_runtime *rtd)
  4616. {
  4617. unsigned int rx_ch[WCN_CDC_SLIM_RX_CH_MAX] = {157, 158};
  4618. unsigned int tx_ch[WCN_CDC_SLIM_TX_CH_MAX] = {159, 160, 161};
  4619. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  4620. return snd_soc_dai_set_channel_map(codec_dai, ARRAY_SIZE(tx_ch),
  4621. tx_ch, ARRAY_SIZE(rx_ch), rx_ch);
  4622. }
  4623. static void *def_wcd_mbhc_cal(void)
  4624. {
  4625. void *wcd_mbhc_cal;
  4626. struct wcd_mbhc_btn_detect_cfg *btn_cfg;
  4627. u16 *btn_high;
  4628. wcd_mbhc_cal = kzalloc(WCD_MBHC_CAL_SIZE(WCD_MBHC_DEF_BUTTONS,
  4629. WCD9XXX_MBHC_DEF_RLOADS), GFP_KERNEL);
  4630. if (!wcd_mbhc_cal)
  4631. return NULL;
  4632. #define S(X, Y) ((WCD_MBHC_CAL_PLUG_TYPE_PTR(wcd_mbhc_cal)->X) = (Y))
  4633. S(v_hs_max, 1600);
  4634. #undef S
  4635. #define S(X, Y) ((WCD_MBHC_CAL_BTN_DET_PTR(wcd_mbhc_cal)->X) = (Y))
  4636. S(num_btn, WCD_MBHC_DEF_BUTTONS);
  4637. #undef S
  4638. btn_cfg = WCD_MBHC_CAL_BTN_DET_PTR(wcd_mbhc_cal);
  4639. btn_high = ((void *)&btn_cfg->_v_btn_low) +
  4640. (sizeof(btn_cfg->_v_btn_low[0]) * btn_cfg->num_btn);
  4641. btn_high[0] = 75;
  4642. btn_high[1] = 150;
  4643. btn_high[2] = 237;
  4644. btn_high[3] = 500;
  4645. btn_high[4] = 500;
  4646. btn_high[5] = 500;
  4647. btn_high[6] = 500;
  4648. btn_high[7] = 500;
  4649. return wcd_mbhc_cal;
  4650. }
  4651. static int msm_snd_hw_params(struct snd_pcm_substream *substream,
  4652. struct snd_pcm_hw_params *params)
  4653. {
  4654. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  4655. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  4656. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  4657. struct snd_soc_dai_link *dai_link = rtd->dai_link;
  4658. int ret = 0;
  4659. u32 rx_ch[SLIM_MAX_RX_PORTS], tx_ch[SLIM_MAX_TX_PORTS];
  4660. u32 rx_ch_cnt = 0, tx_ch_cnt = 0;
  4661. u32 user_set_tx_ch = 0;
  4662. u32 rx_ch_count;
  4663. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  4664. ret = snd_soc_dai_get_channel_map(codec_dai,
  4665. &tx_ch_cnt, tx_ch, &rx_ch_cnt, rx_ch);
  4666. if (ret < 0) {
  4667. pr_err("%s: failed to get codec chan map, err:%d\n",
  4668. __func__, ret);
  4669. goto err;
  4670. }
  4671. if (dai_link->id == MSM_BACKEND_DAI_SLIMBUS_5_RX) {
  4672. pr_debug("%s: rx_5_ch=%d\n", __func__,
  4673. slim_rx_cfg[5].channels);
  4674. rx_ch_count = slim_rx_cfg[5].channels;
  4675. } else if (dai_link->id == MSM_BACKEND_DAI_SLIMBUS_2_RX) {
  4676. pr_debug("%s: rx_2_ch=%d\n", __func__,
  4677. slim_rx_cfg[2].channels);
  4678. rx_ch_count = slim_rx_cfg[2].channels;
  4679. } else if (dai_link->id == MSM_BACKEND_DAI_SLIMBUS_6_RX) {
  4680. pr_debug("%s: rx_6_ch=%d\n", __func__,
  4681. slim_rx_cfg[6].channels);
  4682. rx_ch_count = slim_rx_cfg[6].channels;
  4683. } else {
  4684. pr_debug("%s: rx_0_ch=%d\n", __func__,
  4685. slim_rx_cfg[0].channels);
  4686. rx_ch_count = slim_rx_cfg[0].channels;
  4687. }
  4688. ret = snd_soc_dai_set_channel_map(cpu_dai, 0, 0,
  4689. rx_ch_count, rx_ch);
  4690. if (ret < 0) {
  4691. pr_err("%s: failed to set cpu chan map, err:%d\n",
  4692. __func__, ret);
  4693. goto err;
  4694. }
  4695. } else {
  4696. pr_debug("%s: %s_tx_dai_id_%d_ch=%d\n", __func__,
  4697. codec_dai->name, codec_dai->id, user_set_tx_ch);
  4698. ret = snd_soc_dai_get_channel_map(codec_dai,
  4699. &tx_ch_cnt, tx_ch, &rx_ch_cnt, rx_ch);
  4700. if (ret < 0) {
  4701. pr_err("%s: failed to get tx codec chan map, err:%d\n",
  4702. __func__, ret);
  4703. goto err;
  4704. }
  4705. /* For <codec>_tx1 case */
  4706. if (dai_link->id == MSM_BACKEND_DAI_SLIMBUS_0_TX)
  4707. user_set_tx_ch = slim_tx_cfg[0].channels;
  4708. /* For <codec>_tx3 case */
  4709. else if (dai_link->id == MSM_BACKEND_DAI_SLIMBUS_1_TX)
  4710. user_set_tx_ch = slim_tx_cfg[1].channels;
  4711. else if (dai_link->id == MSM_BACKEND_DAI_SLIMBUS_4_TX)
  4712. user_set_tx_ch = msm_vi_feed_tx_ch;
  4713. else
  4714. user_set_tx_ch = tx_ch_cnt;
  4715. pr_debug("%s: msm_slim_0_tx_ch(%d) user_set_tx_ch(%d) tx_ch_cnt(%d), BE id (%d)\n",
  4716. __func__, slim_tx_cfg[0].channels, user_set_tx_ch,
  4717. tx_ch_cnt, dai_link->id);
  4718. ret = snd_soc_dai_set_channel_map(cpu_dai,
  4719. user_set_tx_ch, tx_ch, 0, 0);
  4720. if (ret < 0)
  4721. pr_err("%s: failed to set tx cpu chan map, err:%d\n",
  4722. __func__, ret);
  4723. }
  4724. err:
  4725. return ret;
  4726. }
  4727. static int msm_snd_cdc_dma_hw_params(struct snd_pcm_substream *substream,
  4728. struct snd_pcm_hw_params *params)
  4729. {
  4730. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  4731. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  4732. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  4733. struct snd_soc_dai_link *dai_link = rtd->dai_link;
  4734. int ret = 0;
  4735. u32 rx_ch_cdc_dma, tx_ch_cdc_dma;
  4736. u32 rx_ch_cnt = 0, tx_ch_cnt = 0;
  4737. u32 user_set_tx_ch = 0;
  4738. u32 user_set_rx_ch = 0;
  4739. u32 ch_id;
  4740. ret = snd_soc_dai_get_channel_map(codec_dai,
  4741. &tx_ch_cnt, &tx_ch_cdc_dma, &rx_ch_cnt,
  4742. &rx_ch_cdc_dma);
  4743. if (ret < 0) {
  4744. pr_err("%s: failed to get codec chan map, err:%d\n",
  4745. __func__, ret);
  4746. goto err;
  4747. }
  4748. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  4749. switch (dai_link->id) {
  4750. case MSM_BACKEND_DAI_WSA_CDC_DMA_RX_0:
  4751. case MSM_BACKEND_DAI_WSA_CDC_DMA_RX_1:
  4752. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_0:
  4753. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_1:
  4754. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_2:
  4755. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_3:
  4756. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_4:
  4757. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_5:
  4758. {
  4759. ch_id = msm_cdc_dma_get_idx_from_beid(dai_link->id);
  4760. pr_debug("%s: id %d rx_ch=%d\n", __func__,
  4761. ch_id, cdc_dma_rx_cfg[ch_id].channels);
  4762. user_set_rx_ch = cdc_dma_rx_cfg[ch_id].channels;
  4763. ret = snd_soc_dai_set_channel_map(cpu_dai, 0, 0,
  4764. user_set_rx_ch, &rx_ch_cdc_dma);
  4765. if (ret < 0) {
  4766. pr_err("%s: failed to set cpu chan map, err:%d\n",
  4767. __func__, ret);
  4768. goto err;
  4769. }
  4770. }
  4771. break;
  4772. }
  4773. } else {
  4774. switch (dai_link->id) {
  4775. case MSM_BACKEND_DAI_WSA_CDC_DMA_TX_0:
  4776. {
  4777. user_set_tx_ch = msm_vi_feed_tx_ch;
  4778. }
  4779. break;
  4780. case MSM_BACKEND_DAI_WSA_CDC_DMA_TX_1:
  4781. case MSM_BACKEND_DAI_WSA_CDC_DMA_TX_2:
  4782. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_0:
  4783. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_3:
  4784. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_4:
  4785. {
  4786. ch_id = msm_cdc_dma_get_idx_from_beid(dai_link->id);
  4787. pr_debug("%s: id %d tx_ch=%d\n", __func__,
  4788. ch_id, cdc_dma_tx_cfg[ch_id].channels);
  4789. user_set_tx_ch = cdc_dma_tx_cfg[ch_id].channels;
  4790. }
  4791. break;
  4792. }
  4793. ret = snd_soc_dai_set_channel_map(cpu_dai, user_set_tx_ch,
  4794. &tx_ch_cdc_dma, 0, 0);
  4795. if (ret < 0) {
  4796. pr_err("%s: failed to set cpu chan map, err:%d\n",
  4797. __func__, ret);
  4798. goto err;
  4799. }
  4800. }
  4801. err:
  4802. return ret;
  4803. }
  4804. static int msm_slimbus_2_hw_params(struct snd_pcm_substream *substream,
  4805. struct snd_pcm_hw_params *params)
  4806. {
  4807. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  4808. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  4809. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  4810. unsigned int rx_ch[SLIM_MAX_RX_PORTS], tx_ch[SLIM_MAX_TX_PORTS];
  4811. unsigned int rx_ch_cnt = 0, tx_ch_cnt = 0;
  4812. unsigned int num_tx_ch = 0;
  4813. unsigned int num_rx_ch = 0;
  4814. int ret = 0;
  4815. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  4816. num_rx_ch = params_channels(params);
  4817. pr_debug("%s: %s rx_dai_id = %d num_ch = %d\n", __func__,
  4818. codec_dai->name, codec_dai->id, num_rx_ch);
  4819. ret = snd_soc_dai_get_channel_map(codec_dai,
  4820. &tx_ch_cnt, tx_ch, &rx_ch_cnt, rx_ch);
  4821. if (ret < 0) {
  4822. pr_err("%s: failed to get codec chan map, err:%d\n",
  4823. __func__, ret);
  4824. goto err;
  4825. }
  4826. ret = snd_soc_dai_set_channel_map(cpu_dai, 0, 0,
  4827. num_rx_ch, rx_ch);
  4828. if (ret < 0) {
  4829. pr_err("%s: failed to set cpu chan map, err:%d\n",
  4830. __func__, ret);
  4831. goto err;
  4832. }
  4833. } else {
  4834. num_tx_ch = params_channels(params);
  4835. pr_debug("%s: %s tx_dai_id = %d num_ch = %d\n", __func__,
  4836. codec_dai->name, codec_dai->id, num_tx_ch);
  4837. ret = snd_soc_dai_get_channel_map(codec_dai,
  4838. &tx_ch_cnt, tx_ch, &rx_ch_cnt, rx_ch);
  4839. if (ret < 0) {
  4840. pr_err("%s: failed to get tx codec chan map, err:%d\n",
  4841. __func__, ret);
  4842. goto err;
  4843. }
  4844. ret = snd_soc_dai_set_channel_map(cpu_dai,
  4845. num_tx_ch, tx_ch, 0, 0);
  4846. if (ret < 0) {
  4847. pr_err("%s: failed to set tx cpu chan map, err:%d\n",
  4848. __func__, ret);
  4849. goto err;
  4850. }
  4851. }
  4852. err:
  4853. return ret;
  4854. }
  4855. static int msm_wcn_hw_params(struct snd_pcm_substream *substream,
  4856. struct snd_pcm_hw_params *params)
  4857. {
  4858. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  4859. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  4860. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  4861. struct snd_soc_dai_link *dai_link = rtd->dai_link;
  4862. u32 rx_ch[WCN_CDC_SLIM_RX_CH_MAX], tx_ch[WCN_CDC_SLIM_TX_CH_MAX];
  4863. u32 rx_ch_cnt = 0, tx_ch_cnt = 0;
  4864. int ret;
  4865. dev_dbg(rtd->dev, "%s: %s_tx_dai_id_%d\n", __func__,
  4866. codec_dai->name, codec_dai->id);
  4867. ret = snd_soc_dai_get_channel_map(codec_dai,
  4868. &tx_ch_cnt, tx_ch, &rx_ch_cnt, rx_ch);
  4869. if (ret) {
  4870. dev_err(rtd->dev,
  4871. "%s: failed to get BTFM codec chan map\n, err:%d\n",
  4872. __func__, ret);
  4873. goto err;
  4874. }
  4875. dev_dbg(rtd->dev, "%s: tx_ch_cnt(%d) BE id %d\n",
  4876. __func__, tx_ch_cnt, dai_link->id);
  4877. ret = snd_soc_dai_set_channel_map(cpu_dai,
  4878. tx_ch_cnt, tx_ch, rx_ch_cnt, rx_ch);
  4879. if (ret)
  4880. dev_err(rtd->dev, "%s: failed to set cpu chan map, err:%d\n",
  4881. __func__, ret);
  4882. err:
  4883. return ret;
  4884. }
  4885. int msm_snd_cpe_hw_params(struct snd_pcm_substream *substream,
  4886. struct snd_pcm_hw_params *params)
  4887. {
  4888. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  4889. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  4890. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  4891. struct snd_soc_dai_link *dai_link = rtd->dai_link;
  4892. int ret = 0;
  4893. u32 tx_ch[SLIM_MAX_TX_PORTS];
  4894. u32 tx_ch_cnt = 0;
  4895. if (substream->stream != SNDRV_PCM_STREAM_CAPTURE) {
  4896. pr_err("%s: Invalid stream type %d\n",
  4897. __func__, substream->stream);
  4898. ret = -EINVAL;
  4899. goto end;
  4900. }
  4901. pr_debug("%s: %s_tx_dai_id_%d\n", __func__,
  4902. codec_dai->name, codec_dai->id);
  4903. ret = snd_soc_dai_get_channel_map(codec_dai,
  4904. &tx_ch_cnt, tx_ch, NULL, NULL);
  4905. if (ret < 0) {
  4906. pr_err("%s: failed to get codec chan map\n, err:%d\n",
  4907. __func__, ret);
  4908. goto end;
  4909. }
  4910. pr_debug("%s: tx_ch_cnt(%d) id %d\n",
  4911. __func__, tx_ch_cnt, dai_link->id);
  4912. ret = snd_soc_dai_set_channel_map(cpu_dai,
  4913. tx_ch_cnt, tx_ch, 0, 0);
  4914. if (ret < 0) {
  4915. pr_err("%s: failed to set cpu chan map, err:%d\n",
  4916. __func__, ret);
  4917. goto end;
  4918. }
  4919. end:
  4920. return ret;
  4921. }
  4922. static int msm_get_port_id(int be_id)
  4923. {
  4924. int afe_port_id;
  4925. switch (be_id) {
  4926. case MSM_BACKEND_DAI_PRI_MI2S_RX:
  4927. afe_port_id = AFE_PORT_ID_PRIMARY_MI2S_RX;
  4928. break;
  4929. case MSM_BACKEND_DAI_PRI_MI2S_TX:
  4930. afe_port_id = AFE_PORT_ID_PRIMARY_MI2S_TX;
  4931. break;
  4932. case MSM_BACKEND_DAI_SECONDARY_MI2S_RX:
  4933. afe_port_id = AFE_PORT_ID_SECONDARY_MI2S_RX;
  4934. break;
  4935. case MSM_BACKEND_DAI_SECONDARY_MI2S_TX:
  4936. afe_port_id = AFE_PORT_ID_SECONDARY_MI2S_TX;
  4937. break;
  4938. case MSM_BACKEND_DAI_TERTIARY_MI2S_RX:
  4939. afe_port_id = AFE_PORT_ID_TERTIARY_MI2S_RX;
  4940. break;
  4941. case MSM_BACKEND_DAI_TERTIARY_MI2S_TX:
  4942. afe_port_id = AFE_PORT_ID_TERTIARY_MI2S_TX;
  4943. break;
  4944. case MSM_BACKEND_DAI_QUATERNARY_MI2S_RX:
  4945. afe_port_id = AFE_PORT_ID_QUATERNARY_MI2S_RX;
  4946. break;
  4947. case MSM_BACKEND_DAI_QUATERNARY_MI2S_TX:
  4948. afe_port_id = AFE_PORT_ID_QUATERNARY_MI2S_TX;
  4949. break;
  4950. case MSM_BACKEND_DAI_QUINARY_MI2S_RX:
  4951. afe_port_id = AFE_PORT_ID_QUINARY_MI2S_RX;
  4952. break;
  4953. case MSM_BACKEND_DAI_QUINARY_MI2S_TX:
  4954. afe_port_id = AFE_PORT_ID_QUINARY_MI2S_TX;
  4955. break;
  4956. default:
  4957. pr_err("%s: Invalid BE id: %d\n", __func__, be_id);
  4958. afe_port_id = -EINVAL;
  4959. }
  4960. return afe_port_id;
  4961. }
  4962. static u32 get_mi2s_bits_per_sample(u32 bit_format)
  4963. {
  4964. u32 bit_per_sample;
  4965. switch (bit_format) {
  4966. case SNDRV_PCM_FORMAT_S32_LE:
  4967. case SNDRV_PCM_FORMAT_S24_3LE:
  4968. case SNDRV_PCM_FORMAT_S24_LE:
  4969. bit_per_sample = 32;
  4970. break;
  4971. case SNDRV_PCM_FORMAT_S16_LE:
  4972. default:
  4973. bit_per_sample = 16;
  4974. break;
  4975. }
  4976. return bit_per_sample;
  4977. }
  4978. static void update_mi2s_clk_val(int dai_id, int stream)
  4979. {
  4980. u32 bit_per_sample;
  4981. if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
  4982. bit_per_sample =
  4983. get_mi2s_bits_per_sample(mi2s_rx_cfg[dai_id].bit_format);
  4984. mi2s_clk[dai_id].clk_freq_in_hz =
  4985. mi2s_rx_cfg[dai_id].sample_rate * 2 * bit_per_sample;
  4986. } else {
  4987. bit_per_sample =
  4988. get_mi2s_bits_per_sample(mi2s_tx_cfg[dai_id].bit_format);
  4989. mi2s_clk[dai_id].clk_freq_in_hz =
  4990. mi2s_tx_cfg[dai_id].sample_rate * 2 * bit_per_sample;
  4991. }
  4992. }
  4993. static int msm_mi2s_set_sclk(struct snd_pcm_substream *substream, bool enable)
  4994. {
  4995. int ret = 0;
  4996. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  4997. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  4998. int port_id = 0;
  4999. int index = cpu_dai->id;
  5000. port_id = msm_get_port_id(rtd->dai_link->id);
  5001. if (port_id < 0) {
  5002. dev_err(rtd->card->dev, "%s: Invalid port_id\n", __func__);
  5003. ret = port_id;
  5004. goto err;
  5005. }
  5006. if (enable) {
  5007. update_mi2s_clk_val(index, substream->stream);
  5008. dev_dbg(rtd->card->dev, "%s: clock rate %ul\n", __func__,
  5009. mi2s_clk[index].clk_freq_in_hz);
  5010. }
  5011. mi2s_clk[index].enable = enable;
  5012. ret = afe_set_lpass_clock_v2(port_id,
  5013. &mi2s_clk[index]);
  5014. if (ret < 0) {
  5015. dev_err(rtd->card->dev,
  5016. "%s: afe lpass clock failed for port 0x%x , err:%d\n",
  5017. __func__, port_id, ret);
  5018. goto err;
  5019. }
  5020. err:
  5021. return ret;
  5022. }
  5023. static int sm6150_tdm_snd_hw_params(struct snd_pcm_substream *substream,
  5024. struct snd_pcm_hw_params *params)
  5025. {
  5026. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  5027. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  5028. int ret = 0;
  5029. int slot_width = 32;
  5030. int channels, slots;
  5031. unsigned int slot_mask, rate, clk_freq;
  5032. unsigned int slot_offset[8] = {0, 4, 8, 12, 16, 20, 24, 28};
  5033. pr_debug("%s: dai id = 0x%x\n", __func__, cpu_dai->id);
  5034. /* currently only supporting TDM_RX_0 and TDM_TX_0 */
  5035. switch (cpu_dai->id) {
  5036. case AFE_PORT_ID_PRIMARY_TDM_RX:
  5037. slots = tdm_rx_cfg[TDM_PRI][TDM_0].channels;
  5038. break;
  5039. case AFE_PORT_ID_SECONDARY_TDM_RX:
  5040. slots = tdm_rx_cfg[TDM_SEC][TDM_0].channels;
  5041. break;
  5042. case AFE_PORT_ID_TERTIARY_TDM_RX:
  5043. slots = tdm_rx_cfg[TDM_TERT][TDM_0].channels;
  5044. break;
  5045. case AFE_PORT_ID_QUATERNARY_TDM_RX:
  5046. slots = tdm_rx_cfg[TDM_QUAT][TDM_0].channels;
  5047. break;
  5048. case AFE_PORT_ID_QUINARY_TDM_RX:
  5049. slots = tdm_rx_cfg[TDM_QUIN][TDM_0].channels;
  5050. break;
  5051. case AFE_PORT_ID_PRIMARY_TDM_TX:
  5052. slots = tdm_tx_cfg[TDM_PRI][TDM_0].channels;
  5053. break;
  5054. case AFE_PORT_ID_SECONDARY_TDM_TX:
  5055. slots = tdm_tx_cfg[TDM_SEC][TDM_0].channels;
  5056. break;
  5057. case AFE_PORT_ID_TERTIARY_TDM_TX:
  5058. slots = tdm_tx_cfg[TDM_TERT][TDM_0].channels;
  5059. break;
  5060. case AFE_PORT_ID_QUATERNARY_TDM_TX:
  5061. slots = tdm_tx_cfg[TDM_QUAT][TDM_0].channels;
  5062. break;
  5063. case AFE_PORT_ID_QUINARY_TDM_TX:
  5064. slots = tdm_tx_cfg[TDM_QUIN][TDM_0].channels;
  5065. break;
  5066. default:
  5067. pr_err("%s: dai id 0x%x not supported\n",
  5068. __func__, cpu_dai->id);
  5069. return -EINVAL;
  5070. }
  5071. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  5072. /*2 slot config - bits 0 and 1 set for the first two slots */
  5073. slot_mask = 0x0000FFFF >> (16-slots);
  5074. channels = slots;
  5075. pr_debug("%s: tdm rx slot_width %d slots %d\n",
  5076. __func__, slot_width, slots);
  5077. ret = snd_soc_dai_set_tdm_slot(cpu_dai, 0, slot_mask,
  5078. slots, slot_width);
  5079. if (ret < 0) {
  5080. pr_err("%s: failed to set tdm rx slot, err:%d\n",
  5081. __func__, ret);
  5082. goto end;
  5083. }
  5084. ret = snd_soc_dai_set_channel_map(cpu_dai,
  5085. 0, NULL, channels, slot_offset);
  5086. if (ret < 0) {
  5087. pr_err("%s: failed to set tdm rx channel map, err:%d\n",
  5088. __func__, ret);
  5089. goto end;
  5090. }
  5091. } else if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) {
  5092. /*2 slot config - bits 0 and 1 set for the first two slots */
  5093. slot_mask = 0x0000FFFF >> (16-slots);
  5094. channels = slots;
  5095. pr_debug("%s: tdm tx slot_width %d slots %d\n",
  5096. __func__, slot_width, slots);
  5097. ret = snd_soc_dai_set_tdm_slot(cpu_dai, slot_mask, 0,
  5098. slots, slot_width);
  5099. if (ret < 0) {
  5100. pr_err("%s: failed to set tdm tx slot, err:%d\n",
  5101. __func__, ret);
  5102. goto end;
  5103. }
  5104. ret = snd_soc_dai_set_channel_map(cpu_dai,
  5105. channels, slot_offset, 0, NULL);
  5106. if (ret < 0) {
  5107. pr_err("%s: failed to set tdm tx channel map, err:%d\n",
  5108. __func__, ret);
  5109. goto end;
  5110. }
  5111. } else {
  5112. ret = -EINVAL;
  5113. pr_err("%s: invalid use case, err:%d\n",
  5114. __func__, ret);
  5115. goto end;
  5116. }
  5117. rate = params_rate(params);
  5118. clk_freq = rate * slot_width * slots;
  5119. ret = snd_soc_dai_set_sysclk(cpu_dai, 0, clk_freq, SND_SOC_CLOCK_OUT);
  5120. if (ret < 0)
  5121. pr_err("%s: failed to set tdm clk, err:%d\n",
  5122. __func__, ret);
  5123. end:
  5124. return ret;
  5125. }
  5126. static int msm_get_tdm_mode(u32 port_id)
  5127. {
  5128. int tdm_mode;
  5129. switch (port_id) {
  5130. case AFE_PORT_ID_PRIMARY_TDM_RX:
  5131. case AFE_PORT_ID_PRIMARY_TDM_TX:
  5132. tdm_mode = TDM_PRI;
  5133. break;
  5134. case AFE_PORT_ID_SECONDARY_TDM_RX:
  5135. case AFE_PORT_ID_SECONDARY_TDM_TX:
  5136. tdm_mode = TDM_SEC;
  5137. break;
  5138. case AFE_PORT_ID_TERTIARY_TDM_RX:
  5139. case AFE_PORT_ID_TERTIARY_TDM_TX:
  5140. tdm_mode = TDM_TERT;
  5141. break;
  5142. case AFE_PORT_ID_QUATERNARY_TDM_RX:
  5143. case AFE_PORT_ID_QUATERNARY_TDM_TX:
  5144. tdm_mode = TDM_QUAT;
  5145. break;
  5146. case AFE_PORT_ID_QUINARY_TDM_RX:
  5147. case AFE_PORT_ID_QUINARY_TDM_TX:
  5148. tdm_mode = TDM_QUIN;
  5149. break;
  5150. default:
  5151. pr_err("%s: Invalid port id: %d\n", __func__, port_id);
  5152. tdm_mode = -EINVAL;
  5153. }
  5154. return tdm_mode;
  5155. }
  5156. static int sm6150_tdm_snd_startup(struct snd_pcm_substream *substream)
  5157. {
  5158. int ret = 0;
  5159. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  5160. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  5161. struct snd_soc_card *card = rtd->card;
  5162. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  5163. int tdm_mode = msm_get_tdm_mode(cpu_dai->id);
  5164. if (tdm_mode < 0) {
  5165. dev_err(rtd->card->dev, "%s: Invalid tdm_mode\n", __func__);
  5166. return tdm_mode;
  5167. }
  5168. /* currently only supporting TDM_RX_0 and TDM_TX_0 */
  5169. if (pdata->mi2s_gpio_p[tdm_mode])
  5170. ret = msm_cdc_pinctrl_select_active_state(
  5171. pdata->mi2s_gpio_p[tdm_mode]);
  5172. return ret;
  5173. }
  5174. static void sm6150_tdm_snd_shutdown(struct snd_pcm_substream *substream)
  5175. {
  5176. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  5177. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  5178. struct snd_soc_card *card = rtd->card;
  5179. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  5180. int tdm_mode = msm_get_tdm_mode(cpu_dai->id);
  5181. if (tdm_mode < 0) {
  5182. dev_err(rtd->card->dev, "%s: Invalid tdm_mode\n", __func__);
  5183. return;
  5184. }
  5185. /* currently only supporting TDM_RX_0 and TDM_TX_0 */
  5186. if (pdata->mi2s_gpio_p[tdm_mode])
  5187. msm_cdc_pinctrl_select_sleep_state(
  5188. pdata->mi2s_gpio_p[tdm_mode]);
  5189. }
  5190. static struct snd_soc_ops sm6150_tdm_be_ops = {
  5191. .hw_params = sm6150_tdm_snd_hw_params,
  5192. .startup = sm6150_tdm_snd_startup,
  5193. .shutdown = sm6150_tdm_snd_shutdown
  5194. };
  5195. static int msm_fe_qos_prepare(struct snd_pcm_substream *substream)
  5196. {
  5197. cpumask_t mask;
  5198. if (pm_qos_request_active(&substream->latency_pm_qos_req))
  5199. pm_qos_remove_request(&substream->latency_pm_qos_req);
  5200. cpumask_clear(&mask);
  5201. cpumask_set_cpu(1, &mask); /* affine to core 1 */
  5202. cpumask_set_cpu(2, &mask); /* affine to core 2 */
  5203. cpumask_copy(&substream->latency_pm_qos_req.cpus_affine, &mask);
  5204. substream->latency_pm_qos_req.type = PM_QOS_REQ_AFFINE_CORES;
  5205. pm_qos_add_request(&substream->latency_pm_qos_req,
  5206. PM_QOS_CPU_DMA_LATENCY,
  5207. MSM_LL_QOS_VALUE);
  5208. return 0;
  5209. }
  5210. static struct snd_soc_ops msm_fe_qos_ops = {
  5211. .prepare = msm_fe_qos_prepare,
  5212. };
  5213. static int msm_mi2s_snd_startup(struct snd_pcm_substream *substream)
  5214. {
  5215. int ret = 0;
  5216. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  5217. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  5218. int index = cpu_dai->id;
  5219. int port_id = msm_get_port_id(rtd->dai_link->id);
  5220. unsigned int fmt = SND_SOC_DAIFMT_CBS_CFS;
  5221. struct snd_soc_card *card = rtd->card;
  5222. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  5223. dev_dbg(rtd->card->dev,
  5224. "%s: substream = %s stream = %d, dai name %s, dai ID %d\n",
  5225. __func__, substream->name, substream->stream,
  5226. cpu_dai->name, cpu_dai->id);
  5227. if (port_id < 0) {
  5228. dev_err(rtd->card->dev, "%s: Invalid port_id\n", __func__);
  5229. ret = port_id;
  5230. goto err;
  5231. }
  5232. if (index < PRIM_MI2S || index >= MI2S_MAX) {
  5233. ret = -EINVAL;
  5234. dev_err(rtd->card->dev,
  5235. "%s: CPU DAI id (%d) out of range\n",
  5236. __func__, cpu_dai->id);
  5237. goto err;
  5238. }
  5239. /*
  5240. * Mutex protection in case the same MI2S
  5241. * interface using for both TX and RX so
  5242. * that the same clock won't be enable twice.
  5243. */
  5244. mutex_lock(&mi2s_intf_conf[index].lock);
  5245. if (++mi2s_intf_conf[index].ref_cnt == 1) {
  5246. /* Check if msm needs to provide the clock to the interface */
  5247. if (!mi2s_intf_conf[index].msm_is_mi2s_master) {
  5248. mi2s_clk[index].clk_id = mi2s_ebit_clk[index];
  5249. fmt = SND_SOC_DAIFMT_CBM_CFM;
  5250. }
  5251. ret = msm_mi2s_set_sclk(substream, true);
  5252. if (ret < 0) {
  5253. dev_err(rtd->card->dev,
  5254. "%s: afe lpass clock failed to enable MI2S clock, err:%d\n",
  5255. __func__, ret);
  5256. goto clean_up;
  5257. }
  5258. ret = snd_soc_dai_set_fmt(cpu_dai, fmt);
  5259. if (ret < 0) {
  5260. pr_err("%s: set fmt cpu dai failed for MI2S (%d), err:%d\n",
  5261. __func__, index, ret);
  5262. goto clk_off;
  5263. }
  5264. if (mi2s_intf_conf[index].msm_is_ext_mclk) {
  5265. pr_debug("%s: Enabling mclk, clk_freq_in_hz = %u\n",
  5266. __func__, mi2s_mclk[index].clk_freq_in_hz);
  5267. ret = afe_set_lpass_clock_v2(port_id,
  5268. &mi2s_mclk[index]);
  5269. if (ret < 0) {
  5270. pr_err("%s: afe lpass mclk failed, err:%d\n",
  5271. __func__, ret);
  5272. goto clk_off;
  5273. }
  5274. mi2s_mclk[index].enable = 1;
  5275. }
  5276. if (pdata->mi2s_gpio_p[index])
  5277. msm_cdc_pinctrl_select_active_state(
  5278. pdata->mi2s_gpio_p[index]);
  5279. }
  5280. clk_off:
  5281. if (ret < 0)
  5282. msm_mi2s_set_sclk(substream, false);
  5283. clean_up:
  5284. if (ret < 0)
  5285. mi2s_intf_conf[index].ref_cnt--;
  5286. mutex_unlock(&mi2s_intf_conf[index].lock);
  5287. err:
  5288. return ret;
  5289. }
  5290. static void msm_mi2s_snd_shutdown(struct snd_pcm_substream *substream)
  5291. {
  5292. int ret;
  5293. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  5294. int index = rtd->cpu_dai->id;
  5295. int port_id = msm_get_port_id(rtd->dai_link->id);
  5296. struct snd_soc_card *card = rtd->card;
  5297. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  5298. pr_debug("%s(): substream = %s stream = %d\n", __func__,
  5299. substream->name, substream->stream);
  5300. if (port_id < 0) {
  5301. dev_err(rtd->card->dev, "%s: Invalid port_id\n", __func__);
  5302. return;
  5303. }
  5304. if (index < PRIM_MI2S || index >= MI2S_MAX) {
  5305. pr_err("%s:invalid MI2S DAI(%d)\n", __func__, index);
  5306. return;
  5307. }
  5308. mutex_lock(&mi2s_intf_conf[index].lock);
  5309. if (--mi2s_intf_conf[index].ref_cnt == 0) {
  5310. if (pdata->mi2s_gpio_p[index])
  5311. msm_cdc_pinctrl_select_sleep_state(
  5312. pdata->mi2s_gpio_p[index]);
  5313. ret = msm_mi2s_set_sclk(substream, false);
  5314. if (ret < 0)
  5315. pr_err("%s:clock disable failed for MI2S (%d); ret=%d\n",
  5316. __func__, index, ret);
  5317. if (mi2s_intf_conf[index].msm_is_ext_mclk) {
  5318. pr_debug("%s: Disabling mclk, clk_freq_in_hz = %u\n",
  5319. __func__, mi2s_mclk[index].clk_freq_in_hz);
  5320. ret = afe_set_lpass_clock_v2(port_id,
  5321. &mi2s_mclk[index]);
  5322. if (ret < 0)
  5323. pr_err("%s: mclk disable failed for MCLK (%d); ret=%d\n",
  5324. __func__, index, ret);
  5325. mi2s_mclk[index].enable = 0;
  5326. }
  5327. }
  5328. mutex_unlock(&mi2s_intf_conf[index].lock);
  5329. }
  5330. static struct snd_soc_ops msm_mi2s_be_ops = {
  5331. .startup = msm_mi2s_snd_startup,
  5332. .shutdown = msm_mi2s_snd_shutdown,
  5333. };
  5334. static struct snd_soc_ops msm_cdc_dma_be_ops = {
  5335. .hw_params = msm_snd_cdc_dma_hw_params,
  5336. };
  5337. static struct snd_soc_ops msm_be_ops = {
  5338. .hw_params = msm_snd_hw_params,
  5339. };
  5340. static struct snd_soc_ops msm_slimbus_2_be_ops = {
  5341. .hw_params = msm_slimbus_2_hw_params,
  5342. };
  5343. static struct snd_soc_ops msm_wcn_ops = {
  5344. .hw_params = msm_wcn_hw_params,
  5345. };
  5346. static struct snd_soc_ops msm_ext_cpe_ops = {
  5347. .hw_params = msm_snd_cpe_hw_params,
  5348. };
  5349. /* Digital audio interface glue - connects codec <---> CPU */
  5350. static struct snd_soc_dai_link msm_common_dai_links[] = {
  5351. /* FrontEnd DAI Links */
  5352. {/* hw:x,0 */
  5353. .name = MSM_DAILINK_NAME(Media1),
  5354. .stream_name = "MultiMedia1",
  5355. .cpu_dai_name = "MultiMedia1",
  5356. .platform_name = "msm-pcm-dsp.0",
  5357. .dynamic = 1,
  5358. .async_ops = ASYNC_DPCM_SND_SOC_PREPARE,
  5359. .dpcm_playback = 1,
  5360. .dpcm_capture = 1,
  5361. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5362. SND_SOC_DPCM_TRIGGER_POST},
  5363. .codec_dai_name = "snd-soc-dummy-dai",
  5364. .codec_name = "snd-soc-dummy",
  5365. .ignore_suspend = 1,
  5366. /* this dainlink has playback support */
  5367. .ignore_pmdown_time = 1,
  5368. .id = MSM_FRONTEND_DAI_MULTIMEDIA1
  5369. },
  5370. {/* hw:x,1 */
  5371. .name = MSM_DAILINK_NAME(Media2),
  5372. .stream_name = "MultiMedia2",
  5373. .cpu_dai_name = "MultiMedia2",
  5374. .platform_name = "msm-pcm-dsp.0",
  5375. .dynamic = 1,
  5376. .dpcm_playback = 1,
  5377. .dpcm_capture = 1,
  5378. .codec_dai_name = "snd-soc-dummy-dai",
  5379. .codec_name = "snd-soc-dummy",
  5380. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5381. SND_SOC_DPCM_TRIGGER_POST},
  5382. .ignore_suspend = 1,
  5383. /* this dainlink has playback support */
  5384. .ignore_pmdown_time = 1,
  5385. .id = MSM_FRONTEND_DAI_MULTIMEDIA2,
  5386. },
  5387. {/* hw:x,2 */
  5388. .name = "VoiceMMode1",
  5389. .stream_name = "VoiceMMode1",
  5390. .cpu_dai_name = "VoiceMMode1",
  5391. .platform_name = "msm-pcm-voice",
  5392. .dynamic = 1,
  5393. .dpcm_playback = 1,
  5394. .dpcm_capture = 1,
  5395. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5396. SND_SOC_DPCM_TRIGGER_POST},
  5397. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5398. .ignore_suspend = 1,
  5399. .ignore_pmdown_time = 1,
  5400. .codec_dai_name = "snd-soc-dummy-dai",
  5401. .codec_name = "snd-soc-dummy",
  5402. .id = MSM_FRONTEND_DAI_VOICEMMODE1,
  5403. },
  5404. {/* hw:x,3 */
  5405. .name = "MSM VoIP",
  5406. .stream_name = "VoIP",
  5407. .cpu_dai_name = "VoIP",
  5408. .platform_name = "msm-voip-dsp",
  5409. .dynamic = 1,
  5410. .dpcm_playback = 1,
  5411. .dpcm_capture = 1,
  5412. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5413. SND_SOC_DPCM_TRIGGER_POST},
  5414. .codec_dai_name = "snd-soc-dummy-dai",
  5415. .codec_name = "snd-soc-dummy",
  5416. .ignore_suspend = 1,
  5417. /* this dainlink has playback support */
  5418. .ignore_pmdown_time = 1,
  5419. .id = MSM_FRONTEND_DAI_VOIP,
  5420. },
  5421. {/* hw:x,4 */
  5422. .name = MSM_DAILINK_NAME(ULL),
  5423. .stream_name = "MultiMedia3",
  5424. .cpu_dai_name = "MultiMedia3",
  5425. .platform_name = "msm-pcm-dsp.2",
  5426. .dynamic = 1,
  5427. .async_ops = ASYNC_DPCM_SND_SOC_PREPARE,
  5428. .dpcm_playback = 1,
  5429. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5430. SND_SOC_DPCM_TRIGGER_POST},
  5431. .codec_dai_name = "snd-soc-dummy-dai",
  5432. .codec_name = "snd-soc-dummy",
  5433. .ignore_suspend = 1,
  5434. /* this dainlink has playback support */
  5435. .ignore_pmdown_time = 1,
  5436. .id = MSM_FRONTEND_DAI_MULTIMEDIA3,
  5437. },
  5438. /* Hostless PCM purpose */
  5439. {/* hw:x,5 */
  5440. .name = "SLIMBUS_0 Hostless",
  5441. .stream_name = "SLIMBUS_0 Hostless",
  5442. .cpu_dai_name = "SLIMBUS0_HOSTLESS",
  5443. .platform_name = "msm-pcm-hostless",
  5444. .dynamic = 1,
  5445. .dpcm_playback = 1,
  5446. .dpcm_capture = 1,
  5447. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5448. SND_SOC_DPCM_TRIGGER_POST},
  5449. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5450. .ignore_suspend = 1,
  5451. /* this dailink has playback support */
  5452. .ignore_pmdown_time = 1,
  5453. .codec_dai_name = "snd-soc-dummy-dai",
  5454. .codec_name = "snd-soc-dummy",
  5455. },
  5456. {/* hw:x,6 */
  5457. .name = "MSM AFE-PCM RX",
  5458. .stream_name = "AFE-PROXY RX",
  5459. .cpu_dai_name = "msm-dai-q6-dev.241",
  5460. .codec_name = "msm-stub-codec.1",
  5461. .codec_dai_name = "msm-stub-rx",
  5462. .platform_name = "msm-pcm-afe",
  5463. .dpcm_playback = 1,
  5464. .ignore_suspend = 1,
  5465. /* this dainlink has playback support */
  5466. .ignore_pmdown_time = 1,
  5467. },
  5468. {/* hw:x,7 */
  5469. .name = "MSM AFE-PCM TX",
  5470. .stream_name = "AFE-PROXY TX",
  5471. .cpu_dai_name = "msm-dai-q6-dev.240",
  5472. .codec_name = "msm-stub-codec.1",
  5473. .codec_dai_name = "msm-stub-tx",
  5474. .platform_name = "msm-pcm-afe",
  5475. .dpcm_capture = 1,
  5476. .ignore_suspend = 1,
  5477. },
  5478. {/* hw:x,8 */
  5479. .name = MSM_DAILINK_NAME(Compress1),
  5480. .stream_name = "Compress1",
  5481. .cpu_dai_name = "MultiMedia4",
  5482. .platform_name = "msm-compress-dsp",
  5483. .dynamic = 1,
  5484. .async_ops = ASYNC_DPCM_SND_SOC_HW_PARAMS,
  5485. .dpcm_playback = 1,
  5486. .dpcm_capture = 1,
  5487. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5488. SND_SOC_DPCM_TRIGGER_POST},
  5489. .codec_dai_name = "snd-soc-dummy-dai",
  5490. .codec_name = "snd-soc-dummy",
  5491. .ignore_suspend = 1,
  5492. .ignore_pmdown_time = 1,
  5493. /* this dainlink has playback support */
  5494. .id = MSM_FRONTEND_DAI_MULTIMEDIA4,
  5495. },
  5496. {/* hw:x,9 */
  5497. .name = "AUXPCM Hostless",
  5498. .stream_name = "AUXPCM Hostless",
  5499. .cpu_dai_name = "AUXPCM_HOSTLESS",
  5500. .platform_name = "msm-pcm-hostless",
  5501. .dynamic = 1,
  5502. .dpcm_playback = 1,
  5503. .dpcm_capture = 1,
  5504. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5505. SND_SOC_DPCM_TRIGGER_POST},
  5506. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5507. .ignore_suspend = 1,
  5508. /* this dainlink has playback support */
  5509. .ignore_pmdown_time = 1,
  5510. .codec_dai_name = "snd-soc-dummy-dai",
  5511. .codec_name = "snd-soc-dummy",
  5512. },
  5513. {/* hw:x,10 */
  5514. .name = "SLIMBUS_1 Hostless",
  5515. .stream_name = "SLIMBUS_1 Hostless",
  5516. .cpu_dai_name = "SLIMBUS1_HOSTLESS",
  5517. .platform_name = "msm-pcm-hostless",
  5518. .dynamic = 1,
  5519. .dpcm_playback = 1,
  5520. .dpcm_capture = 1,
  5521. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5522. SND_SOC_DPCM_TRIGGER_POST},
  5523. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5524. .ignore_suspend = 1,
  5525. /* this dailink has playback support */
  5526. .ignore_pmdown_time = 1,
  5527. .codec_dai_name = "snd-soc-dummy-dai",
  5528. .codec_name = "snd-soc-dummy",
  5529. },
  5530. {/* hw:x,11 */
  5531. .name = "SLIMBUS_3 Hostless",
  5532. .stream_name = "SLIMBUS_3 Hostless",
  5533. .cpu_dai_name = "SLIMBUS3_HOSTLESS",
  5534. .platform_name = "msm-pcm-hostless",
  5535. .dynamic = 1,
  5536. .dpcm_playback = 1,
  5537. .dpcm_capture = 1,
  5538. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5539. SND_SOC_DPCM_TRIGGER_POST},
  5540. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5541. .ignore_suspend = 1,
  5542. /* this dailink has playback support */
  5543. .ignore_pmdown_time = 1,
  5544. .codec_dai_name = "snd-soc-dummy-dai",
  5545. .codec_name = "snd-soc-dummy",
  5546. },
  5547. {/* hw:x,12 */
  5548. .name = "SLIMBUS_7 Hostless",
  5549. .stream_name = "SLIMBUS_7 Hostless",
  5550. .cpu_dai_name = "SLIMBUS7_HOSTLESS",
  5551. .platform_name = "msm-pcm-hostless",
  5552. .dynamic = 1,
  5553. .dpcm_playback = 1,
  5554. .dpcm_capture = 1,
  5555. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5556. SND_SOC_DPCM_TRIGGER_POST},
  5557. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5558. .ignore_suspend = 1,
  5559. /* this dailink has playback support */
  5560. .ignore_pmdown_time = 1,
  5561. .codec_dai_name = "snd-soc-dummy-dai",
  5562. .codec_name = "snd-soc-dummy",
  5563. },
  5564. {/* hw:x,13 */
  5565. .name = MSM_DAILINK_NAME(LowLatency),
  5566. .stream_name = "MultiMedia5",
  5567. .cpu_dai_name = "MultiMedia5",
  5568. .platform_name = "msm-pcm-dsp.1",
  5569. .dynamic = 1,
  5570. .async_ops = ASYNC_DPCM_SND_SOC_PREPARE,
  5571. .dpcm_playback = 1,
  5572. .dpcm_capture = 1,
  5573. .codec_dai_name = "snd-soc-dummy-dai",
  5574. .codec_name = "snd-soc-dummy",
  5575. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5576. SND_SOC_DPCM_TRIGGER_POST},
  5577. .ignore_suspend = 1,
  5578. /* this dainlink has playback support */
  5579. .ignore_pmdown_time = 1,
  5580. .id = MSM_FRONTEND_DAI_MULTIMEDIA5,
  5581. .ops = &msm_fe_qos_ops,
  5582. },
  5583. {/* hw:x,14 */
  5584. .name = "Listen 1 Audio Service",
  5585. .stream_name = "Listen 1 Audio Service",
  5586. .cpu_dai_name = "LSM1",
  5587. .platform_name = "msm-lsm-client",
  5588. .dynamic = 1,
  5589. .dpcm_capture = 1,
  5590. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  5591. SND_SOC_DPCM_TRIGGER_POST },
  5592. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5593. .ignore_suspend = 1,
  5594. .codec_dai_name = "snd-soc-dummy-dai",
  5595. .codec_name = "snd-soc-dummy",
  5596. .id = MSM_FRONTEND_DAI_LSM1,
  5597. },
  5598. /* Multiple Tunnel instances */
  5599. {/* hw:x,15 */
  5600. .name = MSM_DAILINK_NAME(Compress2),
  5601. .stream_name = "Compress2",
  5602. .cpu_dai_name = "MultiMedia7",
  5603. .platform_name = "msm-compress-dsp",
  5604. .dynamic = 1,
  5605. .dpcm_playback = 1,
  5606. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5607. SND_SOC_DPCM_TRIGGER_POST},
  5608. .codec_dai_name = "snd-soc-dummy-dai",
  5609. .codec_name = "snd-soc-dummy",
  5610. .ignore_suspend = 1,
  5611. .ignore_pmdown_time = 1,
  5612. /* this dainlink has playback support */
  5613. .id = MSM_FRONTEND_DAI_MULTIMEDIA7,
  5614. },
  5615. {/* hw:x,16 */
  5616. .name = MSM_DAILINK_NAME(MultiMedia10),
  5617. .stream_name = "MultiMedia10",
  5618. .cpu_dai_name = "MultiMedia10",
  5619. .platform_name = "msm-pcm-dsp.1",
  5620. .dynamic = 1,
  5621. .dpcm_playback = 1,
  5622. .dpcm_capture = 1,
  5623. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5624. SND_SOC_DPCM_TRIGGER_POST},
  5625. .codec_dai_name = "snd-soc-dummy-dai",
  5626. .codec_name = "snd-soc-dummy",
  5627. .ignore_suspend = 1,
  5628. .ignore_pmdown_time = 1,
  5629. /* this dainlink has playback support */
  5630. .id = MSM_FRONTEND_DAI_MULTIMEDIA10,
  5631. },
  5632. {/* hw:x,17 */
  5633. .name = MSM_DAILINK_NAME(ULL_NOIRQ),
  5634. .stream_name = "MM_NOIRQ",
  5635. .cpu_dai_name = "MultiMedia8",
  5636. .platform_name = "msm-pcm-dsp-noirq",
  5637. .dynamic = 1,
  5638. .dpcm_playback = 1,
  5639. .dpcm_capture = 1,
  5640. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5641. SND_SOC_DPCM_TRIGGER_POST},
  5642. .codec_dai_name = "snd-soc-dummy-dai",
  5643. .codec_name = "snd-soc-dummy",
  5644. .ignore_suspend = 1,
  5645. .ignore_pmdown_time = 1,
  5646. /* this dainlink has playback support */
  5647. .id = MSM_FRONTEND_DAI_MULTIMEDIA8,
  5648. .ops = &msm_fe_qos_ops,
  5649. },
  5650. /* HDMI Hostless */
  5651. {/* hw:x,18 */
  5652. .name = "HDMI_RX_HOSTLESS",
  5653. .stream_name = "HDMI_RX_HOSTLESS",
  5654. .cpu_dai_name = "HDMI_HOSTLESS",
  5655. .platform_name = "msm-pcm-hostless",
  5656. .dynamic = 1,
  5657. .dpcm_playback = 1,
  5658. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5659. SND_SOC_DPCM_TRIGGER_POST},
  5660. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5661. .ignore_suspend = 1,
  5662. .ignore_pmdown_time = 1,
  5663. .codec_dai_name = "snd-soc-dummy-dai",
  5664. .codec_name = "snd-soc-dummy",
  5665. },
  5666. {/* hw:x,19 */
  5667. .name = "VoiceMMode2",
  5668. .stream_name = "VoiceMMode2",
  5669. .cpu_dai_name = "VoiceMMode2",
  5670. .platform_name = "msm-pcm-voice",
  5671. .dynamic = 1,
  5672. .dpcm_playback = 1,
  5673. .dpcm_capture = 1,
  5674. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5675. SND_SOC_DPCM_TRIGGER_POST},
  5676. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5677. .ignore_suspend = 1,
  5678. .ignore_pmdown_time = 1,
  5679. .codec_dai_name = "snd-soc-dummy-dai",
  5680. .codec_name = "snd-soc-dummy",
  5681. .id = MSM_FRONTEND_DAI_VOICEMMODE2,
  5682. },
  5683. /* LSM FE */
  5684. {/* hw:x,20 */
  5685. .name = "Listen 2 Audio Service",
  5686. .stream_name = "Listen 2 Audio Service",
  5687. .cpu_dai_name = "LSM2",
  5688. .platform_name = "msm-lsm-client",
  5689. .dynamic = 1,
  5690. .dpcm_capture = 1,
  5691. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  5692. SND_SOC_DPCM_TRIGGER_POST },
  5693. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5694. .ignore_suspend = 1,
  5695. .codec_dai_name = "snd-soc-dummy-dai",
  5696. .codec_name = "snd-soc-dummy",
  5697. .id = MSM_FRONTEND_DAI_LSM2,
  5698. },
  5699. {/* hw:x,21 */
  5700. .name = "Listen 3 Audio Service",
  5701. .stream_name = "Listen 3 Audio Service",
  5702. .cpu_dai_name = "LSM3",
  5703. .platform_name = "msm-lsm-client",
  5704. .dynamic = 1,
  5705. .dpcm_capture = 1,
  5706. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  5707. SND_SOC_DPCM_TRIGGER_POST },
  5708. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5709. .ignore_suspend = 1,
  5710. .codec_dai_name = "snd-soc-dummy-dai",
  5711. .codec_name = "snd-soc-dummy",
  5712. .id = MSM_FRONTEND_DAI_LSM3,
  5713. },
  5714. {/* hw:x,22 */
  5715. .name = "Listen 4 Audio Service",
  5716. .stream_name = "Listen 4 Audio Service",
  5717. .cpu_dai_name = "LSM4",
  5718. .platform_name = "msm-lsm-client",
  5719. .dynamic = 1,
  5720. .dpcm_capture = 1,
  5721. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  5722. SND_SOC_DPCM_TRIGGER_POST },
  5723. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5724. .ignore_suspend = 1,
  5725. .codec_dai_name = "snd-soc-dummy-dai",
  5726. .codec_name = "snd-soc-dummy",
  5727. .id = MSM_FRONTEND_DAI_LSM4,
  5728. },
  5729. {/* hw:x,23 */
  5730. .name = "Listen 5 Audio Service",
  5731. .stream_name = "Listen 5 Audio Service",
  5732. .cpu_dai_name = "LSM5",
  5733. .platform_name = "msm-lsm-client",
  5734. .dynamic = 1,
  5735. .dpcm_capture = 1,
  5736. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  5737. SND_SOC_DPCM_TRIGGER_POST },
  5738. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5739. .ignore_suspend = 1,
  5740. .codec_dai_name = "snd-soc-dummy-dai",
  5741. .codec_name = "snd-soc-dummy",
  5742. .id = MSM_FRONTEND_DAI_LSM5,
  5743. },
  5744. {/* hw:x,24 */
  5745. .name = "Listen 6 Audio Service",
  5746. .stream_name = "Listen 6 Audio Service",
  5747. .cpu_dai_name = "LSM6",
  5748. .platform_name = "msm-lsm-client",
  5749. .dynamic = 1,
  5750. .dpcm_capture = 1,
  5751. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  5752. SND_SOC_DPCM_TRIGGER_POST },
  5753. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5754. .ignore_suspend = 1,
  5755. .codec_dai_name = "snd-soc-dummy-dai",
  5756. .codec_name = "snd-soc-dummy",
  5757. .id = MSM_FRONTEND_DAI_LSM6,
  5758. },
  5759. {/* hw:x,25 */
  5760. .name = "Listen 7 Audio Service",
  5761. .stream_name = "Listen 7 Audio Service",
  5762. .cpu_dai_name = "LSM7",
  5763. .platform_name = "msm-lsm-client",
  5764. .dynamic = 1,
  5765. .dpcm_capture = 1,
  5766. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  5767. SND_SOC_DPCM_TRIGGER_POST },
  5768. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5769. .ignore_suspend = 1,
  5770. .codec_dai_name = "snd-soc-dummy-dai",
  5771. .codec_name = "snd-soc-dummy",
  5772. .id = MSM_FRONTEND_DAI_LSM7,
  5773. },
  5774. {/* hw:x,26 */
  5775. .name = "Listen 8 Audio Service",
  5776. .stream_name = "Listen 8 Audio Service",
  5777. .cpu_dai_name = "LSM8",
  5778. .platform_name = "msm-lsm-client",
  5779. .dynamic = 1,
  5780. .dpcm_capture = 1,
  5781. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  5782. SND_SOC_DPCM_TRIGGER_POST },
  5783. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5784. .ignore_suspend = 1,
  5785. .codec_dai_name = "snd-soc-dummy-dai",
  5786. .codec_name = "snd-soc-dummy",
  5787. .id = MSM_FRONTEND_DAI_LSM8,
  5788. },
  5789. {/* hw:x,27 */
  5790. .name = MSM_DAILINK_NAME(Media9),
  5791. .stream_name = "MultiMedia9",
  5792. .cpu_dai_name = "MultiMedia9",
  5793. .platform_name = "msm-pcm-dsp.0",
  5794. .dynamic = 1,
  5795. .dpcm_playback = 1,
  5796. .dpcm_capture = 1,
  5797. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5798. SND_SOC_DPCM_TRIGGER_POST},
  5799. .codec_dai_name = "snd-soc-dummy-dai",
  5800. .codec_name = "snd-soc-dummy",
  5801. .ignore_suspend = 1,
  5802. /* this dainlink has playback support */
  5803. .ignore_pmdown_time = 1,
  5804. .id = MSM_FRONTEND_DAI_MULTIMEDIA9,
  5805. },
  5806. {/* hw:x,28 */
  5807. .name = MSM_DAILINK_NAME(Compress4),
  5808. .stream_name = "Compress4",
  5809. .cpu_dai_name = "MultiMedia11",
  5810. .platform_name = "msm-compress-dsp",
  5811. .dynamic = 1,
  5812. .dpcm_playback = 1,
  5813. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5814. SND_SOC_DPCM_TRIGGER_POST},
  5815. .codec_dai_name = "snd-soc-dummy-dai",
  5816. .codec_name = "snd-soc-dummy",
  5817. .ignore_suspend = 1,
  5818. .ignore_pmdown_time = 1,
  5819. /* this dainlink has playback support */
  5820. .id = MSM_FRONTEND_DAI_MULTIMEDIA11,
  5821. },
  5822. {/* hw:x,29 */
  5823. .name = MSM_DAILINK_NAME(Compress5),
  5824. .stream_name = "Compress5",
  5825. .cpu_dai_name = "MultiMedia12",
  5826. .platform_name = "msm-compress-dsp",
  5827. .dynamic = 1,
  5828. .dpcm_playback = 1,
  5829. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5830. SND_SOC_DPCM_TRIGGER_POST},
  5831. .codec_dai_name = "snd-soc-dummy-dai",
  5832. .codec_name = "snd-soc-dummy",
  5833. .ignore_suspend = 1,
  5834. .ignore_pmdown_time = 1,
  5835. /* this dainlink has playback support */
  5836. .id = MSM_FRONTEND_DAI_MULTIMEDIA12,
  5837. },
  5838. {/* hw:x,30 */
  5839. .name = MSM_DAILINK_NAME(Compress6),
  5840. .stream_name = "Compress6",
  5841. .cpu_dai_name = "MultiMedia13",
  5842. .platform_name = "msm-compress-dsp",
  5843. .dynamic = 1,
  5844. .dpcm_playback = 1,
  5845. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5846. SND_SOC_DPCM_TRIGGER_POST},
  5847. .codec_dai_name = "snd-soc-dummy-dai",
  5848. .codec_name = "snd-soc-dummy",
  5849. .ignore_suspend = 1,
  5850. .ignore_pmdown_time = 1,
  5851. /* this dainlink has playback support */
  5852. .id = MSM_FRONTEND_DAI_MULTIMEDIA13,
  5853. },
  5854. {/* hw:x,31 */
  5855. .name = MSM_DAILINK_NAME(Compress7),
  5856. .stream_name = "Compress7",
  5857. .cpu_dai_name = "MultiMedia14",
  5858. .platform_name = "msm-compress-dsp",
  5859. .dynamic = 1,
  5860. .dpcm_playback = 1,
  5861. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5862. SND_SOC_DPCM_TRIGGER_POST},
  5863. .codec_dai_name = "snd-soc-dummy-dai",
  5864. .codec_name = "snd-soc-dummy",
  5865. .ignore_suspend = 1,
  5866. .ignore_pmdown_time = 1,
  5867. /* this dainlink has playback support */
  5868. .id = MSM_FRONTEND_DAI_MULTIMEDIA14,
  5869. },
  5870. {/* hw:x,32 */
  5871. .name = MSM_DAILINK_NAME(Compress8),
  5872. .stream_name = "Compress8",
  5873. .cpu_dai_name = "MultiMedia15",
  5874. .platform_name = "msm-compress-dsp",
  5875. .dynamic = 1,
  5876. .dpcm_playback = 1,
  5877. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5878. SND_SOC_DPCM_TRIGGER_POST},
  5879. .codec_dai_name = "snd-soc-dummy-dai",
  5880. .codec_name = "snd-soc-dummy",
  5881. .ignore_suspend = 1,
  5882. .ignore_pmdown_time = 1,
  5883. /* this dainlink has playback support */
  5884. .id = MSM_FRONTEND_DAI_MULTIMEDIA15,
  5885. },
  5886. {/* hw:x,33 */
  5887. .name = MSM_DAILINK_NAME(ULL_NOIRQ_2),
  5888. .stream_name = "MM_NOIRQ_2",
  5889. .cpu_dai_name = "MultiMedia16",
  5890. .platform_name = "msm-pcm-dsp-noirq",
  5891. .dynamic = 1,
  5892. .dpcm_playback = 1,
  5893. .dpcm_capture = 1,
  5894. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5895. SND_SOC_DPCM_TRIGGER_POST},
  5896. .codec_dai_name = "snd-soc-dummy-dai",
  5897. .codec_name = "snd-soc-dummy",
  5898. .ignore_suspend = 1,
  5899. .ignore_pmdown_time = 1,
  5900. /* this dainlink has playback support */
  5901. .id = MSM_FRONTEND_DAI_MULTIMEDIA16,
  5902. },
  5903. {/* hw:x,34 */
  5904. .name = "SLIMBUS_8 Hostless",
  5905. .stream_name = "SLIMBUS8_HOSTLESS Capture",
  5906. .cpu_dai_name = "SLIMBUS8_HOSTLESS",
  5907. .platform_name = "msm-pcm-hostless",
  5908. .dynamic = 1,
  5909. .dpcm_capture = 1,
  5910. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5911. SND_SOC_DPCM_TRIGGER_POST},
  5912. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5913. .ignore_suspend = 1,
  5914. .codec_dai_name = "snd-soc-dummy-dai",
  5915. .codec_name = "snd-soc-dummy",
  5916. },
  5917. {/* hw:x,35 */
  5918. .name = "CDC_DMA Hostless",
  5919. .stream_name = "CDC_DMA Hostless",
  5920. .cpu_dai_name = "CDC_DMA_HOSTLESS",
  5921. .platform_name = "msm-pcm-hostless",
  5922. .dynamic = 1,
  5923. .dpcm_playback = 1,
  5924. .dpcm_capture = 1,
  5925. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5926. SND_SOC_DPCM_TRIGGER_POST},
  5927. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5928. .ignore_suspend = 1,
  5929. /* this dailink has playback support */
  5930. .ignore_pmdown_time = 1,
  5931. .codec_dai_name = "snd-soc-dummy-dai",
  5932. .codec_name = "snd-soc-dummy",
  5933. },
  5934. {/* hw:x,36 */
  5935. .name = "TX3_CDC_DMA Hostless",
  5936. .stream_name = "TX3_CDC_DMA Hostless",
  5937. .cpu_dai_name = "TX3_CDC_DMA_HOSTLESS",
  5938. .platform_name = "msm-pcm-hostless",
  5939. .dynamic = 1,
  5940. .dpcm_capture = 1,
  5941. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5942. SND_SOC_DPCM_TRIGGER_POST},
  5943. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5944. .ignore_suspend = 1,
  5945. .codec_dai_name = "snd-soc-dummy-dai",
  5946. .codec_name = "snd-soc-dummy",
  5947. },
  5948. };
  5949. static struct snd_soc_dai_link msm_tavil_fe_dai_links[] = {
  5950. {/* hw:x,37 */
  5951. .name = LPASS_BE_SLIMBUS_4_TX,
  5952. .stream_name = "Slimbus4 Capture",
  5953. .cpu_dai_name = "msm-dai-q6-dev.16393",
  5954. .platform_name = "msm-pcm-hostless",
  5955. .codec_name = "tavil_codec",
  5956. .codec_dai_name = "tavil_vifeedback",
  5957. .id = MSM_BACKEND_DAI_SLIMBUS_4_TX,
  5958. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5959. .ops = &msm_be_ops,
  5960. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5961. .ignore_suspend = 1,
  5962. },
  5963. /* Ultrasound RX DAI Link */
  5964. {/* hw:x,38 */
  5965. .name = "SLIMBUS_2 Hostless Playback",
  5966. .stream_name = "SLIMBUS_2 Hostless Playback",
  5967. .cpu_dai_name = "msm-dai-q6-dev.16388",
  5968. .platform_name = "msm-pcm-hostless",
  5969. .codec_name = "tavil_codec",
  5970. .codec_dai_name = "tavil_rx2",
  5971. .ignore_suspend = 1,
  5972. .ignore_pmdown_time = 1,
  5973. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5974. .ops = &msm_slimbus_2_be_ops,
  5975. },
  5976. /* Ultrasound TX DAI Link */
  5977. {/* hw:x,39 */
  5978. .name = "SLIMBUS_2 Hostless Capture",
  5979. .stream_name = "SLIMBUS_2 Hostless Capture",
  5980. .cpu_dai_name = "msm-dai-q6-dev.16389",
  5981. .platform_name = "msm-pcm-hostless",
  5982. .codec_name = "tavil_codec",
  5983. .codec_dai_name = "tavil_tx2",
  5984. .ignore_suspend = 1,
  5985. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  5986. .ops = &msm_slimbus_2_be_ops,
  5987. },
  5988. };
  5989. static struct snd_soc_dai_link msm_int_compress_capture_dai[] = {
  5990. {
  5991. .name = "Compress9",
  5992. .stream_name = "Compress9",
  5993. .cpu_dai_name = "MultiMedia17",
  5994. .platform_name = "msm-compress-dsp",
  5995. .dynamic = 1,
  5996. .dpcm_capture = 1,
  5997. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5998. SND_SOC_DPCM_TRIGGER_POST},
  5999. .codec_dai_name = "snd-soc-dummy-dai",
  6000. .codec_name = "snd-soc-dummy",
  6001. .ignore_suspend = 1,
  6002. .id = MSM_FRONTEND_DAI_MULTIMEDIA17,
  6003. },
  6004. {
  6005. .name = "Compress10",
  6006. .stream_name = "Compress10",
  6007. .cpu_dai_name = "MultiMedia18",
  6008. .platform_name = "msm-compress-dsp",
  6009. .dynamic = 1,
  6010. .dpcm_capture = 1,
  6011. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  6012. SND_SOC_DPCM_TRIGGER_POST},
  6013. .codec_dai_name = "snd-soc-dummy-dai",
  6014. .codec_name = "snd-soc-dummy",
  6015. .ignore_suspend = 1,
  6016. .id = MSM_FRONTEND_DAI_MULTIMEDIA18,
  6017. },
  6018. {
  6019. .name = "Compress11",
  6020. .stream_name = "Compress11",
  6021. .cpu_dai_name = "MultiMedia19",
  6022. .platform_name = "msm-compress-dsp",
  6023. .dynamic = 1,
  6024. .dpcm_capture = 1,
  6025. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  6026. SND_SOC_DPCM_TRIGGER_POST},
  6027. .codec_dai_name = "snd-soc-dummy-dai",
  6028. .codec_name = "snd-soc-dummy",
  6029. .ignore_suspend = 1,
  6030. .id = MSM_FRONTEND_DAI_MULTIMEDIA19,
  6031. },
  6032. {
  6033. .name = "Compress12",
  6034. .stream_name = "Compress12",
  6035. .cpu_dai_name = "MultiMedia28",
  6036. .platform_name = "msm-compress-dsp",
  6037. .dynamic = 1,
  6038. .dpcm_capture = 1,
  6039. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  6040. SND_SOC_DPCM_TRIGGER_POST},
  6041. .codec_dai_name = "snd-soc-dummy-dai",
  6042. .codec_name = "snd-soc-dummy",
  6043. .ignore_suspend = 1,
  6044. .id = MSM_FRONTEND_DAI_MULTIMEDIA28,
  6045. },
  6046. {
  6047. .name = "Compress13",
  6048. .stream_name = "Compress13",
  6049. .cpu_dai_name = "MultiMedia29",
  6050. .platform_name = "msm-compress-dsp",
  6051. .dynamic = 1,
  6052. .dpcm_capture = 1,
  6053. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  6054. SND_SOC_DPCM_TRIGGER_POST},
  6055. .codec_dai_name = "snd-soc-dummy-dai",
  6056. .codec_name = "snd-soc-dummy",
  6057. .ignore_suspend = 1,
  6058. .id = MSM_FRONTEND_DAI_MULTIMEDIA29,
  6059. },
  6060. };
  6061. static struct snd_soc_dai_link msm_bolero_fe_dai_links[] = {
  6062. {/* hw:x,37 */
  6063. .name = LPASS_BE_WSA_CDC_DMA_TX_0,
  6064. .stream_name = "WSA CDC DMA0 Capture",
  6065. .cpu_dai_name = "msm-dai-cdc-dma-dev.45057",
  6066. .platform_name = "msm-pcm-hostless",
  6067. .codec_name = "bolero_codec",
  6068. .codec_dai_name = "wsa_macro_vifeedback",
  6069. .id = MSM_BACKEND_DAI_WSA_CDC_DMA_TX_0,
  6070. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6071. .ignore_suspend = 1,
  6072. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  6073. .ops = &msm_cdc_dma_be_ops,
  6074. },
  6075. };
  6076. static struct snd_soc_dai_link msm_tasha_fe_dai_links[] = {
  6077. /* tasha_vifeedback for speaker protection */
  6078. {
  6079. .name = LPASS_BE_SLIMBUS_4_TX,
  6080. .stream_name = "Slimbus4 Capture",
  6081. .cpu_dai_name = "msm-dai-q6-dev.16393",
  6082. .platform_name = "msm-pcm-hostless",
  6083. .codec_name = "tasha_codec",
  6084. .codec_dai_name = "tasha_vifeedback",
  6085. .id = MSM_BACKEND_DAI_SLIMBUS_4_TX,
  6086. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6087. .ops = &msm_be_ops,
  6088. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  6089. .ignore_suspend = 1,
  6090. },
  6091. /* Ultrasound RX DAI Link */
  6092. {
  6093. .name = "SLIMBUS_2 Hostless Playback",
  6094. .stream_name = "SLIMBUS_2 Hostless Playback",
  6095. .cpu_dai_name = "msm-dai-q6-dev.16388",
  6096. .platform_name = "msm-pcm-hostless",
  6097. .codec_name = "tasha_codec",
  6098. .codec_dai_name = "tasha_rx2",
  6099. .ignore_suspend = 1,
  6100. .dpcm_playback = 1,
  6101. .dpcm_capture = 1,
  6102. .ignore_pmdown_time = 1,
  6103. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  6104. .ops = &msm_slimbus_2_be_ops,
  6105. },
  6106. /* Ultrasound TX DAI Link */
  6107. {
  6108. .name = "SLIMBUS_2 Hostless Capture",
  6109. .stream_name = "SLIMBUS_2 Hostless Capture",
  6110. .cpu_dai_name = "msm-dai-q6-dev.16389",
  6111. .platform_name = "msm-pcm-hostless",
  6112. .codec_name = "tasha_codec",
  6113. .codec_dai_name = "tasha_tx2",
  6114. .ignore_suspend = 1,
  6115. .dpcm_capture = 1,
  6116. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  6117. .ops = &msm_slimbus_2_be_ops,
  6118. },
  6119. /* CPE LSM direct dai-link */
  6120. {
  6121. .name = "CPE Listen service",
  6122. .stream_name = "CPE Listen Audio Service",
  6123. .cpu_dai_name = "msm-dai-slim",
  6124. .platform_name = "msm-cpe-lsm",
  6125. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  6126. SND_SOC_DPCM_TRIGGER_POST},
  6127. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  6128. .ignore_suspend = 1,
  6129. .dpcm_capture = 1,
  6130. .codec_dai_name = "tasha_mad1",
  6131. .codec_name = "tasha_codec",
  6132. .ops = &msm_ext_cpe_ops,
  6133. },
  6134. {
  6135. .name = "SLIMBUS_6 Hostless Playback",
  6136. .stream_name = "SLIMBUS_6 Hostless",
  6137. .cpu_dai_name = "SLIMBUS6_HOSTLESS",
  6138. .platform_name = "msm-pcm-hostless",
  6139. .dynamic = 1,
  6140. .dpcm_playback = 1,
  6141. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  6142. SND_SOC_DPCM_TRIGGER_POST},
  6143. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  6144. .ignore_suspend = 1,
  6145. /* this dailink has playback support */
  6146. .ignore_pmdown_time = 1,
  6147. .codec_dai_name = "snd-soc-dummy-dai",
  6148. .codec_name = "snd-soc-dummy",
  6149. },
  6150. /* CPE LSM EC PP direct dai-link */
  6151. {
  6152. .name = "CPE Listen service ECPP",
  6153. .stream_name = "CPE Listen Audio Service ECPP",
  6154. .cpu_dai_name = "CPE_LSM_NOHOST",
  6155. .platform_name = "msm-cpe-lsm.3",
  6156. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  6157. SND_SOC_DPCM_TRIGGER_POST},
  6158. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  6159. .ignore_suspend = 1,
  6160. .ignore_pmdown_time = 1,
  6161. .codec_dai_name = "tasha_cpe",
  6162. .codec_name = "tasha_codec",
  6163. },
  6164. };
  6165. static struct snd_soc_dai_link msm_common_misc_fe_dai_links[] = {
  6166. {
  6167. .name = MSM_DAILINK_NAME(ASM Loopback),
  6168. .stream_name = "MultiMedia6",
  6169. .cpu_dai_name = "MultiMedia6",
  6170. .platform_name = "msm-pcm-loopback",
  6171. .dynamic = 1,
  6172. .dpcm_playback = 1,
  6173. .dpcm_capture = 1,
  6174. .codec_dai_name = "snd-soc-dummy-dai",
  6175. .codec_name = "snd-soc-dummy",
  6176. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  6177. SND_SOC_DPCM_TRIGGER_POST},
  6178. .ignore_suspend = 1,
  6179. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  6180. .ignore_pmdown_time = 1,
  6181. .id = MSM_FRONTEND_DAI_MULTIMEDIA6,
  6182. },
  6183. {
  6184. .name = "USB Audio Hostless",
  6185. .stream_name = "USB Audio Hostless",
  6186. .cpu_dai_name = "USBAUDIO_HOSTLESS",
  6187. .platform_name = "msm-pcm-hostless",
  6188. .dynamic = 1,
  6189. .dpcm_playback = 1,
  6190. .dpcm_capture = 1,
  6191. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  6192. SND_SOC_DPCM_TRIGGER_POST},
  6193. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  6194. .ignore_suspend = 1,
  6195. .ignore_pmdown_time = 1,
  6196. .codec_dai_name = "snd-soc-dummy-dai",
  6197. .codec_name = "snd-soc-dummy",
  6198. },
  6199. };
  6200. static struct snd_soc_dai_link msm_common_be_dai_links[] = {
  6201. /* Backend AFE DAI Links */
  6202. {
  6203. .name = LPASS_BE_AFE_PCM_RX,
  6204. .stream_name = "AFE Playback",
  6205. .cpu_dai_name = "msm-dai-q6-dev.224",
  6206. .platform_name = "msm-pcm-routing",
  6207. .codec_name = "msm-stub-codec.1",
  6208. .codec_dai_name = "msm-stub-rx",
  6209. .no_pcm = 1,
  6210. .dpcm_playback = 1,
  6211. .id = MSM_BACKEND_DAI_AFE_PCM_RX,
  6212. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6213. /* this dainlink has playback support */
  6214. .ignore_pmdown_time = 1,
  6215. .ignore_suspend = 1,
  6216. },
  6217. {
  6218. .name = LPASS_BE_AFE_PCM_TX,
  6219. .stream_name = "AFE Capture",
  6220. .cpu_dai_name = "msm-dai-q6-dev.225",
  6221. .platform_name = "msm-pcm-routing",
  6222. .codec_name = "msm-stub-codec.1",
  6223. .codec_dai_name = "msm-stub-tx",
  6224. .no_pcm = 1,
  6225. .dpcm_capture = 1,
  6226. .id = MSM_BACKEND_DAI_AFE_PCM_TX,
  6227. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6228. .ignore_suspend = 1,
  6229. },
  6230. /* Incall Record Uplink BACK END DAI Link */
  6231. {
  6232. .name = LPASS_BE_INCALL_RECORD_TX,
  6233. .stream_name = "Voice Uplink Capture",
  6234. .cpu_dai_name = "msm-dai-q6-dev.32772",
  6235. .platform_name = "msm-pcm-routing",
  6236. .codec_name = "msm-stub-codec.1",
  6237. .codec_dai_name = "msm-stub-tx",
  6238. .no_pcm = 1,
  6239. .dpcm_capture = 1,
  6240. .id = MSM_BACKEND_DAI_INCALL_RECORD_TX,
  6241. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6242. .ignore_suspend = 1,
  6243. },
  6244. /* Incall Record Downlink BACK END DAI Link */
  6245. {
  6246. .name = LPASS_BE_INCALL_RECORD_RX,
  6247. .stream_name = "Voice Downlink Capture",
  6248. .cpu_dai_name = "msm-dai-q6-dev.32771",
  6249. .platform_name = "msm-pcm-routing",
  6250. .codec_name = "msm-stub-codec.1",
  6251. .codec_dai_name = "msm-stub-tx",
  6252. .no_pcm = 1,
  6253. .dpcm_capture = 1,
  6254. .id = MSM_BACKEND_DAI_INCALL_RECORD_RX,
  6255. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6256. .ignore_suspend = 1,
  6257. },
  6258. /* Incall Music BACK END DAI Link */
  6259. {
  6260. .name = LPASS_BE_VOICE_PLAYBACK_TX,
  6261. .stream_name = "Voice Farend Playback",
  6262. .cpu_dai_name = "msm-dai-q6-dev.32773",
  6263. .platform_name = "msm-pcm-routing",
  6264. .codec_name = "msm-stub-codec.1",
  6265. .codec_dai_name = "msm-stub-rx",
  6266. .no_pcm = 1,
  6267. .dpcm_playback = 1,
  6268. .id = MSM_BACKEND_DAI_VOICE_PLAYBACK_TX,
  6269. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6270. .ignore_suspend = 1,
  6271. .ignore_pmdown_time = 1,
  6272. },
  6273. /* Incall Music 2 BACK END DAI Link */
  6274. {
  6275. .name = LPASS_BE_VOICE2_PLAYBACK_TX,
  6276. .stream_name = "Voice2 Farend Playback",
  6277. .cpu_dai_name = "msm-dai-q6-dev.32770",
  6278. .platform_name = "msm-pcm-routing",
  6279. .codec_name = "msm-stub-codec.1",
  6280. .codec_dai_name = "msm-stub-rx",
  6281. .no_pcm = 1,
  6282. .dpcm_playback = 1,
  6283. .id = MSM_BACKEND_DAI_VOICE2_PLAYBACK_TX,
  6284. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6285. .ignore_suspend = 1,
  6286. .ignore_pmdown_time = 1,
  6287. },
  6288. {
  6289. .name = LPASS_BE_USB_AUDIO_RX,
  6290. .stream_name = "USB Audio Playback",
  6291. .cpu_dai_name = "msm-dai-q6-dev.28672",
  6292. .platform_name = "msm-pcm-routing",
  6293. .codec_name = "msm-stub-codec.1",
  6294. .codec_dai_name = "msm-stub-rx",
  6295. .no_pcm = 1,
  6296. .dpcm_playback = 1,
  6297. .id = MSM_BACKEND_DAI_USB_RX,
  6298. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6299. .ignore_pmdown_time = 1,
  6300. .ignore_suspend = 1,
  6301. },
  6302. {
  6303. .name = LPASS_BE_USB_AUDIO_TX,
  6304. .stream_name = "USB Audio Capture",
  6305. .cpu_dai_name = "msm-dai-q6-dev.28673",
  6306. .platform_name = "msm-pcm-routing",
  6307. .codec_name = "msm-stub-codec.1",
  6308. .codec_dai_name = "msm-stub-tx",
  6309. .no_pcm = 1,
  6310. .dpcm_capture = 1,
  6311. .id = MSM_BACKEND_DAI_USB_TX,
  6312. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6313. .ignore_suspend = 1,
  6314. },
  6315. {
  6316. .name = LPASS_BE_PRI_TDM_RX_0,
  6317. .stream_name = "Primary TDM0 Playback",
  6318. .cpu_dai_name = "msm-dai-q6-tdm.36864",
  6319. .platform_name = "msm-pcm-routing",
  6320. .codec_name = "msm-stub-codec.1",
  6321. .codec_dai_name = "msm-stub-rx",
  6322. .no_pcm = 1,
  6323. .dpcm_playback = 1,
  6324. .id = MSM_BACKEND_DAI_PRI_TDM_RX_0,
  6325. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6326. .ops = &sm6150_tdm_be_ops,
  6327. .ignore_suspend = 1,
  6328. .ignore_pmdown_time = 1,
  6329. },
  6330. {
  6331. .name = LPASS_BE_PRI_TDM_TX_0,
  6332. .stream_name = "Primary TDM0 Capture",
  6333. .cpu_dai_name = "msm-dai-q6-tdm.36865",
  6334. .platform_name = "msm-pcm-routing",
  6335. .codec_name = "msm-stub-codec.1",
  6336. .codec_dai_name = "msm-stub-tx",
  6337. .no_pcm = 1,
  6338. .dpcm_capture = 1,
  6339. .id = MSM_BACKEND_DAI_PRI_TDM_TX_0,
  6340. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6341. .ops = &sm6150_tdm_be_ops,
  6342. .ignore_suspend = 1,
  6343. },
  6344. {
  6345. .name = LPASS_BE_SEC_TDM_RX_0,
  6346. .stream_name = "Secondary TDM0 Playback",
  6347. .cpu_dai_name = "msm-dai-q6-tdm.36880",
  6348. .platform_name = "msm-pcm-routing",
  6349. .codec_name = "msm-stub-codec.1",
  6350. .codec_dai_name = "msm-stub-rx",
  6351. .no_pcm = 1,
  6352. .dpcm_playback = 1,
  6353. .id = MSM_BACKEND_DAI_SEC_TDM_RX_0,
  6354. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6355. .ops = &sm6150_tdm_be_ops,
  6356. .ignore_suspend = 1,
  6357. .ignore_pmdown_time = 1,
  6358. },
  6359. {
  6360. .name = LPASS_BE_SEC_TDM_TX_0,
  6361. .stream_name = "Secondary TDM0 Capture",
  6362. .cpu_dai_name = "msm-dai-q6-tdm.36881",
  6363. .platform_name = "msm-pcm-routing",
  6364. .codec_name = "msm-stub-codec.1",
  6365. .codec_dai_name = "msm-stub-tx",
  6366. .no_pcm = 1,
  6367. .dpcm_capture = 1,
  6368. .id = MSM_BACKEND_DAI_SEC_TDM_TX_0,
  6369. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6370. .ops = &sm6150_tdm_be_ops,
  6371. .ignore_suspend = 1,
  6372. },
  6373. {
  6374. .name = LPASS_BE_TERT_TDM_RX_0,
  6375. .stream_name = "Tertiary TDM0 Playback",
  6376. .cpu_dai_name = "msm-dai-q6-tdm.36896",
  6377. .platform_name = "msm-pcm-routing",
  6378. .codec_name = "msm-stub-codec.1",
  6379. .codec_dai_name = "msm-stub-rx",
  6380. .no_pcm = 1,
  6381. .dpcm_playback = 1,
  6382. .id = MSM_BACKEND_DAI_TERT_TDM_RX_0,
  6383. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6384. .ops = &sm6150_tdm_be_ops,
  6385. .ignore_suspend = 1,
  6386. .ignore_pmdown_time = 1,
  6387. },
  6388. {
  6389. .name = LPASS_BE_TERT_TDM_TX_0,
  6390. .stream_name = "Tertiary TDM0 Capture",
  6391. .cpu_dai_name = "msm-dai-q6-tdm.36897",
  6392. .platform_name = "msm-pcm-routing",
  6393. .codec_name = "msm-stub-codec.1",
  6394. .codec_dai_name = "msm-stub-tx",
  6395. .no_pcm = 1,
  6396. .dpcm_capture = 1,
  6397. .id = MSM_BACKEND_DAI_TERT_TDM_TX_0,
  6398. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6399. .ops = &sm6150_tdm_be_ops,
  6400. .ignore_suspend = 1,
  6401. },
  6402. {
  6403. .name = LPASS_BE_QUAT_TDM_RX_0,
  6404. .stream_name = "Quaternary TDM0 Playback",
  6405. .cpu_dai_name = "msm-dai-q6-tdm.36912",
  6406. .platform_name = "msm-pcm-routing",
  6407. .codec_name = "msm-stub-codec.1",
  6408. .codec_dai_name = "msm-stub-rx",
  6409. .no_pcm = 1,
  6410. .dpcm_playback = 1,
  6411. .id = MSM_BACKEND_DAI_QUAT_TDM_RX_0,
  6412. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6413. .ops = &sm6150_tdm_be_ops,
  6414. .ignore_suspend = 1,
  6415. .ignore_pmdown_time = 1,
  6416. },
  6417. {
  6418. .name = LPASS_BE_QUAT_TDM_TX_0,
  6419. .stream_name = "Quaternary TDM0 Capture",
  6420. .cpu_dai_name = "msm-dai-q6-tdm.36913",
  6421. .platform_name = "msm-pcm-routing",
  6422. .codec_name = "msm-stub-codec.1",
  6423. .codec_dai_name = "msm-stub-tx",
  6424. .no_pcm = 1,
  6425. .dpcm_capture = 1,
  6426. .id = MSM_BACKEND_DAI_QUAT_TDM_TX_0,
  6427. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6428. .ops = &sm6150_tdm_be_ops,
  6429. .ignore_suspend = 1,
  6430. },
  6431. {
  6432. .name = LPASS_BE_QUIN_TDM_RX_0,
  6433. .stream_name = "Quinary TDM0 Playback",
  6434. .cpu_dai_name = "msm-dai-q6-tdm.36928",
  6435. .platform_name = "msm-pcm-routing",
  6436. .codec_name = "msm-stub-codec.1",
  6437. .codec_dai_name = "msm-stub-rx",
  6438. .no_pcm = 1,
  6439. .dpcm_playback = 1,
  6440. .id = MSM_BACKEND_DAI_QUIN_TDM_RX_0,
  6441. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6442. .ops = &sm6150_tdm_be_ops,
  6443. .ignore_suspend = 1,
  6444. .ignore_pmdown_time = 1,
  6445. },
  6446. {
  6447. .name = LPASS_BE_QUIN_TDM_TX_0,
  6448. .stream_name = "Quinary TDM0 Capture",
  6449. .cpu_dai_name = "msm-dai-q6-tdm.36929",
  6450. .platform_name = "msm-pcm-routing",
  6451. .codec_name = "msm-stub-codec.1",
  6452. .codec_dai_name = "msm-stub-tx",
  6453. .no_pcm = 1,
  6454. .dpcm_capture = 1,
  6455. .id = MSM_BACKEND_DAI_QUIN_TDM_TX_0,
  6456. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6457. .ops = &sm6150_tdm_be_ops,
  6458. .ignore_suspend = 1,
  6459. },
  6460. };
  6461. static struct snd_soc_dai_link msm_tavil_be_dai_links[] = {
  6462. {
  6463. .name = LPASS_BE_SLIMBUS_0_RX,
  6464. .stream_name = "Slimbus Playback",
  6465. .cpu_dai_name = "msm-dai-q6-dev.16384",
  6466. .platform_name = "msm-pcm-routing",
  6467. .codec_name = "tavil_codec",
  6468. .codec_dai_name = "tavil_rx1",
  6469. .no_pcm = 1,
  6470. .dpcm_playback = 1,
  6471. .id = MSM_BACKEND_DAI_SLIMBUS_0_RX,
  6472. .init = &msm_audrx_tavil_init,
  6473. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6474. /* this dainlink has playback support */
  6475. .ignore_pmdown_time = 1,
  6476. .ignore_suspend = 1,
  6477. .ops = &msm_be_ops,
  6478. },
  6479. {
  6480. .name = LPASS_BE_SLIMBUS_0_TX,
  6481. .stream_name = "Slimbus Capture",
  6482. .cpu_dai_name = "msm-dai-q6-dev.16385",
  6483. .platform_name = "msm-pcm-routing",
  6484. .codec_name = "tavil_codec",
  6485. .codec_dai_name = "tavil_tx1",
  6486. .no_pcm = 1,
  6487. .dpcm_capture = 1,
  6488. .id = MSM_BACKEND_DAI_SLIMBUS_0_TX,
  6489. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6490. .ignore_suspend = 1,
  6491. .ops = &msm_be_ops,
  6492. },
  6493. {
  6494. .name = LPASS_BE_SLIMBUS_1_RX,
  6495. .stream_name = "Slimbus1 Playback",
  6496. .cpu_dai_name = "msm-dai-q6-dev.16386",
  6497. .platform_name = "msm-pcm-routing",
  6498. .codec_name = "tavil_codec",
  6499. .codec_dai_name = "tavil_rx1",
  6500. .no_pcm = 1,
  6501. .dpcm_playback = 1,
  6502. .id = MSM_BACKEND_DAI_SLIMBUS_1_RX,
  6503. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6504. .ops = &msm_be_ops,
  6505. /* dai link has playback support */
  6506. .ignore_pmdown_time = 1,
  6507. .ignore_suspend = 1,
  6508. },
  6509. {
  6510. .name = LPASS_BE_SLIMBUS_1_TX,
  6511. .stream_name = "Slimbus1 Capture",
  6512. .cpu_dai_name = "msm-dai-q6-dev.16387",
  6513. .platform_name = "msm-pcm-routing",
  6514. .codec_name = "tavil_codec",
  6515. .codec_dai_name = "tavil_tx3",
  6516. .no_pcm = 1,
  6517. .dpcm_capture = 1,
  6518. .id = MSM_BACKEND_DAI_SLIMBUS_1_TX,
  6519. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6520. .ops = &msm_be_ops,
  6521. .ignore_suspend = 1,
  6522. },
  6523. {
  6524. .name = LPASS_BE_SLIMBUS_2_RX,
  6525. .stream_name = "Slimbus2 Playback",
  6526. .cpu_dai_name = "msm-dai-q6-dev.16388",
  6527. .platform_name = "msm-pcm-routing",
  6528. .codec_name = "tavil_codec",
  6529. .codec_dai_name = "tavil_rx2",
  6530. .no_pcm = 1,
  6531. .dpcm_playback = 1,
  6532. .id = MSM_BACKEND_DAI_SLIMBUS_2_RX,
  6533. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6534. .ops = &msm_be_ops,
  6535. .ignore_pmdown_time = 1,
  6536. .ignore_suspend = 1,
  6537. },
  6538. {
  6539. .name = LPASS_BE_SLIMBUS_3_RX,
  6540. .stream_name = "Slimbus3 Playback",
  6541. .cpu_dai_name = "msm-dai-q6-dev.16390",
  6542. .platform_name = "msm-pcm-routing",
  6543. .codec_name = "tavil_codec",
  6544. .codec_dai_name = "tavil_rx1",
  6545. .no_pcm = 1,
  6546. .dpcm_playback = 1,
  6547. .id = MSM_BACKEND_DAI_SLIMBUS_3_RX,
  6548. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6549. .ops = &msm_be_ops,
  6550. /* dai link has playback support */
  6551. .ignore_pmdown_time = 1,
  6552. .ignore_suspend = 1,
  6553. },
  6554. {
  6555. .name = LPASS_BE_SLIMBUS_3_TX,
  6556. .stream_name = "Slimbus3 Capture",
  6557. .cpu_dai_name = "msm-dai-q6-dev.16391",
  6558. .platform_name = "msm-pcm-routing",
  6559. .codec_name = "tavil_codec",
  6560. .codec_dai_name = "tavil_tx1",
  6561. .no_pcm = 1,
  6562. .dpcm_capture = 1,
  6563. .id = MSM_BACKEND_DAI_SLIMBUS_3_TX,
  6564. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6565. .ops = &msm_be_ops,
  6566. .ignore_suspend = 1,
  6567. },
  6568. {
  6569. .name = LPASS_BE_SLIMBUS_4_RX,
  6570. .stream_name = "Slimbus4 Playback",
  6571. .cpu_dai_name = "msm-dai-q6-dev.16392",
  6572. .platform_name = "msm-pcm-routing",
  6573. .codec_name = "tavil_codec",
  6574. .codec_dai_name = "tavil_rx1",
  6575. .no_pcm = 1,
  6576. .dpcm_playback = 1,
  6577. .id = MSM_BACKEND_DAI_SLIMBUS_4_RX,
  6578. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6579. .ops = &msm_be_ops,
  6580. /* dai link has playback support */
  6581. .ignore_pmdown_time = 1,
  6582. .ignore_suspend = 1,
  6583. },
  6584. {
  6585. .name = LPASS_BE_SLIMBUS_5_RX,
  6586. .stream_name = "Slimbus5 Playback",
  6587. .cpu_dai_name = "msm-dai-q6-dev.16394",
  6588. .platform_name = "msm-pcm-routing",
  6589. .codec_name = "tavil_codec",
  6590. .codec_dai_name = "tavil_rx3",
  6591. .no_pcm = 1,
  6592. .dpcm_playback = 1,
  6593. .id = MSM_BACKEND_DAI_SLIMBUS_5_RX,
  6594. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6595. .ops = &msm_be_ops,
  6596. /* dai link has playback support */
  6597. .ignore_pmdown_time = 1,
  6598. .ignore_suspend = 1,
  6599. },
  6600. /* MAD BE */
  6601. {
  6602. .name = LPASS_BE_SLIMBUS_5_TX,
  6603. .stream_name = "Slimbus5 Capture",
  6604. .cpu_dai_name = "msm-dai-q6-dev.16395",
  6605. .platform_name = "msm-pcm-routing",
  6606. .codec_name = "tavil_codec",
  6607. .codec_dai_name = "tavil_mad1",
  6608. .no_pcm = 1,
  6609. .dpcm_capture = 1,
  6610. .id = MSM_BACKEND_DAI_SLIMBUS_5_TX,
  6611. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6612. .ops = &msm_be_ops,
  6613. .ignore_suspend = 1,
  6614. },
  6615. {
  6616. .name = LPASS_BE_SLIMBUS_6_RX,
  6617. .stream_name = "Slimbus6 Playback",
  6618. .cpu_dai_name = "msm-dai-q6-dev.16396",
  6619. .platform_name = "msm-pcm-routing",
  6620. .codec_name = "tavil_codec",
  6621. .codec_dai_name = "tavil_rx4",
  6622. .no_pcm = 1,
  6623. .dpcm_playback = 1,
  6624. .id = MSM_BACKEND_DAI_SLIMBUS_6_RX,
  6625. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6626. .ops = &msm_be_ops,
  6627. /* dai link has playback support */
  6628. .ignore_pmdown_time = 1,
  6629. .ignore_suspend = 1,
  6630. },
  6631. /* Slimbus VI Recording */
  6632. {
  6633. .name = LPASS_BE_SLIMBUS_TX_VI,
  6634. .stream_name = "Slimbus4 Capture",
  6635. .cpu_dai_name = "msm-dai-q6-dev.16393",
  6636. .platform_name = "msm-pcm-routing",
  6637. .codec_name = "tavil_codec",
  6638. .codec_dai_name = "tavil_vifeedback",
  6639. .id = MSM_BACKEND_DAI_SLIMBUS_4_TX,
  6640. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6641. .ops = &msm_be_ops,
  6642. .ignore_suspend = 1,
  6643. .no_pcm = 1,
  6644. .dpcm_capture = 1,
  6645. },
  6646. };
  6647. static struct snd_soc_dai_link msm_tasha_be_dai_links[] = {
  6648. /* Backend DAI Links */
  6649. {
  6650. .name = LPASS_BE_SLIMBUS_0_RX,
  6651. .stream_name = "Slimbus Playback",
  6652. .cpu_dai_name = "msm-dai-q6-dev.16384",
  6653. .platform_name = "msm-pcm-routing",
  6654. .codec_name = "tasha_codec",
  6655. .codec_dai_name = "tasha_mix_rx1",
  6656. .no_pcm = 1,
  6657. .dpcm_playback = 1,
  6658. .id = MSM_BACKEND_DAI_SLIMBUS_0_RX,
  6659. .init = &msm_audrx_tasha_init,
  6660. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6661. /* this dainlink has playback support */
  6662. .ignore_pmdown_time = 1,
  6663. .ignore_suspend = 1,
  6664. .ops = &msm_be_ops,
  6665. },
  6666. {
  6667. .name = LPASS_BE_SLIMBUS_0_TX,
  6668. .stream_name = "Slimbus Capture",
  6669. .cpu_dai_name = "msm-dai-q6-dev.16385",
  6670. .platform_name = "msm-pcm-routing",
  6671. .codec_name = "tasha_codec",
  6672. .codec_dai_name = "tasha_tx1",
  6673. .no_pcm = 1,
  6674. .dpcm_capture = 1,
  6675. .id = MSM_BACKEND_DAI_SLIMBUS_0_TX,
  6676. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6677. .ignore_suspend = 1,
  6678. .ops = &msm_be_ops,
  6679. },
  6680. {
  6681. .name = LPASS_BE_SLIMBUS_1_RX,
  6682. .stream_name = "Slimbus1 Playback",
  6683. .cpu_dai_name = "msm-dai-q6-dev.16386",
  6684. .platform_name = "msm-pcm-routing",
  6685. .codec_name = "tasha_codec",
  6686. .codec_dai_name = "tasha_mix_rx1",
  6687. .no_pcm = 1,
  6688. .dpcm_playback = 1,
  6689. .id = MSM_BACKEND_DAI_SLIMBUS_1_RX,
  6690. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6691. .ops = &msm_be_ops,
  6692. /* dai link has playback support */
  6693. .ignore_pmdown_time = 1,
  6694. .ignore_suspend = 1,
  6695. },
  6696. {
  6697. .name = LPASS_BE_SLIMBUS_1_TX,
  6698. .stream_name = "Slimbus1 Capture",
  6699. .cpu_dai_name = "msm-dai-q6-dev.16387",
  6700. .platform_name = "msm-pcm-routing",
  6701. .codec_name = "tasha_codec",
  6702. .codec_dai_name = "tasha_tx3",
  6703. .no_pcm = 1,
  6704. .dpcm_capture = 1,
  6705. .id = MSM_BACKEND_DAI_SLIMBUS_1_TX,
  6706. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6707. .ops = &msm_be_ops,
  6708. .ignore_suspend = 1,
  6709. },
  6710. {
  6711. .name = LPASS_BE_SLIMBUS_3_RX,
  6712. .stream_name = "Slimbus3 Playback",
  6713. .cpu_dai_name = "msm-dai-q6-dev.16390",
  6714. .platform_name = "msm-pcm-routing",
  6715. .codec_name = "tasha_codec",
  6716. .codec_dai_name = "tasha_mix_rx1",
  6717. .no_pcm = 1,
  6718. .dpcm_playback = 1,
  6719. .id = MSM_BACKEND_DAI_SLIMBUS_3_RX,
  6720. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6721. .ops = &msm_be_ops,
  6722. /* dai link has playback support */
  6723. .ignore_pmdown_time = 1,
  6724. .ignore_suspend = 1,
  6725. },
  6726. {
  6727. .name = LPASS_BE_SLIMBUS_3_TX,
  6728. .stream_name = "Slimbus3 Capture",
  6729. .cpu_dai_name = "msm-dai-q6-dev.16391",
  6730. .platform_name = "msm-pcm-routing",
  6731. .codec_name = "tasha_codec",
  6732. .codec_dai_name = "tasha_tx1",
  6733. .no_pcm = 1,
  6734. .dpcm_capture = 1,
  6735. .dpcm_playback = 1,
  6736. .id = MSM_BACKEND_DAI_SLIMBUS_3_TX,
  6737. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6738. .ops = &msm_be_ops,
  6739. .ignore_suspend = 1,
  6740. },
  6741. {
  6742. .name = LPASS_BE_SLIMBUS_4_RX,
  6743. .stream_name = "Slimbus4 Playback",
  6744. .cpu_dai_name = "msm-dai-q6-dev.16392",
  6745. .platform_name = "msm-pcm-routing",
  6746. .codec_name = "tasha_codec",
  6747. .codec_dai_name = "tasha_mix_rx1",
  6748. .no_pcm = 1,
  6749. .dpcm_playback = 1,
  6750. .id = MSM_BACKEND_DAI_SLIMBUS_4_RX,
  6751. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6752. .ops = &msm_be_ops,
  6753. /* dai link has playback support */
  6754. .ignore_pmdown_time = 1,
  6755. .ignore_suspend = 1,
  6756. },
  6757. {
  6758. .name = LPASS_BE_SLIMBUS_5_RX,
  6759. .stream_name = "Slimbus5 Playback",
  6760. .cpu_dai_name = "msm-dai-q6-dev.16394",
  6761. .platform_name = "msm-pcm-routing",
  6762. .codec_name = "tasha_codec",
  6763. .codec_dai_name = "tasha_rx3",
  6764. .no_pcm = 1,
  6765. .dpcm_playback = 1,
  6766. .id = MSM_BACKEND_DAI_SLIMBUS_5_RX,
  6767. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6768. .ops = &msm_be_ops,
  6769. /* dai link has playback support */
  6770. .ignore_pmdown_time = 1,
  6771. .ignore_suspend = 1,
  6772. },
  6773. /* MAD BE */
  6774. {
  6775. .name = LPASS_BE_SLIMBUS_5_TX,
  6776. .stream_name = "Slimbus5 Capture",
  6777. .cpu_dai_name = "msm-dai-q6-dev.16395",
  6778. .platform_name = "msm-pcm-routing",
  6779. .codec_name = "tasha_codec",
  6780. .codec_dai_name = "tasha_mad1",
  6781. .no_pcm = 1,
  6782. .dpcm_capture = 1,
  6783. .id = MSM_BACKEND_DAI_SLIMBUS_5_TX,
  6784. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6785. .ops = &msm_be_ops,
  6786. .ignore_suspend = 1,
  6787. },
  6788. {
  6789. .name = LPASS_BE_SLIMBUS_6_RX,
  6790. .stream_name = "Slimbus6 Playback",
  6791. .cpu_dai_name = "msm-dai-q6-dev.16396",
  6792. .platform_name = "msm-pcm-routing",
  6793. .codec_name = "tasha_codec",
  6794. .codec_dai_name = "tasha_rx4",
  6795. .no_pcm = 1,
  6796. .dpcm_playback = 1,
  6797. .id = MSM_BACKEND_DAI_SLIMBUS_6_RX,
  6798. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6799. .ops = &msm_be_ops,
  6800. /* dai link has playback support */
  6801. .ignore_pmdown_time = 1,
  6802. .ignore_suspend = 1,
  6803. },
  6804. };
  6805. static struct snd_soc_dai_link msm_wcn_be_dai_links[] = {
  6806. {
  6807. .name = LPASS_BE_SLIMBUS_7_RX,
  6808. .stream_name = "Slimbus7 Playback",
  6809. .cpu_dai_name = "msm-dai-q6-dev.16398",
  6810. .platform_name = "msm-pcm-routing",
  6811. .codec_name = "btfmslim_slave",
  6812. /* BT codec driver determines capabilities based on
  6813. * dai name, bt codecdai name should always contains
  6814. * supported usecase information
  6815. */
  6816. .codec_dai_name = "btfm_bt_sco_a2dp_slim_rx",
  6817. .no_pcm = 1,
  6818. .dpcm_playback = 1,
  6819. .id = MSM_BACKEND_DAI_SLIMBUS_7_RX,
  6820. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6821. .ops = &msm_wcn_ops,
  6822. /* dai link has playback support */
  6823. .ignore_pmdown_time = 1,
  6824. .ignore_suspend = 1,
  6825. },
  6826. {
  6827. .name = LPASS_BE_SLIMBUS_7_TX,
  6828. .stream_name = "Slimbus7 Capture",
  6829. .cpu_dai_name = "msm-dai-q6-dev.16399",
  6830. .platform_name = "msm-pcm-routing",
  6831. .codec_name = "btfmslim_slave",
  6832. .codec_dai_name = "btfm_bt_sco_slim_tx",
  6833. .no_pcm = 1,
  6834. .dpcm_capture = 1,
  6835. .id = MSM_BACKEND_DAI_SLIMBUS_7_TX,
  6836. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6837. .ops = &msm_wcn_ops,
  6838. .ignore_suspend = 1,
  6839. },
  6840. {
  6841. .name = LPASS_BE_SLIMBUS_8_TX,
  6842. .stream_name = "Slimbus8 Capture",
  6843. .cpu_dai_name = "msm-dai-q6-dev.16401",
  6844. .platform_name = "msm-pcm-routing",
  6845. .codec_name = "btfmslim_slave",
  6846. .codec_dai_name = "btfm_fm_slim_tx",
  6847. .no_pcm = 1,
  6848. .dpcm_capture = 1,
  6849. .id = MSM_BACKEND_DAI_SLIMBUS_8_TX,
  6850. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6851. .init = &msm_wcn_init,
  6852. .ops = &msm_wcn_ops,
  6853. .ignore_suspend = 1,
  6854. },
  6855. };
  6856. static struct snd_soc_dai_link ext_disp_be_dai_link[] = {
  6857. /* DISP PORT BACK END DAI Link */
  6858. {
  6859. .name = LPASS_BE_DISPLAY_PORT,
  6860. .stream_name = "Display Port Playback",
  6861. .cpu_dai_name = "msm-dai-q6-dp.24608",
  6862. .platform_name = "msm-pcm-routing",
  6863. .codec_name = "msm-ext-disp-audio-codec-rx",
  6864. .codec_dai_name = "msm_dp_audio_codec_rx_dai",
  6865. .no_pcm = 1,
  6866. .dpcm_playback = 1,
  6867. .id = MSM_BACKEND_DAI_DISPLAY_PORT_RX,
  6868. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6869. .ignore_pmdown_time = 1,
  6870. .ignore_suspend = 1,
  6871. },
  6872. };
  6873. static struct snd_soc_dai_link msm_mi2s_be_dai_links[] = {
  6874. {
  6875. .name = LPASS_BE_PRI_MI2S_RX,
  6876. .stream_name = "Primary MI2S Playback",
  6877. .cpu_dai_name = "msm-dai-q6-mi2s.0",
  6878. .platform_name = "msm-pcm-routing",
  6879. .codec_name = "msm-stub-codec.1",
  6880. .codec_dai_name = "msm-stub-rx",
  6881. .no_pcm = 1,
  6882. .dpcm_playback = 1,
  6883. .id = MSM_BACKEND_DAI_PRI_MI2S_RX,
  6884. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6885. .ops = &msm_mi2s_be_ops,
  6886. .ignore_suspend = 1,
  6887. .ignore_pmdown_time = 1,
  6888. },
  6889. {
  6890. .name = LPASS_BE_PRI_MI2S_TX,
  6891. .stream_name = "Primary MI2S Capture",
  6892. .cpu_dai_name = "msm-dai-q6-mi2s.0",
  6893. .platform_name = "msm-pcm-routing",
  6894. .codec_name = "msm-stub-codec.1",
  6895. .codec_dai_name = "msm-stub-tx",
  6896. .no_pcm = 1,
  6897. .dpcm_capture = 1,
  6898. .id = MSM_BACKEND_DAI_PRI_MI2S_TX,
  6899. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6900. .ops = &msm_mi2s_be_ops,
  6901. .ignore_suspend = 1,
  6902. },
  6903. {
  6904. .name = LPASS_BE_SEC_MI2S_RX,
  6905. .stream_name = "Secondary MI2S Playback",
  6906. .cpu_dai_name = "msm-dai-q6-mi2s.1",
  6907. .platform_name = "msm-pcm-routing",
  6908. .codec_name = "msm-stub-codec.1",
  6909. .codec_dai_name = "msm-stub-rx",
  6910. .no_pcm = 1,
  6911. .dpcm_playback = 1,
  6912. .id = MSM_BACKEND_DAI_SECONDARY_MI2S_RX,
  6913. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6914. .ops = &msm_mi2s_be_ops,
  6915. .ignore_suspend = 1,
  6916. .ignore_pmdown_time = 1,
  6917. },
  6918. {
  6919. .name = LPASS_BE_SEC_MI2S_TX,
  6920. .stream_name = "Secondary MI2S Capture",
  6921. .cpu_dai_name = "msm-dai-q6-mi2s.1",
  6922. .platform_name = "msm-pcm-routing",
  6923. .codec_name = "msm-stub-codec.1",
  6924. .codec_dai_name = "msm-stub-tx",
  6925. .no_pcm = 1,
  6926. .dpcm_capture = 1,
  6927. .id = MSM_BACKEND_DAI_SECONDARY_MI2S_TX,
  6928. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6929. .ops = &msm_mi2s_be_ops,
  6930. .ignore_suspend = 1,
  6931. },
  6932. {
  6933. .name = LPASS_BE_TERT_MI2S_RX,
  6934. .stream_name = "Tertiary MI2S Playback",
  6935. .cpu_dai_name = "msm-dai-q6-mi2s.2",
  6936. .platform_name = "msm-pcm-routing",
  6937. .codec_name = "msm-stub-codec.1",
  6938. .codec_dai_name = "msm-stub-rx",
  6939. .no_pcm = 1,
  6940. .dpcm_playback = 1,
  6941. .id = MSM_BACKEND_DAI_TERTIARY_MI2S_RX,
  6942. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6943. .ops = &msm_mi2s_be_ops,
  6944. .ignore_suspend = 1,
  6945. .ignore_pmdown_time = 1,
  6946. },
  6947. {
  6948. .name = LPASS_BE_TERT_MI2S_TX,
  6949. .stream_name = "Tertiary MI2S Capture",
  6950. .cpu_dai_name = "msm-dai-q6-mi2s.2",
  6951. .platform_name = "msm-pcm-routing",
  6952. .codec_name = "msm-stub-codec.1",
  6953. .codec_dai_name = "msm-stub-tx",
  6954. .no_pcm = 1,
  6955. .dpcm_capture = 1,
  6956. .id = MSM_BACKEND_DAI_TERTIARY_MI2S_TX,
  6957. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6958. .ops = &msm_mi2s_be_ops,
  6959. .ignore_suspend = 1,
  6960. },
  6961. {
  6962. .name = LPASS_BE_QUAT_MI2S_RX,
  6963. .stream_name = "Quaternary MI2S Playback",
  6964. .cpu_dai_name = "msm-dai-q6-mi2s.3",
  6965. .platform_name = "msm-pcm-routing",
  6966. .codec_name = "msm-stub-codec.1",
  6967. .codec_dai_name = "msm-stub-rx",
  6968. .no_pcm = 1,
  6969. .dpcm_playback = 1,
  6970. .id = MSM_BACKEND_DAI_QUATERNARY_MI2S_RX,
  6971. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6972. .ops = &msm_mi2s_be_ops,
  6973. .ignore_suspend = 1,
  6974. .ignore_pmdown_time = 1,
  6975. },
  6976. {
  6977. .name = LPASS_BE_QUAT_MI2S_TX,
  6978. .stream_name = "Quaternary MI2S Capture",
  6979. .cpu_dai_name = "msm-dai-q6-mi2s.3",
  6980. .platform_name = "msm-pcm-routing",
  6981. .codec_name = "msm-stub-codec.1",
  6982. .codec_dai_name = "msm-stub-tx",
  6983. .no_pcm = 1,
  6984. .dpcm_capture = 1,
  6985. .id = MSM_BACKEND_DAI_QUATERNARY_MI2S_TX,
  6986. .be_hw_params_fixup = msm_be_hw_params_fixup,
  6987. .ops = &msm_mi2s_be_ops,
  6988. .ignore_suspend = 1,
  6989. },
  6990. {
  6991. .name = LPASS_BE_QUIN_MI2S_RX,
  6992. .stream_name = "Quinary MI2S Playback",
  6993. .cpu_dai_name = "msm-dai-q6-mi2s.4",
  6994. .platform_name = "msm-pcm-routing",
  6995. .codec_name = "msm-stub-codec.1",
  6996. .codec_dai_name = "msm-stub-rx",
  6997. .no_pcm = 1,
  6998. .dpcm_playback = 1,
  6999. .id = MSM_BACKEND_DAI_QUINARY_MI2S_RX,
  7000. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7001. .ops = &msm_mi2s_be_ops,
  7002. .ignore_suspend = 1,
  7003. .ignore_pmdown_time = 1,
  7004. },
  7005. {
  7006. .name = LPASS_BE_QUIN_MI2S_TX,
  7007. .stream_name = "Quinary MI2S Capture",
  7008. .cpu_dai_name = "msm-dai-q6-mi2s.4",
  7009. .platform_name = "msm-pcm-routing",
  7010. .codec_name = "msm-stub-codec.1",
  7011. .codec_dai_name = "msm-stub-tx",
  7012. .no_pcm = 1,
  7013. .dpcm_capture = 1,
  7014. .id = MSM_BACKEND_DAI_QUINARY_MI2S_TX,
  7015. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7016. .ops = &msm_mi2s_be_ops,
  7017. .ignore_suspend = 1,
  7018. },
  7019. };
  7020. static struct snd_soc_dai_link msm_auxpcm_be_dai_links[] = {
  7021. /* Primary AUX PCM Backend DAI Links */
  7022. {
  7023. .name = LPASS_BE_AUXPCM_RX,
  7024. .stream_name = "AUX PCM Playback",
  7025. .cpu_dai_name = "msm-dai-q6-auxpcm.1",
  7026. .platform_name = "msm-pcm-routing",
  7027. .codec_name = "msm-stub-codec.1",
  7028. .codec_dai_name = "msm-stub-rx",
  7029. .no_pcm = 1,
  7030. .dpcm_playback = 1,
  7031. .id = MSM_BACKEND_DAI_AUXPCM_RX,
  7032. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7033. .ignore_pmdown_time = 1,
  7034. .ignore_suspend = 1,
  7035. },
  7036. {
  7037. .name = LPASS_BE_AUXPCM_TX,
  7038. .stream_name = "AUX PCM Capture",
  7039. .cpu_dai_name = "msm-dai-q6-auxpcm.1",
  7040. .platform_name = "msm-pcm-routing",
  7041. .codec_name = "msm-stub-codec.1",
  7042. .codec_dai_name = "msm-stub-tx",
  7043. .no_pcm = 1,
  7044. .dpcm_capture = 1,
  7045. .id = MSM_BACKEND_DAI_AUXPCM_TX,
  7046. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7047. .ignore_suspend = 1,
  7048. },
  7049. /* Secondary AUX PCM Backend DAI Links */
  7050. {
  7051. .name = LPASS_BE_SEC_AUXPCM_RX,
  7052. .stream_name = "Sec AUX PCM Playback",
  7053. .cpu_dai_name = "msm-dai-q6-auxpcm.2",
  7054. .platform_name = "msm-pcm-routing",
  7055. .codec_name = "msm-stub-codec.1",
  7056. .codec_dai_name = "msm-stub-rx",
  7057. .no_pcm = 1,
  7058. .dpcm_playback = 1,
  7059. .id = MSM_BACKEND_DAI_SEC_AUXPCM_RX,
  7060. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7061. .ignore_pmdown_time = 1,
  7062. .ignore_suspend = 1,
  7063. },
  7064. {
  7065. .name = LPASS_BE_SEC_AUXPCM_TX,
  7066. .stream_name = "Sec AUX PCM Capture",
  7067. .cpu_dai_name = "msm-dai-q6-auxpcm.2",
  7068. .platform_name = "msm-pcm-routing",
  7069. .codec_name = "msm-stub-codec.1",
  7070. .codec_dai_name = "msm-stub-tx",
  7071. .no_pcm = 1,
  7072. .dpcm_capture = 1,
  7073. .id = MSM_BACKEND_DAI_SEC_AUXPCM_TX,
  7074. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7075. .ignore_suspend = 1,
  7076. },
  7077. /* Tertiary AUX PCM Backend DAI Links */
  7078. {
  7079. .name = LPASS_BE_TERT_AUXPCM_RX,
  7080. .stream_name = "Tert AUX PCM Playback",
  7081. .cpu_dai_name = "msm-dai-q6-auxpcm.3",
  7082. .platform_name = "msm-pcm-routing",
  7083. .codec_name = "msm-stub-codec.1",
  7084. .codec_dai_name = "msm-stub-rx",
  7085. .no_pcm = 1,
  7086. .dpcm_playback = 1,
  7087. .id = MSM_BACKEND_DAI_TERT_AUXPCM_RX,
  7088. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7089. .ignore_suspend = 1,
  7090. },
  7091. {
  7092. .name = LPASS_BE_TERT_AUXPCM_TX,
  7093. .stream_name = "Tert AUX PCM Capture",
  7094. .cpu_dai_name = "msm-dai-q6-auxpcm.3",
  7095. .platform_name = "msm-pcm-routing",
  7096. .codec_name = "msm-stub-codec.1",
  7097. .codec_dai_name = "msm-stub-tx",
  7098. .no_pcm = 1,
  7099. .dpcm_capture = 1,
  7100. .id = MSM_BACKEND_DAI_TERT_AUXPCM_TX,
  7101. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7102. .ignore_suspend = 1,
  7103. },
  7104. /* Quaternary AUX PCM Backend DAI Links */
  7105. {
  7106. .name = LPASS_BE_QUAT_AUXPCM_RX,
  7107. .stream_name = "Quat AUX PCM Playback",
  7108. .cpu_dai_name = "msm-dai-q6-auxpcm.4",
  7109. .platform_name = "msm-pcm-routing",
  7110. .codec_name = "msm-stub-codec.1",
  7111. .codec_dai_name = "msm-stub-rx",
  7112. .no_pcm = 1,
  7113. .dpcm_playback = 1,
  7114. .id = MSM_BACKEND_DAI_QUAT_AUXPCM_RX,
  7115. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7116. .ignore_pmdown_time = 1,
  7117. .ignore_suspend = 1,
  7118. },
  7119. {
  7120. .name = LPASS_BE_QUAT_AUXPCM_TX,
  7121. .stream_name = "Quat AUX PCM Capture",
  7122. .cpu_dai_name = "msm-dai-q6-auxpcm.4",
  7123. .platform_name = "msm-pcm-routing",
  7124. .codec_name = "msm-stub-codec.1",
  7125. .codec_dai_name = "msm-stub-tx",
  7126. .no_pcm = 1,
  7127. .dpcm_capture = 1,
  7128. .id = MSM_BACKEND_DAI_QUAT_AUXPCM_TX,
  7129. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7130. .ignore_suspend = 1,
  7131. },
  7132. /* Quinary AUX PCM Backend DAI Links */
  7133. {
  7134. .name = LPASS_BE_QUIN_AUXPCM_RX,
  7135. .stream_name = "Quin AUX PCM Playback",
  7136. .cpu_dai_name = "msm-dai-q6-auxpcm.5",
  7137. .platform_name = "msm-pcm-routing",
  7138. .codec_name = "msm-stub-codec.1",
  7139. .codec_dai_name = "msm-stub-rx",
  7140. .no_pcm = 1,
  7141. .dpcm_playback = 1,
  7142. .id = MSM_BACKEND_DAI_QUIN_AUXPCM_RX,
  7143. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7144. .ignore_pmdown_time = 1,
  7145. .ignore_suspend = 1,
  7146. },
  7147. {
  7148. .name = LPASS_BE_QUIN_AUXPCM_TX,
  7149. .stream_name = "Quin AUX PCM Capture",
  7150. .cpu_dai_name = "msm-dai-q6-auxpcm.5",
  7151. .platform_name = "msm-pcm-routing",
  7152. .codec_name = "msm-stub-codec.1",
  7153. .codec_dai_name = "msm-stub-tx",
  7154. .no_pcm = 1,
  7155. .dpcm_capture = 1,
  7156. .id = MSM_BACKEND_DAI_QUIN_AUXPCM_TX,
  7157. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7158. .ignore_suspend = 1,
  7159. },
  7160. };
  7161. static struct snd_soc_dai_link msm_wsa_cdc_dma_be_dai_links[] = {
  7162. /* WSA CDC DMA Backend DAI Links */
  7163. {
  7164. .name = LPASS_BE_WSA_CDC_DMA_RX_0,
  7165. .stream_name = "WSA CDC DMA0 Playback",
  7166. .cpu_dai_name = "msm-dai-cdc-dma-dev.45056",
  7167. .platform_name = "msm-pcm-routing",
  7168. .codec_name = "bolero_codec",
  7169. .codec_dai_name = "wsa_macro_rx1",
  7170. .no_pcm = 1,
  7171. .dpcm_playback = 1,
  7172. .init = &msm_int_audrx_init,
  7173. .id = MSM_BACKEND_DAI_WSA_CDC_DMA_RX_0,
  7174. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7175. .ignore_pmdown_time = 1,
  7176. .ignore_suspend = 1,
  7177. .ops = &msm_cdc_dma_be_ops,
  7178. },
  7179. {
  7180. .name = LPASS_BE_WSA_CDC_DMA_RX_1,
  7181. .stream_name = "WSA CDC DMA1 Playback",
  7182. .cpu_dai_name = "msm-dai-cdc-dma-dev.45058",
  7183. .platform_name = "msm-pcm-routing",
  7184. .codec_name = "bolero_codec",
  7185. .codec_dai_name = "wsa_macro_rx_mix",
  7186. .no_pcm = 1,
  7187. .dpcm_playback = 1,
  7188. .id = MSM_BACKEND_DAI_WSA_CDC_DMA_RX_1,
  7189. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7190. .ignore_pmdown_time = 1,
  7191. .ignore_suspend = 1,
  7192. .ops = &msm_cdc_dma_be_ops,
  7193. },
  7194. {
  7195. .name = LPASS_BE_WSA_CDC_DMA_TX_1,
  7196. .stream_name = "WSA CDC DMA1 Capture",
  7197. .cpu_dai_name = "msm-dai-cdc-dma-dev.45059",
  7198. .platform_name = "msm-pcm-routing",
  7199. .codec_name = "bolero_codec",
  7200. .codec_dai_name = "wsa_macro_echo",
  7201. .no_pcm = 1,
  7202. .dpcm_capture = 1,
  7203. .id = MSM_BACKEND_DAI_WSA_CDC_DMA_TX_1,
  7204. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7205. .ignore_suspend = 1,
  7206. .ops = &msm_cdc_dma_be_ops,
  7207. },
  7208. };
  7209. static struct snd_soc_dai_link msm_rx_tx_cdc_dma_be_dai_links[] = {
  7210. /* RX CDC DMA Backend DAI Links */
  7211. {
  7212. .name = LPASS_BE_RX_CDC_DMA_RX_0,
  7213. .stream_name = "RX CDC DMA0 Playback",
  7214. .cpu_dai_name = "msm-dai-cdc-dma-dev.45104",
  7215. .platform_name = "msm-pcm-routing",
  7216. .codec_name = "bolero_codec",
  7217. .codec_dai_name = "rx_macro_rx1",
  7218. .no_pcm = 1,
  7219. .dpcm_playback = 1,
  7220. .id = MSM_BACKEND_DAI_RX_CDC_DMA_RX_0,
  7221. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7222. .ignore_pmdown_time = 1,
  7223. .ignore_suspend = 1,
  7224. .ops = &msm_cdc_dma_be_ops,
  7225. },
  7226. {
  7227. .name = LPASS_BE_RX_CDC_DMA_RX_1,
  7228. .stream_name = "RX CDC DMA1 Playback",
  7229. .cpu_dai_name = "msm-dai-cdc-dma-dev.45106",
  7230. .platform_name = "msm-pcm-routing",
  7231. .codec_name = "bolero_codec",
  7232. .codec_dai_name = "rx_macro_rx2",
  7233. .no_pcm = 1,
  7234. .dpcm_playback = 1,
  7235. .id = MSM_BACKEND_DAI_RX_CDC_DMA_RX_1,
  7236. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7237. .ignore_pmdown_time = 1,
  7238. .ignore_suspend = 1,
  7239. .ops = &msm_cdc_dma_be_ops,
  7240. },
  7241. {
  7242. .name = LPASS_BE_RX_CDC_DMA_RX_2,
  7243. .stream_name = "RX CDC DMA2 Playback",
  7244. .cpu_dai_name = "msm-dai-cdc-dma-dev.45108",
  7245. .platform_name = "msm-pcm-routing",
  7246. .codec_name = "bolero_codec",
  7247. .codec_dai_name = "rx_macro_rx3",
  7248. .no_pcm = 1,
  7249. .dpcm_playback = 1,
  7250. .id = MSM_BACKEND_DAI_RX_CDC_DMA_RX_2,
  7251. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7252. .ignore_pmdown_time = 1,
  7253. .ignore_suspend = 1,
  7254. .ops = &msm_cdc_dma_be_ops,
  7255. },
  7256. {
  7257. .name = LPASS_BE_RX_CDC_DMA_RX_3,
  7258. .stream_name = "RX CDC DMA3 Playback",
  7259. .cpu_dai_name = "msm-dai-cdc-dma-dev.45110",
  7260. .platform_name = "msm-pcm-routing",
  7261. .codec_name = "bolero_codec",
  7262. .codec_dai_name = "rx_macro_rx4",
  7263. .no_pcm = 1,
  7264. .dpcm_playback = 1,
  7265. .id = MSM_BACKEND_DAI_RX_CDC_DMA_RX_3,
  7266. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7267. .ignore_pmdown_time = 1,
  7268. .ignore_suspend = 1,
  7269. .ops = &msm_cdc_dma_be_ops,
  7270. },
  7271. /* TX CDC DMA Backend DAI Links */
  7272. {
  7273. .name = LPASS_BE_TX_CDC_DMA_TX_0,
  7274. .stream_name = "TX CDC DMA0 Capture",
  7275. .cpu_dai_name = "msm-dai-cdc-dma-dev.45105",
  7276. .platform_name = "msm-pcm-routing",
  7277. .codec_name = "bolero_codec",
  7278. .codec_dai_name = "rx_macro_echo",
  7279. .no_pcm = 1,
  7280. .dpcm_capture = 1,
  7281. .id = MSM_BACKEND_DAI_TX_CDC_DMA_TX_0,
  7282. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7283. .ignore_suspend = 1,
  7284. .ops = &msm_cdc_dma_be_ops,
  7285. },
  7286. {
  7287. .name = LPASS_BE_TX_CDC_DMA_TX_3,
  7288. .stream_name = "TX CDC DMA3 Capture",
  7289. .cpu_dai_name = "msm-dai-cdc-dma-dev.45111",
  7290. .platform_name = "msm-pcm-routing",
  7291. .codec_name = "bolero_codec",
  7292. .codec_dai_name = "tx_macro_tx1",
  7293. .no_pcm = 1,
  7294. .dpcm_capture = 1,
  7295. .id = MSM_BACKEND_DAI_TX_CDC_DMA_TX_3,
  7296. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7297. .ignore_suspend = 1,
  7298. .ops = &msm_cdc_dma_be_ops,
  7299. },
  7300. {
  7301. .name = LPASS_BE_TX_CDC_DMA_TX_4,
  7302. .stream_name = "TX CDC DMA4 Capture",
  7303. .cpu_dai_name = "msm-dai-cdc-dma-dev.45113",
  7304. .platform_name = "msm-pcm-routing",
  7305. .codec_name = "bolero_codec",
  7306. .codec_dai_name = "tx_macro_tx2",
  7307. .no_pcm = 1,
  7308. .dpcm_capture = 1,
  7309. .id = MSM_BACKEND_DAI_TX_CDC_DMA_TX_4,
  7310. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7311. .ignore_suspend = 1,
  7312. .ops = &msm_cdc_dma_be_ops,
  7313. },
  7314. };
  7315. static struct snd_soc_dai_link msm_sm6150_dai_links[
  7316. ARRAY_SIZE(msm_common_dai_links) +
  7317. ARRAY_SIZE(msm_tavil_fe_dai_links) +
  7318. ARRAY_SIZE(msm_bolero_fe_dai_links) +
  7319. ARRAY_SIZE(msm_tasha_fe_dai_links) +
  7320. ARRAY_SIZE(msm_common_misc_fe_dai_links) +
  7321. ARRAY_SIZE(msm_int_compress_capture_dai) +
  7322. ARRAY_SIZE(msm_common_be_dai_links) +
  7323. ARRAY_SIZE(msm_tavil_be_dai_links) +
  7324. ARRAY_SIZE(msm_tasha_be_dai_links) +
  7325. ARRAY_SIZE(msm_wcn_be_dai_links) +
  7326. ARRAY_SIZE(ext_disp_be_dai_link) +
  7327. ARRAY_SIZE(msm_mi2s_be_dai_links) +
  7328. ARRAY_SIZE(msm_auxpcm_be_dai_links) +
  7329. ARRAY_SIZE(msm_wsa_cdc_dma_be_dai_links) +
  7330. ARRAY_SIZE(msm_rx_tx_cdc_dma_be_dai_links)];
  7331. static int msm_snd_card_tavil_late_probe(struct snd_soc_card *card)
  7332. {
  7333. const char *be_dl_name = LPASS_BE_SLIMBUS_0_RX;
  7334. struct snd_soc_pcm_runtime *rtd;
  7335. struct snd_soc_component *component;
  7336. int ret = 0;
  7337. void *mbhc_calibration;
  7338. rtd = snd_soc_get_pcm_runtime(card, be_dl_name);
  7339. if (!rtd) {
  7340. dev_err(card->dev,
  7341. "%s: snd_soc_get_pcm_runtime for %s failed!\n",
  7342. __func__, be_dl_name);
  7343. ret = -EINVAL;
  7344. goto err_pcm_runtime;
  7345. }
  7346. component = snd_soc_rtdcom_lookup(rtd, "tavil_codec");
  7347. if (!component) {
  7348. pr_err("%s: component is NULL\n", __func__);
  7349. ret = -EINVAL;
  7350. goto err_pcm_runtime;
  7351. }
  7352. mbhc_calibration = def_wcd_mbhc_cal();
  7353. if (!mbhc_calibration) {
  7354. ret = -ENOMEM;
  7355. goto err_mbhc_cal;
  7356. }
  7357. wcd_mbhc_cfg.calibration = mbhc_calibration;
  7358. ret = tavil_mbhc_hs_detect(component, &wcd_mbhc_cfg);
  7359. if (ret) {
  7360. dev_err(card->dev, "%s: mbhc hs detect failed, err:%d\n",
  7361. __func__, ret);
  7362. goto err_hs_detect;
  7363. }
  7364. return 0;
  7365. err_hs_detect:
  7366. kfree(mbhc_calibration);
  7367. err_mbhc_cal:
  7368. err_pcm_runtime:
  7369. return ret;
  7370. }
  7371. static int msm_snd_card_tasha_late_probe(struct snd_soc_card *card)
  7372. {
  7373. const char *be_dl_name = LPASS_BE_SLIMBUS_0_RX;
  7374. struct snd_soc_pcm_runtime *rtd;
  7375. struct snd_soc_component *component;
  7376. int ret = 0;
  7377. void *mbhc_calibration;
  7378. rtd = snd_soc_get_pcm_runtime(card, be_dl_name);
  7379. if (!rtd) {
  7380. dev_err(card->dev,
  7381. "%s: snd_soc_get_pcm_runtime for %s failed!\n",
  7382. __func__, be_dl_name);
  7383. ret = -EINVAL;
  7384. goto err_pcm_runtime;
  7385. }
  7386. component = snd_soc_rtdcom_lookup(rtd, "tasha_codec");
  7387. if (!component) {
  7388. pr_err("%s: component is NULL\n", __func__);
  7389. ret = -EINVAL;
  7390. goto err_pcm_runtime;
  7391. }
  7392. mbhc_calibration = def_wcd_mbhc_cal();
  7393. if (!mbhc_calibration) {
  7394. ret = -ENOMEM;
  7395. goto err_mbhc_cal;
  7396. }
  7397. wcd_mbhc_cfg.calibration = mbhc_calibration;
  7398. ret = tasha_mbhc_hs_detect(component, &wcd_mbhc_cfg);
  7399. if (ret) {
  7400. dev_err(card->dev, "%s: mbhc hs detect failed, err:%d\n",
  7401. __func__, ret);
  7402. goto err_hs_detect;
  7403. }
  7404. return 0;
  7405. err_hs_detect:
  7406. kfree(mbhc_calibration);
  7407. err_mbhc_cal:
  7408. err_pcm_runtime:
  7409. return ret;
  7410. }
  7411. static int msm_populate_dai_link_component_of_node(
  7412. struct snd_soc_card *card)
  7413. {
  7414. int i, index, ret = 0;
  7415. struct device *cdev = card->dev;
  7416. struct snd_soc_dai_link *dai_link = card->dai_link;
  7417. struct device_node *np;
  7418. if (!cdev) {
  7419. pr_err("%s: Sound card device memory NULL\n", __func__);
  7420. return -ENODEV;
  7421. }
  7422. for (i = 0; i < card->num_links; i++) {
  7423. if (dai_link[i].platform_of_node && dai_link[i].cpu_of_node)
  7424. continue;
  7425. /* populate platform_of_node for snd card dai links */
  7426. if (dai_link[i].platform_name &&
  7427. !dai_link[i].platform_of_node) {
  7428. index = of_property_match_string(cdev->of_node,
  7429. "asoc-platform-names",
  7430. dai_link[i].platform_name);
  7431. if (index < 0) {
  7432. pr_err("%s: No match found for platform name: %s\n",
  7433. __func__, dai_link[i].platform_name);
  7434. ret = index;
  7435. goto err;
  7436. }
  7437. np = of_parse_phandle(cdev->of_node, "asoc-platform",
  7438. index);
  7439. if (!np) {
  7440. pr_err("%s: retrieving phandle for platform %s, index %d failed\n",
  7441. __func__, dai_link[i].platform_name,
  7442. index);
  7443. ret = -ENODEV;
  7444. goto err;
  7445. }
  7446. dai_link[i].platform_of_node = np;
  7447. dai_link[i].platform_name = NULL;
  7448. }
  7449. /* populate cpu_of_node for snd card dai links */
  7450. if (dai_link[i].cpu_dai_name && !dai_link[i].cpu_of_node) {
  7451. index = of_property_match_string(cdev->of_node,
  7452. "asoc-cpu-names",
  7453. dai_link[i].cpu_dai_name);
  7454. if (index >= 0) {
  7455. np = of_parse_phandle(cdev->of_node, "asoc-cpu",
  7456. index);
  7457. if (!np) {
  7458. pr_err("%s: retrieving phandle for cpu dai %s failed\n",
  7459. __func__,
  7460. dai_link[i].cpu_dai_name);
  7461. ret = -ENODEV;
  7462. goto err;
  7463. }
  7464. dai_link[i].cpu_of_node = np;
  7465. dai_link[i].cpu_dai_name = NULL;
  7466. }
  7467. }
  7468. /* populate codec_of_node for snd card dai links */
  7469. if (dai_link[i].codec_name && !dai_link[i].codec_of_node) {
  7470. index = of_property_match_string(cdev->of_node,
  7471. "asoc-codec-names",
  7472. dai_link[i].codec_name);
  7473. if (index < 0)
  7474. continue;
  7475. np = of_parse_phandle(cdev->of_node, "asoc-codec",
  7476. index);
  7477. if (!np) {
  7478. pr_err("%s: retrieving phandle for codec %s failed\n",
  7479. __func__, dai_link[i].codec_name);
  7480. ret = -ENODEV;
  7481. goto err;
  7482. }
  7483. dai_link[i].codec_of_node = np;
  7484. dai_link[i].codec_name = NULL;
  7485. }
  7486. }
  7487. err:
  7488. return ret;
  7489. }
  7490. static int msm_audrx_stub_init(struct snd_soc_pcm_runtime *rtd)
  7491. {
  7492. int ret = 0;
  7493. struct snd_soc_component *component =
  7494. snd_soc_rtdcom_lookup(rtd, "msm-stub-codec");
  7495. ret = snd_soc_add_component_controls(component, msm_ext_snd_controls,
  7496. ARRAY_SIZE(msm_ext_snd_controls));
  7497. if (ret < 0) {
  7498. dev_err(component->dev,
  7499. "%s: add_codec_controls failed, err = %d\n",
  7500. __func__, ret);
  7501. return ret;
  7502. }
  7503. return 0;
  7504. }
  7505. static int msm_snd_stub_hw_params(struct snd_pcm_substream *substream,
  7506. struct snd_pcm_hw_params *params)
  7507. {
  7508. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  7509. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  7510. int ret = 0;
  7511. unsigned int rx_ch[] = {144, 145, 146, 147, 148, 149, 150,
  7512. 151};
  7513. unsigned int tx_ch[] = {128, 129, 130, 131, 132, 133,
  7514. 134, 135, 136, 137, 138, 139,
  7515. 140, 141, 142, 143};
  7516. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  7517. ret = snd_soc_dai_set_channel_map(cpu_dai, 0, 0,
  7518. slim_rx_cfg[SLIM_RX_0].channels,
  7519. rx_ch);
  7520. if (ret < 0)
  7521. pr_err("%s: RX failed to set cpu chan map error %d\n",
  7522. __func__, ret);
  7523. } else {
  7524. ret = snd_soc_dai_set_channel_map(cpu_dai,
  7525. slim_tx_cfg[SLIM_TX_0].channels,
  7526. tx_ch, 0, 0);
  7527. if (ret < 0)
  7528. pr_err("%s: TX failed to set cpu chan map error %d\n",
  7529. __func__, ret);
  7530. }
  7531. return ret;
  7532. }
  7533. static struct snd_soc_ops msm_stub_be_ops = {
  7534. .hw_params = msm_snd_stub_hw_params,
  7535. };
  7536. static struct snd_soc_dai_link msm_stub_fe_dai_links[] = {
  7537. /* FrontEnd DAI Links */
  7538. {
  7539. .name = "MSMSTUB Media1",
  7540. .stream_name = "MultiMedia1",
  7541. .cpu_dai_name = "MultiMedia1",
  7542. .platform_name = "msm-pcm-dsp.0",
  7543. .dynamic = 1,
  7544. .async_ops = ASYNC_DPCM_SND_SOC_PREPARE,
  7545. .dpcm_playback = 1,
  7546. .dpcm_capture = 1,
  7547. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  7548. SND_SOC_DPCM_TRIGGER_POST},
  7549. .codec_dai_name = "snd-soc-dummy-dai",
  7550. .codec_name = "snd-soc-dummy",
  7551. .ignore_suspend = 1,
  7552. /* this dainlink has playback support */
  7553. .ignore_pmdown_time = 1,
  7554. .id = MSM_FRONTEND_DAI_MULTIMEDIA1
  7555. },
  7556. };
  7557. static struct snd_soc_dai_link msm_stub_be_dai_links[] = {
  7558. /* Backend DAI Links */
  7559. {
  7560. .name = LPASS_BE_SLIMBUS_0_RX,
  7561. .stream_name = "Slimbus Playback",
  7562. .cpu_dai_name = "msm-dai-q6-dev.16384",
  7563. .platform_name = "msm-pcm-routing",
  7564. .codec_name = "msm-stub-codec.1",
  7565. .codec_dai_name = "msm-stub-rx",
  7566. .no_pcm = 1,
  7567. .dpcm_playback = 1,
  7568. .id = MSM_BACKEND_DAI_SLIMBUS_0_RX,
  7569. .init = &msm_audrx_stub_init,
  7570. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7571. .ignore_pmdown_time = 1, /* dai link has playback support */
  7572. .ignore_suspend = 1,
  7573. .ops = &msm_stub_be_ops,
  7574. },
  7575. {
  7576. .name = LPASS_BE_SLIMBUS_0_TX,
  7577. .stream_name = "Slimbus Capture",
  7578. .cpu_dai_name = "msm-dai-q6-dev.16385",
  7579. .platform_name = "msm-pcm-routing",
  7580. .codec_name = "msm-stub-codec.1",
  7581. .codec_dai_name = "msm-stub-tx",
  7582. .no_pcm = 1,
  7583. .dpcm_capture = 1,
  7584. .id = MSM_BACKEND_DAI_SLIMBUS_0_TX,
  7585. .be_hw_params_fixup = msm_be_hw_params_fixup,
  7586. .ignore_suspend = 1,
  7587. .ops = &msm_stub_be_ops,
  7588. },
  7589. };
  7590. static struct snd_soc_dai_link msm_stub_dai_links[
  7591. ARRAY_SIZE(msm_stub_fe_dai_links) +
  7592. ARRAY_SIZE(msm_stub_be_dai_links)];
  7593. struct snd_soc_card snd_soc_card_stub_msm = {
  7594. .name = "sm6150-stub-snd-card",
  7595. };
  7596. static const struct of_device_id sm6150_asoc_machine_of_match[] = {
  7597. { .compatible = "qcom,sm6150-asoc-snd",
  7598. .data = "codec"},
  7599. { .compatible = "qcom,sm6150-asoc-snd-stub",
  7600. .data = "stub_codec"},
  7601. {},
  7602. };
  7603. static struct snd_soc_card *populate_snd_card_dailinks(struct device *dev)
  7604. {
  7605. struct snd_soc_card *card = NULL;
  7606. struct snd_soc_dai_link *dailink;
  7607. int total_links = 0, rc = 0;
  7608. u32 tavil_codec = 0, auxpcm_audio_intf = 0;
  7609. u32 mi2s_audio_intf = 0, ext_disp_audio_intf = 0;
  7610. u32 wcn_btfm_intf = 0;
  7611. const struct of_device_id *match;
  7612. u32 tasha_codec = 0;
  7613. match = of_match_node(sm6150_asoc_machine_of_match, dev->of_node);
  7614. if (!match) {
  7615. dev_err(dev, "%s: No DT match found for sound card\n",
  7616. __func__);
  7617. return NULL;
  7618. }
  7619. if (!strcmp(match->data, "codec")) {
  7620. card = &snd_soc_card_sm6150_msm;
  7621. memcpy(msm_sm6150_dai_links + total_links,
  7622. msm_common_dai_links,
  7623. sizeof(msm_common_dai_links));
  7624. total_links += ARRAY_SIZE(msm_common_dai_links);
  7625. memcpy(msm_sm6150_dai_links + total_links,
  7626. msm_common_misc_fe_dai_links,
  7627. sizeof(msm_common_misc_fe_dai_links));
  7628. total_links += ARRAY_SIZE(msm_common_misc_fe_dai_links);
  7629. rc = of_property_read_u32(dev->of_node, "qcom,tavil_codec",
  7630. &tavil_codec);
  7631. if (rc)
  7632. dev_dbg(dev, "%s: No DT match for tavil codec\n",
  7633. __func__);
  7634. rc = of_property_read_u32(dev->of_node, "qcom,tasha_codec",
  7635. &tasha_codec);
  7636. if (rc)
  7637. dev_dbg(dev, "%s: No DT match for tasha codec\n",
  7638. __func__);
  7639. if (tavil_codec) {
  7640. card->late_probe =
  7641. msm_snd_card_tavil_late_probe;
  7642. memcpy(msm_sm6150_dai_links + total_links,
  7643. msm_tavil_fe_dai_links,
  7644. sizeof(msm_tavil_fe_dai_links));
  7645. total_links +=
  7646. ARRAY_SIZE(msm_tavil_fe_dai_links);
  7647. } else if (tasha_codec) {
  7648. card->late_probe =
  7649. msm_snd_card_tasha_late_probe;
  7650. memcpy(msm_sm6150_dai_links + total_links,
  7651. msm_tasha_fe_dai_links,
  7652. sizeof(msm_tasha_fe_dai_links));
  7653. total_links +=
  7654. ARRAY_SIZE(msm_tasha_fe_dai_links);
  7655. } else {
  7656. memcpy(msm_sm6150_dai_links + total_links,
  7657. msm_bolero_fe_dai_links,
  7658. sizeof(msm_bolero_fe_dai_links));
  7659. total_links +=
  7660. ARRAY_SIZE(msm_bolero_fe_dai_links);
  7661. }
  7662. memcpy(msm_sm6150_dai_links + total_links,
  7663. msm_int_compress_capture_dai,
  7664. sizeof(msm_int_compress_capture_dai));
  7665. total_links += ARRAY_SIZE(msm_int_compress_capture_dai);
  7666. memcpy(msm_sm6150_dai_links + total_links,
  7667. msm_common_be_dai_links,
  7668. sizeof(msm_common_be_dai_links));
  7669. total_links += ARRAY_SIZE(msm_common_be_dai_links);
  7670. if (tavil_codec) {
  7671. memcpy(msm_sm6150_dai_links + total_links,
  7672. msm_tavil_be_dai_links,
  7673. sizeof(msm_tavil_be_dai_links));
  7674. total_links += ARRAY_SIZE(msm_tavil_be_dai_links);
  7675. } else if (tasha_codec) {
  7676. memcpy(msm_sm6150_dai_links + total_links,
  7677. msm_tasha_be_dai_links,
  7678. sizeof(msm_tasha_be_dai_links));
  7679. total_links += ARRAY_SIZE(msm_tasha_be_dai_links);
  7680. } else {
  7681. memcpy(msm_sm6150_dai_links + total_links,
  7682. msm_wsa_cdc_dma_be_dai_links,
  7683. sizeof(msm_wsa_cdc_dma_be_dai_links));
  7684. total_links +=
  7685. ARRAY_SIZE(msm_wsa_cdc_dma_be_dai_links);
  7686. memcpy(msm_sm6150_dai_links + total_links,
  7687. msm_rx_tx_cdc_dma_be_dai_links,
  7688. sizeof(msm_rx_tx_cdc_dma_be_dai_links));
  7689. total_links +=
  7690. ARRAY_SIZE(msm_rx_tx_cdc_dma_be_dai_links);
  7691. }
  7692. rc = of_property_read_u32(dev->of_node,
  7693. "qcom,ext-disp-audio-rx",
  7694. &ext_disp_audio_intf);
  7695. if (rc) {
  7696. dev_dbg(dev, "%s: No DT match Ext Disp interface\n",
  7697. __func__);
  7698. } else {
  7699. if (ext_disp_audio_intf) {
  7700. memcpy(msm_sm6150_dai_links + total_links,
  7701. ext_disp_be_dai_link,
  7702. sizeof(ext_disp_be_dai_link));
  7703. total_links +=
  7704. ARRAY_SIZE(ext_disp_be_dai_link);
  7705. }
  7706. }
  7707. rc = of_property_read_u32(dev->of_node, "qcom,mi2s-audio-intf",
  7708. &mi2s_audio_intf);
  7709. if (rc) {
  7710. dev_dbg(dev, "%s: No DT match MI2S audio interface\n",
  7711. __func__);
  7712. } else {
  7713. if (mi2s_audio_intf) {
  7714. memcpy(msm_sm6150_dai_links + total_links,
  7715. msm_mi2s_be_dai_links,
  7716. sizeof(msm_mi2s_be_dai_links));
  7717. total_links +=
  7718. ARRAY_SIZE(msm_mi2s_be_dai_links);
  7719. }
  7720. }
  7721. rc = of_property_read_u32(dev->of_node, "qcom,wcn-btfm",
  7722. &wcn_btfm_intf);
  7723. if (rc) {
  7724. dev_dbg(dev, "%s: No DT match wcn btfm interface\n",
  7725. __func__);
  7726. } else {
  7727. if (wcn_btfm_intf) {
  7728. memcpy(msm_sm6150_dai_links + total_links,
  7729. msm_wcn_be_dai_links,
  7730. sizeof(msm_wcn_be_dai_links));
  7731. total_links +=
  7732. ARRAY_SIZE(msm_wcn_be_dai_links);
  7733. }
  7734. }
  7735. rc = of_property_read_u32(dev->of_node,
  7736. "qcom,auxpcm-audio-intf",
  7737. &auxpcm_audio_intf);
  7738. if (rc) {
  7739. dev_dbg(dev, "%s: No DT match Aux PCM interface\n",
  7740. __func__);
  7741. } else {
  7742. if (auxpcm_audio_intf) {
  7743. memcpy(msm_sm6150_dai_links + total_links,
  7744. msm_auxpcm_be_dai_links,
  7745. sizeof(msm_auxpcm_be_dai_links));
  7746. total_links +=
  7747. ARRAY_SIZE(msm_auxpcm_be_dai_links);
  7748. }
  7749. }
  7750. dailink = msm_sm6150_dai_links;
  7751. } else if (!strcmp(match->data, "stub_codec")) {
  7752. card = &snd_soc_card_stub_msm;
  7753. memcpy(msm_stub_dai_links + total_links,
  7754. msm_stub_fe_dai_links,
  7755. sizeof(msm_stub_fe_dai_links));
  7756. total_links += ARRAY_SIZE(msm_stub_fe_dai_links);
  7757. memcpy(msm_stub_dai_links + total_links,
  7758. msm_stub_be_dai_links,
  7759. sizeof(msm_stub_be_dai_links));
  7760. total_links += ARRAY_SIZE(msm_stub_be_dai_links);
  7761. dailink = msm_stub_dai_links;
  7762. }
  7763. if (card) {
  7764. card->dai_link = dailink;
  7765. card->num_links = total_links;
  7766. }
  7767. return card;
  7768. }
  7769. static int msm_wsa881x_init(struct snd_soc_component *component)
  7770. {
  7771. u8 spkleft_ports[WSA881X_MAX_SWR_PORTS] = {0, 1, 2, 3};
  7772. u8 spkright_ports[WSA881X_MAX_SWR_PORTS] = {0, 1, 2, 3};
  7773. u8 spkleft_port_types[WSA881X_MAX_SWR_PORTS] = {SPKR_L, SPKR_L_COMP,
  7774. SPKR_L_BOOST, SPKR_L_VI};
  7775. u8 spkright_port_types[WSA881X_MAX_SWR_PORTS] = {SPKR_R, SPKR_R_COMP,
  7776. SPKR_R_BOOST, SPKR_R_VI};
  7777. unsigned int ch_rate[WSA881X_MAX_SWR_PORTS] = {2400, 600, 300, 1200};
  7778. unsigned int ch_mask[WSA881X_MAX_SWR_PORTS] = {0x1, 0xF, 0x3, 0x3};
  7779. struct msm_asoc_mach_data *pdata;
  7780. struct snd_soc_dapm_context *dapm;
  7781. struct snd_card *card = component->card->snd_card;
  7782. struct snd_info_entry *entry;
  7783. int ret = 0;
  7784. if (!component) {
  7785. pr_err("%s codec is NULL\n", __func__);
  7786. return -EINVAL;
  7787. }
  7788. dapm = snd_soc_component_get_dapm(component);
  7789. if (!strcmp(component->name_prefix, "SpkrLeft")) {
  7790. dev_dbg(component->dev, "%s: setting left ch map to codec %s\n",
  7791. __func__, component->name);
  7792. wsa881x_set_channel_map(component, &spkleft_ports[0],
  7793. WSA881X_MAX_SWR_PORTS, &ch_mask[0],
  7794. &ch_rate[0], &spkleft_port_types[0]);
  7795. if (dapm->component) {
  7796. snd_soc_dapm_ignore_suspend(dapm, "SpkrLeft IN");
  7797. snd_soc_dapm_ignore_suspend(dapm, "SpkrLeft SPKR");
  7798. }
  7799. } else if (!strcmp(component->name_prefix, "SpkrRight")) {
  7800. dev_dbg(component->dev, "%s: setting right ch map to codec %s\n",
  7801. __func__, component->name);
  7802. wsa881x_set_channel_map(component, &spkright_ports[0],
  7803. WSA881X_MAX_SWR_PORTS, &ch_mask[0],
  7804. &ch_rate[0], &spkright_port_types[0]);
  7805. if (dapm->component) {
  7806. snd_soc_dapm_ignore_suspend(dapm, "SpkrRight IN");
  7807. snd_soc_dapm_ignore_suspend(dapm, "SpkrRight SPKR");
  7808. }
  7809. } else {
  7810. dev_err(component->dev, "%s: wrong codec name %s\n", __func__,
  7811. component->name);
  7812. ret = -EINVAL;
  7813. goto err;
  7814. }
  7815. pdata = snd_soc_card_get_drvdata(component->card);
  7816. if (!pdata->codec_root) {
  7817. entry = snd_info_create_subdir(card->module, "codecs",
  7818. card->proc_root);
  7819. if (!entry) {
  7820. pr_err("%s: Cannot create codecs module entry\n",
  7821. __func__);
  7822. ret = 0;
  7823. goto err;
  7824. }
  7825. pdata->codec_root = entry;
  7826. }
  7827. wsa881x_codec_info_create_codec_entry(pdata->codec_root,
  7828. component);
  7829. err:
  7830. return ret;
  7831. }
  7832. static int msm_aux_codec_init(struct snd_soc_component *component)
  7833. {
  7834. struct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);
  7835. int ret = 0;
  7836. void *mbhc_calibration;
  7837. struct snd_info_entry *entry;
  7838. struct snd_card *card = component->card->snd_card;
  7839. struct msm_asoc_mach_data *pdata;
  7840. snd_soc_dapm_ignore_suspend(dapm, "EAR");
  7841. snd_soc_dapm_ignore_suspend(dapm, "AUX");
  7842. snd_soc_dapm_ignore_suspend(dapm, "HPHL");
  7843. snd_soc_dapm_ignore_suspend(dapm, "HPHR");
  7844. snd_soc_dapm_ignore_suspend(dapm, "AMIC1");
  7845. snd_soc_dapm_ignore_suspend(dapm, "AMIC2");
  7846. snd_soc_dapm_ignore_suspend(dapm, "AMIC3");
  7847. snd_soc_dapm_sync(dapm);
  7848. pdata = snd_soc_card_get_drvdata(component->card);
  7849. if (!pdata->codec_root) {
  7850. entry = snd_info_create_subdir(card->module, "codecs",
  7851. card->proc_root);
  7852. if (!entry) {
  7853. pr_err("%s: Cannot create codecs module entry\n",
  7854. __func__);
  7855. ret = 0;
  7856. goto codec_root_err;
  7857. }
  7858. pdata->codec_root = entry;
  7859. }
  7860. wcd937x_info_create_codec_entry(pdata->codec_root, component);
  7861. codec_root_err:
  7862. mbhc_calibration = def_wcd_mbhc_cal();
  7863. if (!mbhc_calibration) {
  7864. return -ENOMEM;
  7865. }
  7866. wcd_mbhc_cfg.calibration = mbhc_calibration;
  7867. ret = wcd937x_mbhc_hs_detect(component, &wcd_mbhc_cfg);
  7868. return ret;
  7869. }
  7870. static int msm_init_aux_dev(struct platform_device *pdev,
  7871. struct snd_soc_card *card)
  7872. {
  7873. struct device_node *wsa_of_node;
  7874. struct device_node *aux_codec_of_node;
  7875. u32 wsa_max_devs;
  7876. u32 wsa_dev_cnt;
  7877. u32 codec_max_aux_devs = 0;
  7878. u32 codec_aux_dev_cnt = 0;
  7879. int i;
  7880. struct msm_wsa881x_dev_info *wsa881x_dev_info = NULL;
  7881. struct aux_codec_dev_info *aux_cdc_dev_info = NULL;
  7882. const char *auxdev_name_prefix[1];
  7883. char *dev_name_str = NULL;
  7884. int found = 0;
  7885. int codecs_found = 0;
  7886. int ret = 0;
  7887. /* Get maximum WSA device count for this platform */
  7888. ret = of_property_read_u32(pdev->dev.of_node,
  7889. "qcom,wsa-max-devs", &wsa_max_devs);
  7890. if (ret) {
  7891. dev_err(&pdev->dev,
  7892. "%s: wsa-max-devs property missing in DT %s, ret = %d\n",
  7893. __func__, pdev->dev.of_node->full_name, ret);
  7894. wsa_max_devs = 0;
  7895. goto codec_aux_dev;
  7896. }
  7897. if (wsa_max_devs == 0) {
  7898. dev_dbg(&pdev->dev,
  7899. "%s: Max WSA devices is 0 for this target?\n",
  7900. __func__);
  7901. goto codec_aux_dev;
  7902. }
  7903. /* Get count of WSA device phandles for this platform */
  7904. wsa_dev_cnt = of_count_phandle_with_args(pdev->dev.of_node,
  7905. "qcom,wsa-devs", NULL);
  7906. if (wsa_dev_cnt == -ENOENT) {
  7907. dev_warn(&pdev->dev, "%s: No wsa device defined in DT.\n",
  7908. __func__);
  7909. goto err;
  7910. } else if (wsa_dev_cnt <= 0) {
  7911. dev_err(&pdev->dev,
  7912. "%s: Error reading wsa device from DT. wsa_dev_cnt = %d\n",
  7913. __func__, wsa_dev_cnt);
  7914. ret = -EINVAL;
  7915. goto err;
  7916. }
  7917. /*
  7918. * Expect total phandles count to be NOT less than maximum possible
  7919. * WSA count. However, if it is less, then assign same value to
  7920. * max count as well.
  7921. */
  7922. if (wsa_dev_cnt < wsa_max_devs) {
  7923. dev_dbg(&pdev->dev,
  7924. "%s: wsa_max_devs = %d cannot exceed wsa_dev_cnt = %d\n",
  7925. __func__, wsa_max_devs, wsa_dev_cnt);
  7926. wsa_max_devs = wsa_dev_cnt;
  7927. }
  7928. /* Make sure prefix string passed for each WSA device */
  7929. ret = of_property_count_strings(pdev->dev.of_node,
  7930. "qcom,wsa-aux-dev-prefix");
  7931. if (ret != wsa_dev_cnt) {
  7932. dev_err(&pdev->dev,
  7933. "%s: expecting %d wsa prefix. Defined only %d in DT\n",
  7934. __func__, wsa_dev_cnt, ret);
  7935. ret = -EINVAL;
  7936. goto err;
  7937. }
  7938. /*
  7939. * Alloc mem to store phandle and index info of WSA device, if already
  7940. * registered with ALSA core
  7941. */
  7942. wsa881x_dev_info = devm_kcalloc(&pdev->dev, wsa_max_devs,
  7943. sizeof(struct msm_wsa881x_dev_info),
  7944. GFP_KERNEL);
  7945. if (!wsa881x_dev_info) {
  7946. ret = -ENOMEM;
  7947. goto err;
  7948. }
  7949. /*
  7950. * search and check whether all WSA devices are already
  7951. * registered with ALSA core or not. If found a node, store
  7952. * the node and the index in a local array of struct for later
  7953. * use.
  7954. */
  7955. for (i = 0; i < wsa_dev_cnt; i++) {
  7956. wsa_of_node = of_parse_phandle(pdev->dev.of_node,
  7957. "qcom,wsa-devs", i);
  7958. if (unlikely(!wsa_of_node)) {
  7959. /* we should not be here */
  7960. dev_err(&pdev->dev,
  7961. "%s: wsa dev node is not present\n",
  7962. __func__);
  7963. ret = -EINVAL;
  7964. goto err;
  7965. }
  7966. if (soc_find_component_locked(wsa_of_node, NULL)) {
  7967. /* WSA device registered with ALSA core */
  7968. wsa881x_dev_info[found].of_node = wsa_of_node;
  7969. wsa881x_dev_info[found].index = i;
  7970. found++;
  7971. if (found == wsa_max_devs)
  7972. break;
  7973. }
  7974. }
  7975. if (found < wsa_max_devs) {
  7976. dev_dbg(&pdev->dev,
  7977. "%s: failed to find %d components. Found only %d\n",
  7978. __func__, wsa_max_devs, found);
  7979. return -EPROBE_DEFER;
  7980. }
  7981. dev_info(&pdev->dev,
  7982. "%s: found %d wsa881x devices registered with ALSA core\n",
  7983. __func__, found);
  7984. codec_aux_dev:
  7985. if (!strnstr(card->name, "tavil", sizeof("tavil")) &&
  7986. !strnstr(card->name, "tasha", sizeof("tasha"))) {
  7987. /* Get maximum aux codec device count for this platform */
  7988. ret = of_property_read_u32(pdev->dev.of_node,
  7989. "qcom,codec-max-aux-devs",
  7990. &codec_max_aux_devs);
  7991. if (ret) {
  7992. dev_err(&pdev->dev,
  7993. "%s: codec-max-aux-devs property missing in DT %s, ret = %d\n",
  7994. __func__, pdev->dev.of_node->full_name, ret);
  7995. codec_max_aux_devs = 0;
  7996. goto aux_dev_register;
  7997. }
  7998. if (codec_max_aux_devs == 0) {
  7999. dev_dbg(&pdev->dev,
  8000. "%s: Max aux codec devices is 0 for this target?\n",
  8001. __func__);
  8002. goto aux_dev_register;
  8003. }
  8004. /* Get count of aux codec device phandles for this platform */
  8005. codec_aux_dev_cnt = of_count_phandle_with_args(
  8006. pdev->dev.of_node,
  8007. "qcom,codec-aux-devs", NULL);
  8008. if (codec_aux_dev_cnt == -ENOENT) {
  8009. dev_warn(&pdev->dev, "%s: No aux codec defined in DT.\n",
  8010. __func__);
  8011. goto err;
  8012. } else if (codec_aux_dev_cnt <= 0) {
  8013. dev_err(&pdev->dev,
  8014. "%s: Error reading aux codec device from DT, dev_cnt=%d\n",
  8015. __func__, codec_aux_dev_cnt);
  8016. ret = -EINVAL;
  8017. goto err;
  8018. }
  8019. /*
  8020. * Expect total phandles count to be NOT less than maximum possible
  8021. * AUX device count. However, if it is less, then assign same value to
  8022. * max count as well.
  8023. */
  8024. if (codec_aux_dev_cnt < codec_max_aux_devs) {
  8025. dev_dbg(&pdev->dev,
  8026. "%s: codec_max_aux_devs = %d cannot exceed codec_aux_dev_cnt = %d\n",
  8027. __func__, codec_max_aux_devs,
  8028. codec_aux_dev_cnt);
  8029. codec_max_aux_devs = codec_aux_dev_cnt;
  8030. }
  8031. /*
  8032. * Alloc mem to store phandle and index info of aux codec
  8033. * if already registered with ALSA core
  8034. */
  8035. aux_cdc_dev_info = devm_kcalloc(&pdev->dev, codec_max_aux_devs,
  8036. sizeof(struct aux_codec_dev_info),
  8037. GFP_KERNEL);
  8038. if (!aux_cdc_dev_info) {
  8039. ret = -ENOMEM;
  8040. goto err;
  8041. }
  8042. /*
  8043. * search and check whether all aux codecs are already
  8044. * registered with ALSA core or not. If found a node, store
  8045. * the node and the index in a local array of struct for later
  8046. * use.
  8047. */
  8048. for (i = 0; i < codec_aux_dev_cnt; i++) {
  8049. aux_codec_of_node = of_parse_phandle(pdev->dev.of_node,
  8050. "qcom,codec-aux-devs", i);
  8051. if (unlikely(!aux_codec_of_node)) {
  8052. /* we should not be here */
  8053. dev_err(&pdev->dev,
  8054. "%s: aux codec dev node is not present\n",
  8055. __func__);
  8056. ret = -EINVAL;
  8057. goto err;
  8058. }
  8059. if (soc_find_component_locked(aux_codec_of_node, NULL)) {
  8060. /* AUX codec registered with ALSA core */
  8061. aux_cdc_dev_info[codecs_found].of_node =
  8062. aux_codec_of_node;
  8063. aux_cdc_dev_info[codecs_found].index = i;
  8064. codecs_found++;
  8065. }
  8066. }
  8067. if (codecs_found < codec_max_aux_devs) {
  8068. dev_dbg(&pdev->dev,
  8069. "%s: failed to find %d components. Found only %d\n",
  8070. __func__, codec_max_aux_devs, codecs_found);
  8071. return -EPROBE_DEFER;
  8072. }
  8073. dev_info(&pdev->dev,
  8074. "%s: found %d AUX codecs registered with ALSA core\n",
  8075. __func__, codecs_found);
  8076. }
  8077. aux_dev_register:
  8078. card->num_aux_devs = wsa_max_devs + codec_max_aux_devs;
  8079. card->num_configs = wsa_max_devs + codec_max_aux_devs;
  8080. /* Alloc array of AUX devs struct */
  8081. msm_aux_dev = devm_kcalloc(&pdev->dev, card->num_aux_devs,
  8082. sizeof(struct snd_soc_aux_dev),
  8083. GFP_KERNEL);
  8084. if (!msm_aux_dev) {
  8085. ret = -ENOMEM;
  8086. goto err;
  8087. }
  8088. /* Alloc array of codec conf struct */
  8089. msm_codec_conf = devm_kcalloc(&pdev->dev, card->num_configs,
  8090. sizeof(struct snd_soc_codec_conf),
  8091. GFP_KERNEL);
  8092. if (!msm_codec_conf) {
  8093. ret = -ENOMEM;
  8094. goto err;
  8095. }
  8096. for (i = 0; i < wsa_max_devs; i++) {
  8097. dev_name_str = devm_kzalloc(&pdev->dev, DEV_NAME_STR_LEN,
  8098. GFP_KERNEL);
  8099. if (!dev_name_str) {
  8100. ret = -ENOMEM;
  8101. goto err;
  8102. }
  8103. ret = of_property_read_string_index(pdev->dev.of_node,
  8104. "qcom,wsa-aux-dev-prefix",
  8105. wsa881x_dev_info[i].index,
  8106. auxdev_name_prefix);
  8107. if (ret) {
  8108. dev_err(&pdev->dev,
  8109. "%s: failed to read wsa aux dev prefix, ret = %d\n",
  8110. __func__, ret);
  8111. ret = -EINVAL;
  8112. goto err;
  8113. }
  8114. snprintf(dev_name_str, strlen("wsa881x.%d"), "wsa881x.%d", i);
  8115. msm_aux_dev[i].name = dev_name_str;
  8116. msm_aux_dev[i].codec_name = NULL;
  8117. msm_aux_dev[i].codec_of_node =
  8118. wsa881x_dev_info[i].of_node;
  8119. msm_aux_dev[i].init = msm_wsa881x_init;
  8120. msm_codec_conf[i].dev_name = NULL;
  8121. msm_codec_conf[i].name_prefix = auxdev_name_prefix[0];
  8122. msm_codec_conf[i].of_node =
  8123. wsa881x_dev_info[i].of_node;
  8124. }
  8125. for (i = 0; i < codec_aux_dev_cnt; i++) {
  8126. msm_aux_dev[wsa_max_devs + i].name = "aux_codec";
  8127. msm_aux_dev[wsa_max_devs + i].codec_name = NULL;
  8128. msm_aux_dev[wsa_max_devs + i].codec_of_node =
  8129. aux_cdc_dev_info[i].of_node;
  8130. msm_aux_dev[wsa_max_devs + i].init = msm_aux_codec_init;
  8131. msm_codec_conf[wsa_max_devs + i].dev_name = NULL;
  8132. msm_codec_conf[wsa_max_devs + i].name_prefix =
  8133. NULL;
  8134. msm_codec_conf[wsa_max_devs + i].of_node =
  8135. aux_cdc_dev_info[i].of_node;
  8136. }
  8137. card->codec_conf = msm_codec_conf;
  8138. card->aux_dev = msm_aux_dev;
  8139. err:
  8140. return ret;
  8141. }
  8142. static void msm_i2s_auxpcm_init(struct platform_device *pdev)
  8143. {
  8144. int count;
  8145. u32 mi2s_master_slave[MI2S_MAX];
  8146. u32 mi2s_ext_mclk[MI2S_MAX];
  8147. int ret;
  8148. for (count = 0; count < MI2S_MAX; count++) {
  8149. mutex_init(&mi2s_intf_conf[count].lock);
  8150. mi2s_intf_conf[count].ref_cnt = 0;
  8151. }
  8152. ret = of_property_read_u32_array(pdev->dev.of_node,
  8153. "qcom,msm-mi2s-master",
  8154. mi2s_master_slave, MI2S_MAX);
  8155. if (ret) {
  8156. dev_dbg(&pdev->dev, "%s: no qcom,msm-mi2s-master in DT node\n",
  8157. __func__);
  8158. } else {
  8159. for (count = 0; count < MI2S_MAX; count++) {
  8160. mi2s_intf_conf[count].msm_is_mi2s_master =
  8161. mi2s_master_slave[count];
  8162. }
  8163. }
  8164. ret = of_property_read_u32_array(pdev->dev.of_node,
  8165. "qcom,msm-mi2s-ext-mclk",
  8166. mi2s_ext_mclk, MI2S_MAX);
  8167. if (ret) {
  8168. dev_dbg(&pdev->dev, "%s: no qcom,msm-mi2s-ext-mclk in DT node\n",
  8169. __func__);
  8170. } else {
  8171. for (count = 0; count < MI2S_MAX; count++)
  8172. mi2s_intf_conf[count].msm_is_ext_mclk =
  8173. mi2s_ext_mclk[count];
  8174. }
  8175. }
  8176. static void msm_i2s_auxpcm_deinit(void)
  8177. {
  8178. int count;
  8179. for (count = 0; count < MI2S_MAX; count++) {
  8180. mutex_destroy(&mi2s_intf_conf[count].lock);
  8181. mi2s_intf_conf[count].ref_cnt = 0;
  8182. mi2s_intf_conf[count].msm_is_mi2s_master = 0;
  8183. mi2s_intf_conf[count].msm_is_ext_mclk = 0;
  8184. }
  8185. }
  8186. static int sm6150_ssr_enable(struct device *dev, void *data)
  8187. {
  8188. struct platform_device *pdev = to_platform_device(dev);
  8189. struct snd_soc_card *card = platform_get_drvdata(pdev);
  8190. struct msm_asoc_mach_data *pdata = NULL;
  8191. struct snd_soc_component *component = NULL;
  8192. int ret = 0;
  8193. if (!card) {
  8194. dev_err(dev, "%s: card is NULL\n", __func__);
  8195. ret = -EINVAL;
  8196. goto err;
  8197. }
  8198. if (strnstr(card->name, "tavil", sizeof("tavil")) ||
  8199. strnstr(card->name, "tasha", sizeof("tasha"))) {
  8200. pdata = snd_soc_card_get_drvdata(card);
  8201. if (!pdata->is_afe_config_done) {
  8202. const char *be_dl_name = LPASS_BE_SLIMBUS_0_RX;
  8203. struct snd_soc_pcm_runtime *rtd;
  8204. rtd = snd_soc_get_pcm_runtime(card, be_dl_name);
  8205. if (!rtd) {
  8206. dev_err(dev,
  8207. "%s: snd_soc_get_pcm_runtime for %s failed!\n",
  8208. __func__, be_dl_name);
  8209. ret = -EINVAL;
  8210. goto err;
  8211. }
  8212. component = snd_soc_rtdcom_lookup(rtd, "tavil_codec");
  8213. if (!component) {
  8214. dev_err(dev, "%s: component is NULL\n",
  8215. __func__);
  8216. ret = -EINVAL;
  8217. goto err;
  8218. }
  8219. ret = msm_afe_set_config(component);
  8220. if (ret)
  8221. dev_err(dev, "%s: Failed to set AFE config. err %d\n",
  8222. __func__, ret);
  8223. else
  8224. pdata->is_afe_config_done = true;
  8225. }
  8226. }
  8227. snd_soc_card_change_online_state(card, 1);
  8228. dev_dbg(dev, "%s: setting snd_card to ONLINE\n", __func__);
  8229. err:
  8230. return ret;
  8231. }
  8232. static void sm6150_ssr_disable(struct device *dev, void *data)
  8233. {
  8234. struct platform_device *pdev = to_platform_device(dev);
  8235. struct snd_soc_card *card = platform_get_drvdata(pdev);
  8236. struct msm_asoc_mach_data *pdata;
  8237. if (!card) {
  8238. dev_err(dev, "%s: card is NULL\n", __func__);
  8239. return;
  8240. }
  8241. dev_dbg(dev, "%s: setting snd_card to OFFLINE\n", __func__);
  8242. snd_soc_card_change_online_state(card, 0);
  8243. if (strnstr(card->name, "tavil", sizeof("tavil")) ||
  8244. strnstr(card->name, "tasha", sizeof("tasha"))) {
  8245. pdata = snd_soc_card_get_drvdata(card);
  8246. msm_afe_clear_config();
  8247. pdata->is_afe_config_done = false;
  8248. }
  8249. }
  8250. static int msm_ext_prepare_hifi(struct msm_asoc_mach_data *pdata)
  8251. {
  8252. int ret = 0;
  8253. if (gpio_is_valid(pdata->hph_en1_gpio)) {
  8254. pr_debug("%s: hph_en1_gpio request %d\n", __func__,
  8255. pdata->hph_en1_gpio);
  8256. ret = gpio_request(pdata->hph_en1_gpio, "hph_en1_gpio");
  8257. if (ret) {
  8258. pr_err("%s: hph_en1_gpio request failed, ret:%d\n",
  8259. __func__, ret);
  8260. goto err;
  8261. }
  8262. }
  8263. if (gpio_is_valid(pdata->hph_en0_gpio)) {
  8264. pr_debug("%s: hph_en0_gpio request %d\n", __func__,
  8265. pdata->hph_en0_gpio);
  8266. ret = gpio_request(pdata->hph_en0_gpio, "hph_en0_gpio");
  8267. if (ret)
  8268. pr_err("%s: hph_en0_gpio request failed, ret:%d\n",
  8269. __func__, ret);
  8270. }
  8271. err:
  8272. return ret;
  8273. }
  8274. static const struct snd_event_ops sm6150_ssr_ops = {
  8275. .enable = sm6150_ssr_enable,
  8276. .disable = sm6150_ssr_disable,
  8277. };
  8278. static int msm_audio_ssr_compare(struct device *dev, void *data)
  8279. {
  8280. struct device_node *node = data;
  8281. dev_dbg(dev, "%s: dev->of_node = 0x%p, node = 0x%p\n",
  8282. __func__, dev->of_node, node);
  8283. return (dev->of_node && dev->of_node == node);
  8284. }
  8285. static int msm_audio_ssr_register(struct device *dev)
  8286. {
  8287. struct device_node *np = dev->of_node;
  8288. struct snd_event_clients *ssr_clients = NULL;
  8289. struct device_node *node;
  8290. int ret;
  8291. int i;
  8292. for (i = 0; ; i++) {
  8293. node = of_parse_phandle(np, "qcom,msm_audio_ssr_devs", i);
  8294. if (!node)
  8295. break;
  8296. snd_event_mstr_add_client(&ssr_clients,
  8297. msm_audio_ssr_compare, node);
  8298. }
  8299. ret = snd_event_master_register(dev, &sm6150_ssr_ops,
  8300. ssr_clients, NULL);
  8301. if (!ret)
  8302. snd_event_notify(dev, SND_EVENT_UP);
  8303. return ret;
  8304. }
  8305. static int msm_asoc_machine_probe(struct platform_device *pdev)
  8306. {
  8307. struct snd_soc_card *card;
  8308. struct msm_asoc_mach_data *pdata;
  8309. const char *mbhc_audio_jack_type = NULL;
  8310. int ret;
  8311. if (!pdev->dev.of_node) {
  8312. dev_err(&pdev->dev, "No platform supplied from device tree\n");
  8313. return -EINVAL;
  8314. }
  8315. pdata = devm_kzalloc(&pdev->dev,
  8316. sizeof(struct msm_asoc_mach_data), GFP_KERNEL);
  8317. if (!pdata)
  8318. return -ENOMEM;
  8319. card = populate_snd_card_dailinks(&pdev->dev);
  8320. if (!card) {
  8321. dev_err(&pdev->dev, "%s: Card uninitialized\n", __func__);
  8322. ret = -EINVAL;
  8323. goto err;
  8324. }
  8325. card->dev = &pdev->dev;
  8326. platform_set_drvdata(pdev, card);
  8327. snd_soc_card_set_drvdata(card, pdata);
  8328. ret = snd_soc_of_parse_card_name(card, "qcom,model");
  8329. if (ret) {
  8330. dev_err(&pdev->dev, "parse card name failed, err:%d\n",
  8331. ret);
  8332. goto err;
  8333. }
  8334. ret = snd_soc_of_parse_audio_routing(card, "qcom,audio-routing");
  8335. if (ret) {
  8336. dev_err(&pdev->dev, "parse audio routing failed, err:%d\n",
  8337. ret);
  8338. goto err;
  8339. }
  8340. ret = msm_populate_dai_link_component_of_node(card);
  8341. if (ret) {
  8342. ret = -EPROBE_DEFER;
  8343. goto err;
  8344. }
  8345. ret = msm_init_aux_dev(pdev, card);
  8346. if (ret)
  8347. goto err;
  8348. ret = devm_snd_soc_register_card(&pdev->dev, card);
  8349. if (ret == -EPROBE_DEFER) {
  8350. if (codec_reg_done)
  8351. ret = -EINVAL;
  8352. goto err;
  8353. } else if (ret) {
  8354. dev_err(&pdev->dev, "snd_soc_register_card failed (%d)\n",
  8355. ret);
  8356. goto err;
  8357. }
  8358. dev_info(&pdev->dev, "Sound card %s registered\n", card->name);
  8359. pdata->hph_en1_gpio = of_get_named_gpio(pdev->dev.of_node,
  8360. "qcom,hph-en1-gpio", 0);
  8361. if (!gpio_is_valid(pdata->hph_en1_gpio))
  8362. pdata->hph_en1_gpio_p = of_parse_phandle(pdev->dev.of_node,
  8363. "qcom,hph-en1-gpio", 0);
  8364. if (!gpio_is_valid(pdata->hph_en1_gpio) && (!pdata->hph_en1_gpio_p)) {
  8365. dev_dbg(&pdev->dev, "property %s not detected in node %s",
  8366. "qcom,hph-en1-gpio", pdev->dev.of_node->full_name);
  8367. }
  8368. pdata->hph_en0_gpio = of_get_named_gpio(pdev->dev.of_node,
  8369. "qcom,hph-en0-gpio", 0);
  8370. if (!gpio_is_valid(pdata->hph_en0_gpio))
  8371. pdata->hph_en0_gpio_p = of_parse_phandle(pdev->dev.of_node,
  8372. "qcom,hph-en0-gpio", 0);
  8373. if (!gpio_is_valid(pdata->hph_en0_gpio) && (!pdata->hph_en0_gpio_p)) {
  8374. dev_dbg(&pdev->dev, "property %s not detected in node %s",
  8375. "qcom,hph-en0-gpio", pdev->dev.of_node->full_name);
  8376. }
  8377. ret = msm_ext_prepare_hifi(pdata);
  8378. if (ret) {
  8379. dev_dbg(&pdev->dev, "msm_ext_prepare_hifi failed (%d)\n",
  8380. ret);
  8381. ret = 0;
  8382. }
  8383. ret = of_property_read_string(pdev->dev.of_node,
  8384. "qcom,mbhc-audio-jack-type", &mbhc_audio_jack_type);
  8385. if (ret) {
  8386. dev_dbg(&pdev->dev, "Looking up %s property in node %s failed\n",
  8387. "qcom,mbhc-audio-jack-type",
  8388. pdev->dev.of_node->full_name);
  8389. dev_dbg(&pdev->dev, "Jack type properties set to default\n");
  8390. ret = 0;
  8391. } else {
  8392. if (!strcmp(mbhc_audio_jack_type, "4-pole-jack")) {
  8393. wcd_mbhc_cfg.enable_anc_mic_detect = false;
  8394. dev_dbg(&pdev->dev, "This hardware has 4 pole jack");
  8395. } else if (!strcmp(mbhc_audio_jack_type, "5-pole-jack")) {
  8396. wcd_mbhc_cfg.enable_anc_mic_detect = true;
  8397. dev_dbg(&pdev->dev, "This hardware has 5 pole jack");
  8398. } else if (!strcmp(mbhc_audio_jack_type, "6-pole-jack")) {
  8399. wcd_mbhc_cfg.enable_anc_mic_detect = true;
  8400. dev_dbg(&pdev->dev, "This hardware has 6 pole jack");
  8401. } else {
  8402. wcd_mbhc_cfg.enable_anc_mic_detect = false;
  8403. dev_dbg(&pdev->dev, "Unknown value, set to default\n");
  8404. }
  8405. }
  8406. pdata->mi2s_gpio_p[PRIM_MI2S] = of_parse_phandle(pdev->dev.of_node,
  8407. "qcom,pri-mi2s-gpios", 0);
  8408. pdata->mi2s_gpio_p[SEC_MI2S] = of_parse_phandle(pdev->dev.of_node,
  8409. "qcom,sec-mi2s-gpios", 0);
  8410. pdata->mi2s_gpio_p[TERT_MI2S] = of_parse_phandle(pdev->dev.of_node,
  8411. "qcom,tert-mi2s-gpios", 0);
  8412. pdata->mi2s_gpio_p[QUAT_MI2S] = of_parse_phandle(pdev->dev.of_node,
  8413. "qcom,quat-mi2s-gpios", 0);
  8414. pdata->mi2s_gpio_p[QUIN_MI2S] = of_parse_phandle(pdev->dev.of_node,
  8415. "qcom,quin-mi2s-gpios", 0);
  8416. /*
  8417. * Parse US-Euro gpio info from DT. Report no error if us-euro
  8418. * entry is not found in DT file as some targets do not support
  8419. * US-Euro detection
  8420. */
  8421. pdata->us_euro_gpio_p = of_parse_phandle(pdev->dev.of_node,
  8422. "qcom,us-euro-gpios", 0);
  8423. if (!pdata->us_euro_gpio_p) {
  8424. dev_dbg(&pdev->dev, "property %s not detected in node %s",
  8425. "qcom,us-euro-gpios", pdev->dev.of_node->full_name);
  8426. } else {
  8427. dev_dbg(&pdev->dev, "%s detected\n",
  8428. "qcom,us-euro-gpios");
  8429. wcd_mbhc_cfg.swap_gnd_mic = msm_swap_gnd_mic;
  8430. }
  8431. if (wcd_mbhc_cfg.enable_usbc_analog) {
  8432. wcd_mbhc_cfg.swap_gnd_mic = msm_usbc_swap_gnd_mic;
  8433. pdata->fsa_handle = of_parse_phandle(pdev->dev.of_node,
  8434. "fsa4480-i2c-handle", 0);
  8435. if (!pdata->fsa_handle)
  8436. dev_err(&pdev->dev,
  8437. "property %s not detected in node %s\n",
  8438. "fsa4480-i2c-handle",
  8439. pdev->dev.of_node->full_name);
  8440. }
  8441. msm_i2s_auxpcm_init(pdev);
  8442. if (!strnstr(card->name, "tavil", sizeof("tavil")) &&
  8443. !strnstr(card->name, "tasha", sizeof("tasha"))) {
  8444. pdata->dmic01_gpio_p = of_parse_phandle(pdev->dev.of_node,
  8445. "qcom,cdc-dmic01-gpios",
  8446. 0);
  8447. pdata->dmic23_gpio_p = of_parse_phandle(pdev->dev.of_node,
  8448. "qcom,cdc-dmic23-gpios",
  8449. 0);
  8450. }
  8451. ret = msm_audio_ssr_register(&pdev->dev);
  8452. if (ret)
  8453. pr_err("%s: Registration with SND event FWK failed ret = %d\n",
  8454. __func__, ret);
  8455. err:
  8456. return ret;
  8457. }
  8458. static int msm_asoc_machine_remove(struct platform_device *pdev)
  8459. {
  8460. snd_event_master_deregister(&pdev->dev);
  8461. msm_i2s_auxpcm_deinit();
  8462. return 0;
  8463. }
  8464. static struct platform_driver sm6150_asoc_machine_driver = {
  8465. .driver = {
  8466. .name = DRV_NAME,
  8467. .owner = THIS_MODULE,
  8468. .pm = &snd_soc_pm_ops,
  8469. .of_match_table = sm6150_asoc_machine_of_match,
  8470. },
  8471. .probe = msm_asoc_machine_probe,
  8472. .remove = msm_asoc_machine_remove,
  8473. };
  8474. module_platform_driver(sm6150_asoc_machine_driver);
  8475. MODULE_DESCRIPTION("ALSA SoC SM6150 Machine driver");
  8476. MODULE_LICENSE("GPL v2");
  8477. MODULE_ALIAS("platform:" DRV_NAME);
  8478. MODULE_DEVICE_TABLE(of, sm6150_asoc_machine_of_match);