dp_main.c 161 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_api.h>
  24. #include <hif.h>
  25. #include <htt.h>
  26. #include <wdi_event.h>
  27. #include <queue.h>
  28. #include "dp_htt.h"
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include <cdp_txrx_handle.h>
  35. #include <wlan_cfg.h>
  36. #include "cdp_txrx_cmn_struct.h"
  37. #include <qdf_util.h>
  38. #include "dp_peer.h"
  39. #include "dp_rx_mon.h"
  40. #include "htt_stats.h"
  41. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  42. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  43. #include "cdp_txrx_flow_ctrl_v2.h"
  44. #else
  45. static inline void
  46. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  47. {
  48. return;
  49. }
  50. #endif
  51. #include "dp_ipa.h"
  52. #define DP_INTR_POLL_TIMER_MS 10
  53. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  54. #define DP_MCS_LENGTH (6*MAX_MCS)
  55. #define DP_NSS_LENGTH (6*SS_COUNT)
  56. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  57. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  58. #define DP_MAX_MCS_STRING_LEN 30
  59. #define DP_CURR_FW_STATS_AVAIL 19
  60. #define DP_HTT_DBG_EXT_STATS_MAX 256
  61. #ifdef IPA_OFFLOAD
  62. /* Exclude IPA rings from the interrupt context */
  63. #define TX_RING_MASK_VAL 0xb
  64. #define RX_RING_MASK_VAL 0x7
  65. #else
  66. #define TX_RING_MASK_VAL 0xF
  67. #define RX_RING_MASK_VAL 0xF
  68. #endif
  69. bool rx_hash = 1;
  70. qdf_declare_param(rx_hash, bool);
  71. #define STR_MAXLEN 64
  72. #define DP_PPDU_STATS_CFG_ALL 0xffff
  73. /**
  74. * default_dscp_tid_map - Default DSCP-TID mapping
  75. *
  76. * DSCP TID AC
  77. * 000000 0 WME_AC_BE
  78. * 001000 1 WME_AC_BK
  79. * 010000 1 WME_AC_BK
  80. * 011000 0 WME_AC_BE
  81. * 100000 5 WME_AC_VI
  82. * 101000 5 WME_AC_VI
  83. * 110000 6 WME_AC_VO
  84. * 111000 6 WME_AC_VO
  85. */
  86. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  87. 0, 0, 0, 0, 0, 0, 0, 0,
  88. 1, 1, 1, 1, 1, 1, 1, 1,
  89. 1, 1, 1, 1, 1, 1, 1, 1,
  90. 0, 0, 0, 0, 0, 0, 0, 0,
  91. 5, 5, 5, 5, 5, 5, 5, 5,
  92. 5, 5, 5, 5, 5, 5, 5, 5,
  93. 6, 6, 6, 6, 6, 6, 6, 6,
  94. 6, 6, 6, 6, 6, 6, 6, 6,
  95. };
  96. /*
  97. * struct dp_rate_debug
  98. *
  99. * @mcs_type: print string for a given mcs
  100. * @valid: valid mcs rate?
  101. */
  102. struct dp_rate_debug {
  103. char mcs_type[DP_MAX_MCS_STRING_LEN];
  104. uint8_t valid;
  105. };
  106. #define MCS_VALID 1
  107. #define MCS_INVALID 0
  108. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  109. {
  110. {"CCK 11 Mbps Long ", MCS_VALID},
  111. {"CCK 5.5 Mbps Long ", MCS_VALID},
  112. {"CCK 2 Mbps Long ", MCS_VALID},
  113. {"CCK 1 Mbps Long ", MCS_VALID},
  114. {"CCK 11 Mbps Short ", MCS_VALID},
  115. {"CCK 5.5 Mbps Short", MCS_VALID},
  116. {"CCK 2 Mbps Short ", MCS_VALID},
  117. {"INVALID ", MCS_INVALID},
  118. {"INVALID ", MCS_INVALID},
  119. {"INVALID ", MCS_INVALID},
  120. {"INVALID ", MCS_INVALID},
  121. {"INVALID ", MCS_INVALID},
  122. {"INVALID ", MCS_VALID},
  123. },
  124. {
  125. {"OFDM 48 Mbps", MCS_VALID},
  126. {"OFDM 24 Mbps", MCS_VALID},
  127. {"OFDM 12 Mbps", MCS_VALID},
  128. {"OFDM 6 Mbps ", MCS_VALID},
  129. {"OFDM 54 Mbps", MCS_VALID},
  130. {"OFDM 36 Mbps", MCS_VALID},
  131. {"OFDM 18 Mbps", MCS_VALID},
  132. {"OFDM 9 Mbps ", MCS_VALID},
  133. {"INVALID ", MCS_INVALID},
  134. {"INVALID ", MCS_INVALID},
  135. {"INVALID ", MCS_INVALID},
  136. {"INVALID ", MCS_INVALID},
  137. {"INVALID ", MCS_VALID},
  138. },
  139. {
  140. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  141. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  142. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  143. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  144. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  145. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  146. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  147. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_VALID},
  153. },
  154. {
  155. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  156. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  157. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  158. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  159. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  160. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  161. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  162. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  163. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  164. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  165. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  166. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  167. {"INVALID ", MCS_VALID},
  168. },
  169. {
  170. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  171. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  172. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  173. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  174. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  175. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  176. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  177. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  178. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  179. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  180. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  181. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  182. {"INVALID ", MCS_VALID},
  183. }
  184. };
  185. /**
  186. * @brief Cpu ring map types
  187. */
  188. enum dp_cpu_ring_map_types {
  189. DP_DEFAULT_MAP,
  190. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  191. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  192. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  193. DP_CPU_RING_MAP_MAX
  194. };
  195. /**
  196. * @brief Cpu to tx ring map
  197. */
  198. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  199. {0x0, 0x1, 0x2, 0x0},
  200. {0x1, 0x2, 0x1, 0x2},
  201. {0x0, 0x2, 0x0, 0x2},
  202. {0x2, 0x2, 0x2, 0x2}
  203. };
  204. /**
  205. * @brief Select the type of statistics
  206. */
  207. enum dp_stats_type {
  208. STATS_FW = 0,
  209. STATS_HOST = 1,
  210. STATS_TYPE_MAX = 2,
  211. };
  212. /**
  213. * @brief General Firmware statistics options
  214. *
  215. */
  216. enum dp_fw_stats {
  217. TXRX_FW_STATS_INVALID = -1,
  218. };
  219. /**
  220. * dp_stats_mapping_table - Firmware and Host statistics
  221. * currently supported
  222. */
  223. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  224. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  225. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  226. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  227. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  228. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  229. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  230. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  231. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  232. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  233. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  234. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  235. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  236. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  237. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  238. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  239. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  240. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  241. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  242. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  243. /* Last ENUM for HTT FW STATS */
  244. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  245. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  246. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  247. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  248. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  249. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  250. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  251. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  252. };
  253. /**
  254. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  255. * @ring_num: ring num of the ring being queried
  256. * @grp_mask: the grp_mask array for the ring type in question.
  257. *
  258. * The grp_mask array is indexed by group number and the bit fields correspond
  259. * to ring numbers. We are finding which interrupt group a ring belongs to.
  260. *
  261. * Return: the index in the grp_mask array with the ring number.
  262. * -QDF_STATUS_E_NOENT if no entry is found
  263. */
  264. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  265. {
  266. int ext_group_num;
  267. int mask = 1 << ring_num;
  268. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  269. ext_group_num++) {
  270. if (mask & grp_mask[ext_group_num])
  271. return ext_group_num;
  272. }
  273. return -QDF_STATUS_E_NOENT;
  274. }
  275. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  276. enum hal_ring_type ring_type,
  277. int ring_num)
  278. {
  279. int *grp_mask;
  280. switch (ring_type) {
  281. case WBM2SW_RELEASE:
  282. /* dp_tx_comp_handler - soc->tx_comp_ring */
  283. if (ring_num < 3)
  284. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  285. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  286. else if (ring_num == 3) {
  287. /* sw treats this as a separate ring type */
  288. grp_mask = &soc->wlan_cfg_ctx->
  289. int_rx_wbm_rel_ring_mask[0];
  290. ring_num = 0;
  291. } else {
  292. qdf_assert(0);
  293. return -QDF_STATUS_E_NOENT;
  294. }
  295. break;
  296. case REO_EXCEPTION:
  297. /* dp_rx_err_process - &soc->reo_exception_ring */
  298. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  299. break;
  300. case REO_DST:
  301. /* dp_rx_process - soc->reo_dest_ring */
  302. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  303. break;
  304. case REO_STATUS:
  305. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  306. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  307. break;
  308. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  309. case RXDMA_MONITOR_STATUS:
  310. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  311. case RXDMA_MONITOR_DST:
  312. /* dp_mon_process */
  313. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  314. break;
  315. case RXDMA_DST:
  316. /* dp_rxdma_err_process */
  317. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  318. break;
  319. case RXDMA_BUF:
  320. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  321. break;
  322. case RXDMA_MONITOR_BUF:
  323. /* TODO: support low_thresh interrupt */
  324. return -QDF_STATUS_E_NOENT;
  325. break;
  326. case TCL_DATA:
  327. case TCL_CMD:
  328. case REO_CMD:
  329. case SW2WBM_RELEASE:
  330. case WBM_IDLE_LINK:
  331. /* normally empty SW_TO_HW rings */
  332. return -QDF_STATUS_E_NOENT;
  333. break;
  334. case TCL_STATUS:
  335. case REO_REINJECT:
  336. /* misc unused rings */
  337. return -QDF_STATUS_E_NOENT;
  338. break;
  339. case CE_SRC:
  340. case CE_DST:
  341. case CE_DST_STATUS:
  342. /* CE_rings - currently handled by hif */
  343. default:
  344. return -QDF_STATUS_E_NOENT;
  345. break;
  346. }
  347. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  348. }
  349. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  350. *ring_params, int ring_type, int ring_num)
  351. {
  352. int msi_group_number;
  353. int msi_data_count;
  354. int ret;
  355. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  356. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  357. &msi_data_count, &msi_data_start,
  358. &msi_irq_start);
  359. if (ret)
  360. return;
  361. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  362. ring_num);
  363. if (msi_group_number < 0) {
  364. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  365. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  366. ring_type, ring_num);
  367. ring_params->msi_addr = 0;
  368. ring_params->msi_data = 0;
  369. return;
  370. }
  371. if (msi_group_number > msi_data_count) {
  372. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  373. FL("2 msi_groups will share an msi; msi_group_num %d"),
  374. msi_group_number);
  375. QDF_ASSERT(0);
  376. }
  377. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  378. ring_params->msi_addr = addr_low;
  379. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  380. ring_params->msi_data = (msi_group_number % msi_data_count)
  381. + msi_data_start;
  382. ring_params->flags |= HAL_SRNG_MSI_INTR;
  383. }
  384. /**
  385. * dp_print_ast_stats() - Dump AST table contents
  386. * @soc: Datapath soc handle
  387. *
  388. * return void
  389. */
  390. #ifdef FEATURE_WDS
  391. static void dp_print_ast_stats(struct dp_soc *soc)
  392. {
  393. uint8_t i;
  394. uint8_t num_entries = 0;
  395. struct dp_vdev *vdev;
  396. struct dp_pdev *pdev;
  397. struct dp_peer *peer;
  398. struct dp_ast_entry *ase, *tmp_ase;
  399. DP_PRINT_STATS("AST Stats:");
  400. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  401. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  402. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  403. DP_PRINT_STATS("AST Table:");
  404. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  405. pdev = soc->pdev_list[i];
  406. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  407. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  408. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  409. DP_PRINT_STATS("%6d mac_addr = %pM"
  410. " peer_mac_addr = %pM"
  411. " type = %d"
  412. " next_hop = %d"
  413. " is_active = %d"
  414. " is_bss = %d",
  415. ++num_entries,
  416. ase->mac_addr.raw,
  417. ase->peer->mac_addr.raw,
  418. ase->type,
  419. ase->next_hop,
  420. ase->is_active,
  421. ase->is_bss);
  422. }
  423. }
  424. }
  425. }
  426. }
  427. #else
  428. static void dp_print_ast_stats(struct dp_soc *soc)
  429. {
  430. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_WDS");
  431. return;
  432. }
  433. #endif
  434. /*
  435. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  436. */
  437. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  438. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  439. {
  440. void *hal_soc = soc->hal_soc;
  441. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  442. /* TODO: See if we should get align size from hal */
  443. uint32_t ring_base_align = 8;
  444. struct hal_srng_params ring_params;
  445. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  446. /* TODO: Currently hal layer takes care of endianness related settings.
  447. * See if these settings need to passed from DP layer
  448. */
  449. ring_params.flags = 0;
  450. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  451. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  452. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  453. srng->hal_srng = NULL;
  454. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  455. srng->num_entries = num_entries;
  456. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  457. soc->osdev, soc->osdev->dev, srng->alloc_size,
  458. &(srng->base_paddr_unaligned));
  459. if (!srng->base_vaddr_unaligned) {
  460. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  461. FL("alloc failed - ring_type: %d, ring_num %d"),
  462. ring_type, ring_num);
  463. return QDF_STATUS_E_NOMEM;
  464. }
  465. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  466. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  467. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  468. ((unsigned long)(ring_params.ring_base_vaddr) -
  469. (unsigned long)srng->base_vaddr_unaligned);
  470. ring_params.num_entries = num_entries;
  471. if (soc->intr_mode == DP_INTR_MSI) {
  472. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  473. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  474. FL("Using MSI for ring_type: %d, ring_num %d"),
  475. ring_type, ring_num);
  476. } else {
  477. ring_params.msi_data = 0;
  478. ring_params.msi_addr = 0;
  479. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  480. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  481. ring_type, ring_num);
  482. }
  483. /*
  484. * Setup interrupt timer and batch counter thresholds for
  485. * interrupt mitigation based on ring type
  486. */
  487. if (ring_type == REO_DST) {
  488. ring_params.intr_timer_thres_us =
  489. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  490. ring_params.intr_batch_cntr_thres_entries =
  491. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  492. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  493. ring_params.intr_timer_thres_us =
  494. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  495. ring_params.intr_batch_cntr_thres_entries =
  496. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  497. } else {
  498. ring_params.intr_timer_thres_us =
  499. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  500. ring_params.intr_batch_cntr_thres_entries =
  501. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  502. }
  503. /* Enable low threshold interrupts for rx buffer rings (regular and
  504. * monitor buffer rings.
  505. * TODO: See if this is required for any other ring
  506. */
  507. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  508. /* TODO: Setting low threshold to 1/8th of ring size
  509. * see if this needs to be configurable
  510. */
  511. ring_params.low_threshold = num_entries >> 3;
  512. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  513. ring_params.intr_timer_thres_us = 0x1000;
  514. }
  515. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  516. mac_id, &ring_params);
  517. return 0;
  518. }
  519. /**
  520. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  521. * Any buffers allocated and attached to ring entries are expected to be freed
  522. * before calling this function.
  523. */
  524. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  525. int ring_type, int ring_num)
  526. {
  527. if (!srng->hal_srng) {
  528. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  529. FL("Ring type: %d, num:%d not setup"),
  530. ring_type, ring_num);
  531. return;
  532. }
  533. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  534. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  535. srng->alloc_size,
  536. srng->base_vaddr_unaligned,
  537. srng->base_paddr_unaligned, 0);
  538. srng->hal_srng = NULL;
  539. }
  540. /* TODO: Need this interface from HIF */
  541. void *hif_get_hal_handle(void *hif_handle);
  542. /*
  543. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  544. * @dp_ctx: DP SOC handle
  545. * @budget: Number of frames/descriptors that can be processed in one shot
  546. *
  547. * Return: remaining budget/quota for the soc device
  548. */
  549. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  550. {
  551. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  552. struct dp_soc *soc = int_ctx->soc;
  553. int ring = 0;
  554. uint32_t work_done = 0;
  555. int budget = dp_budget;
  556. uint8_t tx_mask = int_ctx->tx_ring_mask;
  557. uint8_t rx_mask = int_ctx->rx_ring_mask;
  558. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  559. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  560. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  561. uint32_t remaining_quota = dp_budget;
  562. struct dp_pdev *pdev = NULL;
  563. /* Process Tx completion interrupts first to return back buffers */
  564. while (tx_mask) {
  565. if (tx_mask & 0x1) {
  566. work_done = dp_tx_comp_handler(soc,
  567. soc->tx_comp_ring[ring].hal_srng,
  568. remaining_quota);
  569. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  570. "tx mask 0x%x ring %d, budget %d, work_done %d",
  571. tx_mask, ring, budget, work_done);
  572. budget -= work_done;
  573. if (budget <= 0)
  574. goto budget_done;
  575. remaining_quota = budget;
  576. }
  577. tx_mask = tx_mask >> 1;
  578. ring++;
  579. }
  580. /* Process REO Exception ring interrupt */
  581. if (rx_err_mask) {
  582. work_done = dp_rx_err_process(soc,
  583. soc->reo_exception_ring.hal_srng,
  584. remaining_quota);
  585. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  586. "REO Exception Ring: work_done %d budget %d",
  587. work_done, budget);
  588. budget -= work_done;
  589. if (budget <= 0) {
  590. goto budget_done;
  591. }
  592. remaining_quota = budget;
  593. }
  594. /* Process Rx WBM release ring interrupt */
  595. if (rx_wbm_rel_mask) {
  596. work_done = dp_rx_wbm_err_process(soc,
  597. soc->rx_rel_ring.hal_srng, remaining_quota);
  598. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  599. "WBM Release Ring: work_done %d budget %d",
  600. work_done, budget);
  601. budget -= work_done;
  602. if (budget <= 0) {
  603. goto budget_done;
  604. }
  605. remaining_quota = budget;
  606. }
  607. /* Process Rx interrupts */
  608. if (rx_mask) {
  609. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  610. if (rx_mask & (1 << ring)) {
  611. work_done = dp_rx_process(int_ctx,
  612. soc->reo_dest_ring[ring].hal_srng,
  613. remaining_quota);
  614. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  615. "rx mask 0x%x ring %d, work_done %d budget %d",
  616. rx_mask, ring, work_done, budget);
  617. budget -= work_done;
  618. if (budget <= 0)
  619. goto budget_done;
  620. remaining_quota = budget;
  621. }
  622. }
  623. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  624. /* Need to check on this, why is required */
  625. work_done = dp_rxdma_err_process(soc, ring,
  626. remaining_quota);
  627. budget -= work_done;
  628. }
  629. }
  630. if (reo_status_mask)
  631. dp_reo_status_ring_handler(soc);
  632. /* Process LMAC interrupts */
  633. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  634. pdev = soc->pdev_list[ring];
  635. if (pdev == NULL)
  636. continue;
  637. if (int_ctx->rx_mon_ring_mask & (1 << ring)) {
  638. work_done = dp_mon_process(soc, ring, remaining_quota);
  639. budget -= work_done;
  640. if (budget <= 0)
  641. goto budget_done;
  642. remaining_quota = budget;
  643. }
  644. if (int_ctx->rxdma2host_ring_mask & (1 << ring)) {
  645. work_done = dp_rxdma_err_process(soc, ring,
  646. remaining_quota);
  647. budget -= work_done;
  648. if (budget <= 0)
  649. goto budget_done;
  650. remaining_quota = budget;
  651. }
  652. if (int_ctx->host2rxdma_ring_mask & (1 << ring)) {
  653. union dp_rx_desc_list_elem_t *desc_list = NULL;
  654. union dp_rx_desc_list_elem_t *tail = NULL;
  655. struct dp_srng *rx_refill_buf_ring =
  656. &pdev->rx_refill_buf_ring;
  657. DP_STATS_INC(pdev, replenish.low_thresh_intrs, 1);
  658. dp_rx_buffers_replenish(soc, ring,
  659. rx_refill_buf_ring,
  660. &soc->rx_desc_buf[ring], 0,
  661. &desc_list, &tail, HAL_RX_BUF_RBM_SW3_BM);
  662. }
  663. }
  664. qdf_lro_flush(int_ctx->lro_ctx);
  665. budget_done:
  666. return dp_budget - budget;
  667. }
  668. #ifdef DP_INTR_POLL_BASED
  669. /* dp_interrupt_timer()- timer poll for interrupts
  670. *
  671. * @arg: SoC Handle
  672. *
  673. * Return:
  674. *
  675. */
  676. static void dp_interrupt_timer(void *arg)
  677. {
  678. struct dp_soc *soc = (struct dp_soc *) arg;
  679. int i;
  680. if (qdf_atomic_read(&soc->cmn_init_done)) {
  681. for (i = 0;
  682. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  683. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  684. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  685. }
  686. }
  687. /*
  688. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  689. * @txrx_soc: DP SOC handle
  690. *
  691. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  692. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  693. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  694. *
  695. * Return: 0 for success. nonzero for failure.
  696. */
  697. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  698. {
  699. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  700. int i;
  701. soc->intr_mode = DP_INTR_POLL;
  702. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  703. soc->intr_ctx[i].dp_intr_id = i;
  704. soc->intr_ctx[i].tx_ring_mask = TX_RING_MASK_VAL;
  705. soc->intr_ctx[i].rx_ring_mask = RX_RING_MASK_VAL;
  706. soc->intr_ctx[i].rx_mon_ring_mask = 0x1;
  707. soc->intr_ctx[i].rx_err_ring_mask = 0x1;
  708. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0x1;
  709. soc->intr_ctx[i].reo_status_ring_mask = 0x1;
  710. soc->intr_ctx[i].rxdma2host_ring_mask = 0x1;
  711. soc->intr_ctx[i].host2rxdma_ring_mask = 0x1;
  712. soc->intr_ctx[i].soc = soc;
  713. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  714. }
  715. qdf_timer_init(soc->osdev, &soc->int_timer,
  716. dp_interrupt_timer, (void *)soc,
  717. QDF_TIMER_TYPE_WAKE_APPS);
  718. return QDF_STATUS_SUCCESS;
  719. }
  720. #if defined(CONFIG_MCL)
  721. extern int con_mode_monitor;
  722. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  723. /*
  724. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  725. * @txrx_soc: DP SOC handle
  726. *
  727. * Call the appropriate attach function based on the mode of operation.
  728. * This is a WAR for enabling monitor mode.
  729. *
  730. * Return: 0 for success. nonzero for failure.
  731. */
  732. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  733. {
  734. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  735. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  736. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  737. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  738. "%s: Poll mode", __func__);
  739. return dp_soc_interrupt_attach_poll(txrx_soc);
  740. } else {
  741. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  742. "%s: Interrupt mode", __func__);
  743. return dp_soc_interrupt_attach(txrx_soc);
  744. }
  745. }
  746. #else
  747. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  748. {
  749. return dp_soc_interrupt_attach_poll(txrx_soc);
  750. }
  751. #endif
  752. #endif
  753. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  754. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  755. {
  756. int j;
  757. int num_irq = 0;
  758. int tx_mask =
  759. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  760. int rx_mask =
  761. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  762. int rx_mon_mask =
  763. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  764. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  765. soc->wlan_cfg_ctx, intr_ctx_num);
  766. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  767. soc->wlan_cfg_ctx, intr_ctx_num);
  768. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  769. soc->wlan_cfg_ctx, intr_ctx_num);
  770. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  771. soc->wlan_cfg_ctx, intr_ctx_num);
  772. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  773. soc->wlan_cfg_ctx, intr_ctx_num);
  774. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  775. if (tx_mask & (1 << j)) {
  776. irq_id_map[num_irq++] =
  777. (wbm2host_tx_completions_ring1 - j);
  778. }
  779. if (rx_mask & (1 << j)) {
  780. irq_id_map[num_irq++] =
  781. (reo2host_destination_ring1 - j);
  782. }
  783. if (rxdma2host_ring_mask & (1 << j)) {
  784. irq_id_map[num_irq++] =
  785. rxdma2host_destination_ring_mac1 -
  786. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  787. }
  788. if (host2rxdma_ring_mask & (1 << j)) {
  789. irq_id_map[num_irq++] =
  790. host2rxdma_host_buf_ring_mac1 -
  791. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  792. }
  793. if (rx_mon_mask & (1 << j)) {
  794. irq_id_map[num_irq++] =
  795. ppdu_end_interrupts_mac1 -
  796. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  797. }
  798. if (rx_wbm_rel_ring_mask & (1 << j))
  799. irq_id_map[num_irq++] = wbm2host_rx_release;
  800. if (rx_err_ring_mask & (1 << j))
  801. irq_id_map[num_irq++] = reo2host_exception;
  802. if (reo_status_ring_mask & (1 << j))
  803. irq_id_map[num_irq++] = reo2host_status;
  804. }
  805. *num_irq_r = num_irq;
  806. }
  807. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  808. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  809. int msi_vector_count, int msi_vector_start)
  810. {
  811. int tx_mask = wlan_cfg_get_tx_ring_mask(
  812. soc->wlan_cfg_ctx, intr_ctx_num);
  813. int rx_mask = wlan_cfg_get_rx_ring_mask(
  814. soc->wlan_cfg_ctx, intr_ctx_num);
  815. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  816. soc->wlan_cfg_ctx, intr_ctx_num);
  817. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  818. soc->wlan_cfg_ctx, intr_ctx_num);
  819. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  820. soc->wlan_cfg_ctx, intr_ctx_num);
  821. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  822. soc->wlan_cfg_ctx, intr_ctx_num);
  823. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  824. soc->wlan_cfg_ctx, intr_ctx_num);
  825. unsigned int vector =
  826. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  827. int num_irq = 0;
  828. soc->intr_mode = DP_INTR_MSI;
  829. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  830. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  831. irq_id_map[num_irq++] =
  832. pld_get_msi_irq(soc->osdev->dev, vector);
  833. *num_irq_r = num_irq;
  834. }
  835. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  836. int *irq_id_map, int *num_irq)
  837. {
  838. int msi_vector_count, ret;
  839. uint32_t msi_base_data, msi_vector_start;
  840. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  841. &msi_vector_count,
  842. &msi_base_data,
  843. &msi_vector_start);
  844. if (ret)
  845. return dp_soc_interrupt_map_calculate_integrated(soc,
  846. intr_ctx_num, irq_id_map, num_irq);
  847. else
  848. dp_soc_interrupt_map_calculate_msi(soc,
  849. intr_ctx_num, irq_id_map, num_irq,
  850. msi_vector_count, msi_vector_start);
  851. }
  852. /*
  853. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  854. * @txrx_soc: DP SOC handle
  855. *
  856. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  857. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  858. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  859. *
  860. * Return: 0 for success. nonzero for failure.
  861. */
  862. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  863. {
  864. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  865. int i = 0;
  866. int num_irq = 0;
  867. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  868. int ret = 0;
  869. /* Map of IRQ ids registered with one interrupt context */
  870. int irq_id_map[HIF_MAX_GRP_IRQ];
  871. int tx_mask =
  872. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  873. int rx_mask =
  874. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  875. int rx_mon_mask =
  876. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  877. int rx_err_ring_mask =
  878. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  879. int rx_wbm_rel_ring_mask =
  880. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  881. int reo_status_ring_mask =
  882. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  883. int rxdma2host_ring_mask =
  884. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  885. int host2rxdma_ring_mask =
  886. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  887. soc->intr_ctx[i].dp_intr_id = i;
  888. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  889. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  890. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  891. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  892. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  893. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  894. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  895. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  896. soc->intr_ctx[i].soc = soc;
  897. num_irq = 0;
  898. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  899. &num_irq);
  900. ret = hif_register_ext_group(soc->hif_handle,
  901. num_irq, irq_id_map, dp_service_srngs,
  902. &soc->intr_ctx[i], "dp_intr",
  903. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  904. if (ret) {
  905. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  906. FL("failed, ret = %d"), ret);
  907. return QDF_STATUS_E_FAILURE;
  908. }
  909. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  910. }
  911. hif_configure_ext_group_interrupts(soc->hif_handle);
  912. return QDF_STATUS_SUCCESS;
  913. }
  914. /*
  915. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  916. * @txrx_soc: DP SOC handle
  917. *
  918. * Return: void
  919. */
  920. static void dp_soc_interrupt_detach(void *txrx_soc)
  921. {
  922. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  923. int i;
  924. if (soc->intr_mode == DP_INTR_POLL) {
  925. qdf_timer_stop(&soc->int_timer);
  926. qdf_timer_free(&soc->int_timer);
  927. } else {
  928. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  929. }
  930. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  931. soc->intr_ctx[i].tx_ring_mask = 0;
  932. soc->intr_ctx[i].rx_ring_mask = 0;
  933. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  934. soc->intr_ctx[i].rx_err_ring_mask = 0;
  935. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  936. soc->intr_ctx[i].reo_status_ring_mask = 0;
  937. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  938. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  939. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  940. }
  941. }
  942. #define AVG_MAX_MPDUS_PER_TID 128
  943. #define AVG_TIDS_PER_CLIENT 2
  944. #define AVG_FLOWS_PER_TID 2
  945. #define AVG_MSDUS_PER_FLOW 128
  946. #define AVG_MSDUS_PER_MPDU 4
  947. /*
  948. * Allocate and setup link descriptor pool that will be used by HW for
  949. * various link and queue descriptors and managed by WBM
  950. */
  951. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  952. {
  953. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  954. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  955. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  956. uint32_t num_mpdus_per_link_desc =
  957. hal_num_mpdus_per_link_desc(soc->hal_soc);
  958. uint32_t num_msdus_per_link_desc =
  959. hal_num_msdus_per_link_desc(soc->hal_soc);
  960. uint32_t num_mpdu_links_per_queue_desc =
  961. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  962. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  963. uint32_t total_link_descs, total_mem_size;
  964. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  965. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  966. uint32_t num_link_desc_banks;
  967. uint32_t last_bank_size = 0;
  968. uint32_t entry_size, num_entries;
  969. int i;
  970. uint32_t desc_id = 0;
  971. /* Only Tx queue descriptors are allocated from common link descriptor
  972. * pool Rx queue descriptors are not included in this because (REO queue
  973. * extension descriptors) they are expected to be allocated contiguously
  974. * with REO queue descriptors
  975. */
  976. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  977. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  978. num_mpdu_queue_descs = num_mpdu_link_descs /
  979. num_mpdu_links_per_queue_desc;
  980. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  981. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  982. num_msdus_per_link_desc;
  983. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  984. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  985. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  986. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  987. /* Round up to power of 2 */
  988. total_link_descs = 1;
  989. while (total_link_descs < num_entries)
  990. total_link_descs <<= 1;
  991. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  992. FL("total_link_descs: %u, link_desc_size: %d"),
  993. total_link_descs, link_desc_size);
  994. total_mem_size = total_link_descs * link_desc_size;
  995. total_mem_size += link_desc_align;
  996. if (total_mem_size <= max_alloc_size) {
  997. num_link_desc_banks = 0;
  998. last_bank_size = total_mem_size;
  999. } else {
  1000. num_link_desc_banks = (total_mem_size) /
  1001. (max_alloc_size - link_desc_align);
  1002. last_bank_size = total_mem_size %
  1003. (max_alloc_size - link_desc_align);
  1004. }
  1005. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1006. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1007. total_mem_size, num_link_desc_banks);
  1008. for (i = 0; i < num_link_desc_banks; i++) {
  1009. soc->link_desc_banks[i].base_vaddr_unaligned =
  1010. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1011. max_alloc_size,
  1012. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1013. soc->link_desc_banks[i].size = max_alloc_size;
  1014. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1015. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1016. ((unsigned long)(
  1017. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1018. link_desc_align));
  1019. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1020. soc->link_desc_banks[i].base_paddr_unaligned) +
  1021. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1022. (unsigned long)(
  1023. soc->link_desc_banks[i].base_vaddr_unaligned));
  1024. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1025. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1026. FL("Link descriptor memory alloc failed"));
  1027. goto fail;
  1028. }
  1029. }
  1030. if (last_bank_size) {
  1031. /* Allocate last bank in case total memory required is not exact
  1032. * multiple of max_alloc_size
  1033. */
  1034. soc->link_desc_banks[i].base_vaddr_unaligned =
  1035. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1036. last_bank_size,
  1037. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1038. soc->link_desc_banks[i].size = last_bank_size;
  1039. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1040. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1041. ((unsigned long)(
  1042. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1043. link_desc_align));
  1044. soc->link_desc_banks[i].base_paddr =
  1045. (unsigned long)(
  1046. soc->link_desc_banks[i].base_paddr_unaligned) +
  1047. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1048. (unsigned long)(
  1049. soc->link_desc_banks[i].base_vaddr_unaligned));
  1050. }
  1051. /* Allocate and setup link descriptor idle list for HW internal use */
  1052. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1053. total_mem_size = entry_size * total_link_descs;
  1054. if (total_mem_size <= max_alloc_size) {
  1055. void *desc;
  1056. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1057. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1058. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1059. FL("Link desc idle ring setup failed"));
  1060. goto fail;
  1061. }
  1062. hal_srng_access_start_unlocked(soc->hal_soc,
  1063. soc->wbm_idle_link_ring.hal_srng);
  1064. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1065. soc->link_desc_banks[i].base_paddr; i++) {
  1066. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1067. ((unsigned long)(
  1068. soc->link_desc_banks[i].base_vaddr) -
  1069. (unsigned long)(
  1070. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1071. / link_desc_size;
  1072. unsigned long paddr = (unsigned long)(
  1073. soc->link_desc_banks[i].base_paddr);
  1074. while (num_entries && (desc = hal_srng_src_get_next(
  1075. soc->hal_soc,
  1076. soc->wbm_idle_link_ring.hal_srng))) {
  1077. hal_set_link_desc_addr(desc,
  1078. LINK_DESC_COOKIE(desc_id, i), paddr);
  1079. num_entries--;
  1080. desc_id++;
  1081. paddr += link_desc_size;
  1082. }
  1083. }
  1084. hal_srng_access_end_unlocked(soc->hal_soc,
  1085. soc->wbm_idle_link_ring.hal_srng);
  1086. } else {
  1087. uint32_t num_scatter_bufs;
  1088. uint32_t num_entries_per_buf;
  1089. uint32_t rem_entries;
  1090. uint8_t *scatter_buf_ptr;
  1091. uint16_t scatter_buf_num;
  1092. soc->wbm_idle_scatter_buf_size =
  1093. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1094. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1095. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1096. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1097. soc->hal_soc, total_mem_size,
  1098. soc->wbm_idle_scatter_buf_size);
  1099. for (i = 0; i < num_scatter_bufs; i++) {
  1100. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1101. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1102. soc->wbm_idle_scatter_buf_size,
  1103. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1104. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1105. QDF_TRACE(QDF_MODULE_ID_DP,
  1106. QDF_TRACE_LEVEL_ERROR,
  1107. FL("Scatter list memory alloc failed"));
  1108. goto fail;
  1109. }
  1110. }
  1111. /* Populate idle list scatter buffers with link descriptor
  1112. * pointers
  1113. */
  1114. scatter_buf_num = 0;
  1115. scatter_buf_ptr = (uint8_t *)(
  1116. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1117. rem_entries = num_entries_per_buf;
  1118. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1119. soc->link_desc_banks[i].base_paddr; i++) {
  1120. uint32_t num_link_descs =
  1121. (soc->link_desc_banks[i].size -
  1122. ((unsigned long)(
  1123. soc->link_desc_banks[i].base_vaddr) -
  1124. (unsigned long)(
  1125. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1126. / link_desc_size;
  1127. unsigned long paddr = (unsigned long)(
  1128. soc->link_desc_banks[i].base_paddr);
  1129. while (num_link_descs) {
  1130. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1131. LINK_DESC_COOKIE(desc_id, i), paddr);
  1132. num_link_descs--;
  1133. desc_id++;
  1134. paddr += link_desc_size;
  1135. rem_entries--;
  1136. if (rem_entries) {
  1137. scatter_buf_ptr += entry_size;
  1138. } else {
  1139. rem_entries = num_entries_per_buf;
  1140. scatter_buf_num++;
  1141. if (scatter_buf_num >= num_scatter_bufs)
  1142. break;
  1143. scatter_buf_ptr = (uint8_t *)(
  1144. soc->wbm_idle_scatter_buf_base_vaddr[
  1145. scatter_buf_num]);
  1146. }
  1147. }
  1148. }
  1149. /* Setup link descriptor idle list in HW */
  1150. hal_setup_link_idle_list(soc->hal_soc,
  1151. soc->wbm_idle_scatter_buf_base_paddr,
  1152. soc->wbm_idle_scatter_buf_base_vaddr,
  1153. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1154. (uint32_t)(scatter_buf_ptr -
  1155. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1156. scatter_buf_num-1])), total_link_descs);
  1157. }
  1158. return 0;
  1159. fail:
  1160. if (soc->wbm_idle_link_ring.hal_srng) {
  1161. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1162. WBM_IDLE_LINK, 0);
  1163. }
  1164. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1165. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1166. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1167. soc->wbm_idle_scatter_buf_size,
  1168. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1169. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1170. }
  1171. }
  1172. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1173. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1174. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1175. soc->link_desc_banks[i].size,
  1176. soc->link_desc_banks[i].base_vaddr_unaligned,
  1177. soc->link_desc_banks[i].base_paddr_unaligned,
  1178. 0);
  1179. }
  1180. }
  1181. return QDF_STATUS_E_FAILURE;
  1182. }
  1183. /*
  1184. * Free link descriptor pool that was setup HW
  1185. */
  1186. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1187. {
  1188. int i;
  1189. if (soc->wbm_idle_link_ring.hal_srng) {
  1190. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1191. WBM_IDLE_LINK, 0);
  1192. }
  1193. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1194. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1195. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1196. soc->wbm_idle_scatter_buf_size,
  1197. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1198. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1199. }
  1200. }
  1201. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1202. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1203. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1204. soc->link_desc_banks[i].size,
  1205. soc->link_desc_banks[i].base_vaddr_unaligned,
  1206. soc->link_desc_banks[i].base_paddr_unaligned,
  1207. 0);
  1208. }
  1209. }
  1210. }
  1211. /* TODO: Following should be configurable */
  1212. #define WBM_RELEASE_RING_SIZE 64
  1213. #define TCL_CMD_RING_SIZE 32
  1214. #define TCL_STATUS_RING_SIZE 32
  1215. #if defined(QCA_WIFI_QCA6290)
  1216. #define REO_DST_RING_SIZE 1024
  1217. #else
  1218. #define REO_DST_RING_SIZE 2048
  1219. #endif
  1220. #define REO_REINJECT_RING_SIZE 32
  1221. #define RX_RELEASE_RING_SIZE 1024
  1222. #define REO_EXCEPTION_RING_SIZE 128
  1223. #define REO_CMD_RING_SIZE 32
  1224. #define REO_STATUS_RING_SIZE 32
  1225. #define RXDMA_BUF_RING_SIZE 1024
  1226. #define RXDMA_REFILL_RING_SIZE 4096
  1227. #define RXDMA_MONITOR_BUF_RING_SIZE 4096
  1228. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  1229. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1230. #define RXDMA_MONITOR_DESC_RING_SIZE 2048
  1231. #define RXDMA_ERR_DST_RING_SIZE 1024
  1232. /*
  1233. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1234. * @soc: Datapath SOC handle
  1235. *
  1236. * This is a timer function used to age out stale WDS nodes from
  1237. * AST table
  1238. */
  1239. #ifdef FEATURE_WDS
  1240. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1241. {
  1242. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1243. struct dp_pdev *pdev;
  1244. struct dp_vdev *vdev;
  1245. struct dp_peer *peer;
  1246. struct dp_ast_entry *ase, *temp_ase;
  1247. int i;
  1248. qdf_spin_lock_bh(&soc->ast_lock);
  1249. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1250. pdev = soc->pdev_list[i];
  1251. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1252. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1253. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1254. /*
  1255. * Do not expire static ast entries
  1256. */
  1257. if (ase->type == CDP_TXRX_AST_TYPE_STATIC)
  1258. continue;
  1259. if (ase->is_active) {
  1260. ase->is_active = FALSE;
  1261. continue;
  1262. }
  1263. DP_STATS_INC(soc, ast.aged_out, 1);
  1264. soc->cdp_soc.ol_ops->peer_del_wds_entry(
  1265. pdev->osif_pdev,
  1266. ase->mac_addr.raw);
  1267. dp_peer_del_ast(soc, ase);
  1268. }
  1269. }
  1270. }
  1271. }
  1272. qdf_spin_unlock_bh(&soc->ast_lock);
  1273. if (qdf_atomic_read(&soc->cmn_init_done))
  1274. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1275. }
  1276. /*
  1277. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1278. * @soc: Datapath SOC handle
  1279. *
  1280. * Return: None
  1281. */
  1282. static void dp_soc_wds_attach(struct dp_soc *soc)
  1283. {
  1284. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1285. dp_wds_aging_timer_fn, (void *)soc,
  1286. QDF_TIMER_TYPE_WAKE_APPS);
  1287. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1288. }
  1289. /*
  1290. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1291. * @txrx_soc: DP SOC handle
  1292. *
  1293. * Return: None
  1294. */
  1295. static void dp_soc_wds_detach(struct dp_soc *soc)
  1296. {
  1297. qdf_timer_stop(&soc->wds_aging_timer);
  1298. qdf_timer_free(&soc->wds_aging_timer);
  1299. }
  1300. #else
  1301. static void dp_soc_wds_attach(struct dp_soc *soc)
  1302. {
  1303. }
  1304. static void dp_soc_wds_detach(struct dp_soc *soc)
  1305. {
  1306. }
  1307. #endif
  1308. /*
  1309. * dp_soc_reset_ring_map() - Reset cpu ring map
  1310. * @soc: Datapath soc handler
  1311. *
  1312. * This api resets the default cpu ring map
  1313. */
  1314. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1315. {
  1316. uint8_t i;
  1317. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1318. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1319. if (nss_config == 1) {
  1320. /*
  1321. * Setting Tx ring map for one nss offloaded radio
  1322. */
  1323. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1324. } else if (nss_config == 2) {
  1325. /*
  1326. * Setting Tx ring for two nss offloaded radios
  1327. */
  1328. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1329. } else {
  1330. /*
  1331. * Setting Tx ring map for all nss offloaded radios
  1332. */
  1333. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1334. }
  1335. }
  1336. }
  1337. /*
  1338. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1339. * @dp_soc - DP soc handle
  1340. * @ring_type - ring type
  1341. * @ring_num - ring_num
  1342. *
  1343. * return 0 or 1
  1344. */
  1345. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1346. {
  1347. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1348. uint8_t status = 0;
  1349. switch (ring_type) {
  1350. case WBM2SW_RELEASE:
  1351. case REO_DST:
  1352. case RXDMA_BUF:
  1353. status = ((nss_config) & (1 << ring_num));
  1354. break;
  1355. default:
  1356. break;
  1357. }
  1358. return status;
  1359. }
  1360. /*
  1361. * dp_soc_reset_intr_mask() - reset interrupt mask
  1362. * @dp_soc - DP Soc handle
  1363. *
  1364. * Return: Return void
  1365. */
  1366. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1367. {
  1368. uint8_t j;
  1369. int *grp_mask = NULL;
  1370. int group_number, mask, num_ring;
  1371. /* number of tx ring */
  1372. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1373. /*
  1374. * group mask for tx completion ring.
  1375. */
  1376. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1377. /* loop and reset the mask for only offloaded ring */
  1378. for (j = 0; j < num_ring; j++) {
  1379. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1380. continue;
  1381. }
  1382. /*
  1383. * Group number corresponding to tx offloaded ring.
  1384. */
  1385. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1386. if (group_number < 0) {
  1387. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1388. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1389. WBM2SW_RELEASE, j);
  1390. return;
  1391. }
  1392. /* reset the tx mask for offloaded ring */
  1393. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1394. mask &= (~(1 << j));
  1395. /*
  1396. * reset the interrupt mask for offloaded ring.
  1397. */
  1398. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1399. }
  1400. /* number of rx rings */
  1401. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1402. /*
  1403. * group mask for reo destination ring.
  1404. */
  1405. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1406. /* loop and reset the mask for only offloaded ring */
  1407. for (j = 0; j < num_ring; j++) {
  1408. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1409. continue;
  1410. }
  1411. /*
  1412. * Group number corresponding to rx offloaded ring.
  1413. */
  1414. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1415. if (group_number < 0) {
  1416. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1417. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1418. REO_DST, j);
  1419. return;
  1420. }
  1421. /* set the interrupt mask for offloaded ring */
  1422. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1423. mask &= (~(1 << j));
  1424. /*
  1425. * set the interrupt mask to zero for rx offloaded radio.
  1426. */
  1427. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1428. }
  1429. /*
  1430. * group mask for Rx buffer refill ring
  1431. */
  1432. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1433. /* loop and reset the mask for only offloaded ring */
  1434. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1435. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1436. continue;
  1437. }
  1438. /*
  1439. * Group number corresponding to rx offloaded ring.
  1440. */
  1441. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1442. if (group_number < 0) {
  1443. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1444. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1445. REO_DST, j);
  1446. return;
  1447. }
  1448. /* set the interrupt mask for offloaded ring */
  1449. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1450. group_number);
  1451. mask &= (~(1 << j));
  1452. /*
  1453. * set the interrupt mask to zero for rx offloaded radio.
  1454. */
  1455. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1456. group_number, mask);
  1457. }
  1458. }
  1459. #ifdef IPA_OFFLOAD
  1460. /**
  1461. * dp_reo_remap_config() - configure reo remap register value based
  1462. * nss configuration.
  1463. * based on offload_radio value below remap configuration
  1464. * get applied.
  1465. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1466. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1467. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1468. * 3 - both Radios handled by NSS (remap not required)
  1469. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1470. *
  1471. * @remap1: output parameter indicates reo remap 1 register value
  1472. * @remap2: output parameter indicates reo remap 2 register value
  1473. * Return: bool type, true if remap is configured else false.
  1474. */
  1475. static bool dp_reo_remap_config(struct dp_soc *soc,
  1476. uint32_t *remap1,
  1477. uint32_t *remap2)
  1478. {
  1479. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1480. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1481. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1482. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1483. return true;
  1484. }
  1485. #else
  1486. static bool dp_reo_remap_config(struct dp_soc *soc,
  1487. uint32_t *remap1,
  1488. uint32_t *remap2)
  1489. {
  1490. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1491. switch (offload_radio) {
  1492. case 0:
  1493. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1494. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1495. (0x3 << 18) | (0x4 << 21)) << 8;
  1496. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1497. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1498. (0x3 << 18) | (0x4 << 21)) << 8;
  1499. break;
  1500. case 1:
  1501. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1502. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1503. (0x2 << 18) | (0x3 << 21)) << 8;
  1504. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1505. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1506. (0x4 << 18) | (0x2 << 21)) << 8;
  1507. break;
  1508. case 2:
  1509. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1510. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1511. (0x1 << 18) | (0x3 << 21)) << 8;
  1512. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1513. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1514. (0x4 << 18) | (0x1 << 21)) << 8;
  1515. break;
  1516. case 3:
  1517. /* return false if both radios are offloaded to NSS */
  1518. return false;
  1519. }
  1520. return true;
  1521. }
  1522. #endif
  1523. /*
  1524. * dp_soc_cmn_setup() - Common SoC level initializion
  1525. * @soc: Datapath SOC handle
  1526. *
  1527. * This is an internal function used to setup common SOC data structures,
  1528. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1529. */
  1530. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1531. {
  1532. int i;
  1533. struct hal_reo_params reo_params;
  1534. int tx_ring_size;
  1535. int tx_comp_ring_size;
  1536. if (qdf_atomic_read(&soc->cmn_init_done))
  1537. return 0;
  1538. if (dp_peer_find_attach(soc))
  1539. goto fail0;
  1540. if (dp_hw_link_desc_pool_setup(soc))
  1541. goto fail1;
  1542. /* Setup SRNG rings */
  1543. /* Common rings */
  1544. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1545. WBM_RELEASE_RING_SIZE)) {
  1546. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1547. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1548. goto fail1;
  1549. }
  1550. soc->num_tcl_data_rings = 0;
  1551. /* Tx data rings */
  1552. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1553. soc->num_tcl_data_rings =
  1554. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1555. tx_comp_ring_size =
  1556. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1557. tx_ring_size =
  1558. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1559. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1560. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1561. TCL_DATA, i, 0, tx_ring_size)) {
  1562. QDF_TRACE(QDF_MODULE_ID_DP,
  1563. QDF_TRACE_LEVEL_ERROR,
  1564. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1565. goto fail1;
  1566. }
  1567. /*
  1568. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1569. * count
  1570. */
  1571. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1572. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1573. QDF_TRACE(QDF_MODULE_ID_DP,
  1574. QDF_TRACE_LEVEL_ERROR,
  1575. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1576. goto fail1;
  1577. }
  1578. }
  1579. } else {
  1580. /* This will be incremented during per pdev ring setup */
  1581. soc->num_tcl_data_rings = 0;
  1582. }
  1583. if (dp_tx_soc_attach(soc)) {
  1584. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1585. FL("dp_tx_soc_attach failed"));
  1586. goto fail1;
  1587. }
  1588. /* TCL command and status rings */
  1589. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1590. TCL_CMD_RING_SIZE)) {
  1591. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1592. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1593. goto fail1;
  1594. }
  1595. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1596. TCL_STATUS_RING_SIZE)) {
  1597. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1598. FL("dp_srng_setup failed for tcl_status_ring"));
  1599. goto fail1;
  1600. }
  1601. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1602. * descriptors
  1603. */
  1604. /* Rx data rings */
  1605. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1606. soc->num_reo_dest_rings =
  1607. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1608. QDF_TRACE(QDF_MODULE_ID_DP,
  1609. QDF_TRACE_LEVEL_ERROR,
  1610. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1611. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1612. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1613. i, 0, REO_DST_RING_SIZE)) {
  1614. QDF_TRACE(QDF_MODULE_ID_DP,
  1615. QDF_TRACE_LEVEL_ERROR,
  1616. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1617. goto fail1;
  1618. }
  1619. }
  1620. } else {
  1621. /* This will be incremented during per pdev ring setup */
  1622. soc->num_reo_dest_rings = 0;
  1623. }
  1624. /* LMAC RxDMA to SW Rings configuration */
  1625. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  1626. /* Only valid for MCL */
  1627. struct dp_pdev *pdev = soc->pdev_list[0];
  1628. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  1629. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  1630. RXDMA_DST, 0, i, RXDMA_ERR_DST_RING_SIZE)) {
  1631. QDF_TRACE(QDF_MODULE_ID_DP,
  1632. QDF_TRACE_LEVEL_ERROR,
  1633. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  1634. goto fail1;
  1635. }
  1636. }
  1637. }
  1638. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1639. /* REO reinjection ring */
  1640. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1641. REO_REINJECT_RING_SIZE)) {
  1642. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1643. FL("dp_srng_setup failed for reo_reinject_ring"));
  1644. goto fail1;
  1645. }
  1646. /* Rx release ring */
  1647. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1648. RX_RELEASE_RING_SIZE)) {
  1649. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1650. FL("dp_srng_setup failed for rx_rel_ring"));
  1651. goto fail1;
  1652. }
  1653. /* Rx exception ring */
  1654. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1655. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1656. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1657. FL("dp_srng_setup failed for reo_exception_ring"));
  1658. goto fail1;
  1659. }
  1660. /* REO command and status rings */
  1661. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1662. REO_CMD_RING_SIZE)) {
  1663. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1664. FL("dp_srng_setup failed for reo_cmd_ring"));
  1665. goto fail1;
  1666. }
  1667. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1668. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1669. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1670. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1671. REO_STATUS_RING_SIZE)) {
  1672. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1673. FL("dp_srng_setup failed for reo_status_ring"));
  1674. goto fail1;
  1675. }
  1676. qdf_spinlock_create(&soc->ast_lock);
  1677. dp_soc_wds_attach(soc);
  1678. /* Reset the cpu ring map if radio is NSS offloaded */
  1679. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1680. dp_soc_reset_cpu_ring_map(soc);
  1681. dp_soc_reset_intr_mask(soc);
  1682. }
  1683. /* Setup HW REO */
  1684. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1685. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1686. /*
  1687. * Reo ring remap is not required if both radios
  1688. * are offloaded to NSS
  1689. */
  1690. if (!dp_reo_remap_config(soc,
  1691. &reo_params.remap1,
  1692. &reo_params.remap2))
  1693. goto out;
  1694. reo_params.rx_hash_enabled = true;
  1695. }
  1696. out:
  1697. hal_reo_setup(soc->hal_soc, &reo_params);
  1698. qdf_atomic_set(&soc->cmn_init_done, 1);
  1699. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  1700. return 0;
  1701. fail1:
  1702. /*
  1703. * Cleanup will be done as part of soc_detach, which will
  1704. * be called on pdev attach failure
  1705. */
  1706. fail0:
  1707. return QDF_STATUS_E_FAILURE;
  1708. }
  1709. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  1710. static void dp_lro_hash_setup(struct dp_soc *soc)
  1711. {
  1712. struct cdp_lro_hash_config lro_hash;
  1713. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  1714. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1715. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1716. FL("LRO disabled RX hash disabled"));
  1717. return;
  1718. }
  1719. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  1720. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  1721. lro_hash.lro_enable = 1;
  1722. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  1723. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  1724. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  1725. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  1726. }
  1727. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  1728. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  1729. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1730. LRO_IPV4_SEED_ARR_SZ));
  1731. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  1732. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1733. LRO_IPV6_SEED_ARR_SZ));
  1734. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1735. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  1736. lro_hash.lro_enable, lro_hash.tcp_flag,
  1737. lro_hash.tcp_flag_mask);
  1738. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1739. QDF_TRACE_LEVEL_ERROR,
  1740. (void *)lro_hash.toeplitz_hash_ipv4,
  1741. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1742. LRO_IPV4_SEED_ARR_SZ));
  1743. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1744. QDF_TRACE_LEVEL_ERROR,
  1745. (void *)lro_hash.toeplitz_hash_ipv6,
  1746. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1747. LRO_IPV6_SEED_ARR_SZ));
  1748. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  1749. if (soc->cdp_soc.ol_ops->lro_hash_config)
  1750. (void)soc->cdp_soc.ol_ops->lro_hash_config
  1751. (soc->osif_soc, &lro_hash);
  1752. }
  1753. /*
  1754. * dp_rxdma_ring_setup() - configure the RX DMA rings
  1755. * @soc: data path SoC handle
  1756. * @pdev: Physical device handle
  1757. *
  1758. * Return: 0 - success, > 0 - failure
  1759. */
  1760. #ifdef QCA_HOST2FW_RXBUF_RING
  1761. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1762. struct dp_pdev *pdev)
  1763. {
  1764. int max_mac_rings =
  1765. wlan_cfg_get_num_mac_rings
  1766. (pdev->wlan_cfg_ctx);
  1767. int i;
  1768. for (i = 0; i < max_mac_rings; i++) {
  1769. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1770. "%s: pdev_id %d mac_id %d\n",
  1771. __func__, pdev->pdev_id, i);
  1772. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  1773. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  1774. QDF_TRACE(QDF_MODULE_ID_DP,
  1775. QDF_TRACE_LEVEL_ERROR,
  1776. FL("failed rx mac ring setup"));
  1777. return QDF_STATUS_E_FAILURE;
  1778. }
  1779. }
  1780. return QDF_STATUS_SUCCESS;
  1781. }
  1782. #else
  1783. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1784. struct dp_pdev *pdev)
  1785. {
  1786. return QDF_STATUS_SUCCESS;
  1787. }
  1788. #endif
  1789. /**
  1790. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  1791. * @pdev - DP_PDEV handle
  1792. *
  1793. * Return: void
  1794. */
  1795. static inline void
  1796. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  1797. {
  1798. uint8_t map_id;
  1799. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  1800. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  1801. sizeof(default_dscp_tid_map));
  1802. }
  1803. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  1804. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  1805. pdev->dscp_tid_map[map_id],
  1806. map_id);
  1807. }
  1808. }
  1809. /*
  1810. * dp_pdev_attach_wifi3() - attach txrx pdev
  1811. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  1812. * @txrx_soc: Datapath SOC handle
  1813. * @htc_handle: HTC handle for host-target interface
  1814. * @qdf_osdev: QDF OS device
  1815. * @pdev_id: PDEV ID
  1816. *
  1817. * Return: DP PDEV handle on success, NULL on failure
  1818. */
  1819. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  1820. struct cdp_cfg *ctrl_pdev,
  1821. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  1822. {
  1823. int tx_ring_size;
  1824. int tx_comp_ring_size;
  1825. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1826. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  1827. if (!pdev) {
  1828. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1829. FL("DP PDEV memory allocation failed"));
  1830. goto fail0;
  1831. }
  1832. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  1833. if (!pdev->wlan_cfg_ctx) {
  1834. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1835. FL("pdev cfg_attach failed"));
  1836. qdf_mem_free(pdev);
  1837. goto fail0;
  1838. }
  1839. /*
  1840. * set nss pdev config based on soc config
  1841. */
  1842. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  1843. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  1844. pdev->soc = soc;
  1845. pdev->osif_pdev = ctrl_pdev;
  1846. pdev->pdev_id = pdev_id;
  1847. soc->pdev_list[pdev_id] = pdev;
  1848. soc->pdev_count++;
  1849. TAILQ_INIT(&pdev->vdev_list);
  1850. pdev->vdev_count = 0;
  1851. qdf_spinlock_create(&pdev->tx_mutex);
  1852. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  1853. TAILQ_INIT(&pdev->neighbour_peers_list);
  1854. if (dp_soc_cmn_setup(soc)) {
  1855. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1856. FL("dp_soc_cmn_setup failed"));
  1857. goto fail1;
  1858. }
  1859. /* Setup per PDEV TCL rings if configured */
  1860. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1861. tx_ring_size =
  1862. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1863. tx_comp_ring_size =
  1864. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1865. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  1866. pdev_id, pdev_id, tx_ring_size)) {
  1867. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1868. FL("dp_srng_setup failed for tcl_data_ring"));
  1869. goto fail1;
  1870. }
  1871. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  1872. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  1873. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1874. FL("dp_srng_setup failed for tx_comp_ring"));
  1875. goto fail1;
  1876. }
  1877. soc->num_tcl_data_rings++;
  1878. }
  1879. /* Tx specific init */
  1880. if (dp_tx_pdev_attach(pdev)) {
  1881. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1882. FL("dp_tx_pdev_attach failed"));
  1883. goto fail1;
  1884. }
  1885. /* Setup per PDEV REO rings if configured */
  1886. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1887. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  1888. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  1889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1890. FL("dp_srng_setup failed for reo_dest_ringn"));
  1891. goto fail1;
  1892. }
  1893. soc->num_reo_dest_rings++;
  1894. }
  1895. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  1896. RXDMA_REFILL_RING_SIZE)) {
  1897. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1898. FL("dp_srng_setup failed rx refill ring"));
  1899. goto fail1;
  1900. }
  1901. if (dp_rxdma_ring_setup(soc, pdev)) {
  1902. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1903. FL("RXDMA ring config failed"));
  1904. goto fail1;
  1905. }
  1906. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  1907. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  1908. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1909. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  1910. goto fail1;
  1911. }
  1912. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  1913. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  1914. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1915. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  1916. goto fail1;
  1917. }
  1918. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  1919. RXDMA_MONITOR_STATUS, 0, pdev_id,
  1920. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  1921. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1922. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  1923. goto fail1;
  1924. }
  1925. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring,
  1926. RXDMA_MONITOR_DESC, 0, pdev_id, RXDMA_MONITOR_DESC_RING_SIZE)) {
  1927. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1928. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  1929. goto fail1;
  1930. }
  1931. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  1932. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  1933. 0, pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  1934. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1935. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  1936. goto fail1;
  1937. }
  1938. }
  1939. /* Setup second Rx refill buffer ring */
  1940. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 2,
  1941. pdev->pdev_id, RXDMA_REFILL_RING_SIZE)) {
  1942. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1943. FL("dp_srng_setup failed second rx refill ring"));
  1944. goto fail1;
  1945. }
  1946. if (dp_ipa_ring_resource_setup(soc, pdev))
  1947. goto fail1;
  1948. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  1949. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1950. FL("dp_ipa_uc_attach failed"));
  1951. goto fail1;
  1952. }
  1953. /* Rx specific init */
  1954. if (dp_rx_pdev_attach(pdev)) {
  1955. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1956. FL("dp_rx_pdev_attach failed"));
  1957. goto fail0;
  1958. }
  1959. DP_STATS_INIT(pdev);
  1960. #ifndef CONFIG_WIN
  1961. /* MCL */
  1962. dp_local_peer_id_pool_init(pdev);
  1963. #endif
  1964. dp_dscp_tid_map_setup(pdev);
  1965. /* Rx monitor mode specific init */
  1966. if (dp_rx_pdev_mon_attach(pdev)) {
  1967. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1968. "dp_rx_pdev_attach failed\n");
  1969. goto fail1;
  1970. }
  1971. if (dp_wdi_event_attach(pdev)) {
  1972. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1973. "dp_wdi_evet_attach failed\n");
  1974. goto fail1;
  1975. }
  1976. /* set the reo destination during initialization */
  1977. pdev->reo_dest = pdev->pdev_id + 1;
  1978. return (struct cdp_pdev *)pdev;
  1979. fail1:
  1980. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  1981. fail0:
  1982. return NULL;
  1983. }
  1984. /*
  1985. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  1986. * @soc: data path SoC handle
  1987. * @pdev: Physical device handle
  1988. *
  1989. * Return: void
  1990. */
  1991. #ifdef QCA_HOST2FW_RXBUF_RING
  1992. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  1993. struct dp_pdev *pdev)
  1994. {
  1995. int max_mac_rings =
  1996. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  1997. int i;
  1998. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  1999. max_mac_rings : MAX_RX_MAC_RINGS;
  2000. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2001. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2002. RXDMA_BUF, 1);
  2003. }
  2004. #else
  2005. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2006. struct dp_pdev *pdev)
  2007. {
  2008. }
  2009. #endif
  2010. /*
  2011. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2012. * @pdev: device object
  2013. *
  2014. * Return: void
  2015. */
  2016. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2017. {
  2018. struct dp_neighbour_peer *peer = NULL;
  2019. struct dp_neighbour_peer *temp_peer = NULL;
  2020. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2021. neighbour_peer_list_elem, temp_peer) {
  2022. /* delete this peer from the list */
  2023. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2024. peer, neighbour_peer_list_elem);
  2025. qdf_mem_free(peer);
  2026. }
  2027. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2028. }
  2029. /*
  2030. * dp_pdev_detach_wifi3() - detach txrx pdev
  2031. * @txrx_pdev: Datapath PDEV handle
  2032. * @force: Force detach
  2033. *
  2034. */
  2035. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2036. {
  2037. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2038. struct dp_soc *soc = pdev->soc;
  2039. dp_wdi_event_detach(pdev);
  2040. dp_tx_pdev_detach(pdev);
  2041. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2042. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2043. TCL_DATA, pdev->pdev_id);
  2044. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2045. WBM2SW_RELEASE, pdev->pdev_id);
  2046. }
  2047. dp_rx_pdev_detach(pdev);
  2048. dp_rx_pdev_mon_detach(pdev);
  2049. dp_neighbour_peers_detach(pdev);
  2050. qdf_spinlock_destroy(&pdev->tx_mutex);
  2051. dp_ipa_uc_detach(soc, pdev);
  2052. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 2);
  2053. /* Cleanup per PDEV REO rings if configured */
  2054. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2055. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2056. REO_DST, pdev->pdev_id);
  2057. }
  2058. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2059. dp_rxdma_ring_cleanup(soc, pdev);
  2060. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  2061. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  2062. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  2063. RXDMA_MONITOR_STATUS, 0);
  2064. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring,
  2065. RXDMA_MONITOR_DESC, 0);
  2066. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2067. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST, 0);
  2068. } else {
  2069. int i;
  2070. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2071. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[i],
  2072. RXDMA_DST, 0);
  2073. }
  2074. soc->pdev_list[pdev->pdev_id] = NULL;
  2075. soc->pdev_count--;
  2076. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2077. qdf_mem_free(pdev);
  2078. }
  2079. /*
  2080. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2081. * @soc: DP SOC handle
  2082. */
  2083. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2084. {
  2085. struct reo_desc_list_node *desc;
  2086. struct dp_rx_tid *rx_tid;
  2087. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2088. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2089. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2090. rx_tid = &desc->rx_tid;
  2091. qdf_mem_unmap_nbytes_single(soc->osdev,
  2092. rx_tid->hw_qdesc_paddr,
  2093. QDF_DMA_BIDIRECTIONAL,
  2094. rx_tid->hw_qdesc_alloc_size);
  2095. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2096. qdf_mem_free(desc);
  2097. }
  2098. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2099. qdf_list_destroy(&soc->reo_desc_freelist);
  2100. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2101. }
  2102. /*
  2103. * dp_soc_detach_wifi3() - Detach txrx SOC
  2104. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2105. */
  2106. static void dp_soc_detach_wifi3(void *txrx_soc)
  2107. {
  2108. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2109. int i;
  2110. qdf_atomic_set(&soc->cmn_init_done, 0);
  2111. qdf_flush_work(&soc->htt_stats.work);
  2112. qdf_disable_work(&soc->htt_stats.work);
  2113. /* Free pending htt stats messages */
  2114. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2115. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2116. if (soc->pdev_list[i])
  2117. dp_pdev_detach_wifi3(
  2118. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2119. }
  2120. dp_peer_find_detach(soc);
  2121. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2122. * SW descriptors
  2123. */
  2124. /* Free the ring memories */
  2125. /* Common rings */
  2126. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2127. dp_tx_soc_detach(soc);
  2128. /* Tx data rings */
  2129. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2130. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2131. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2132. TCL_DATA, i);
  2133. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2134. WBM2SW_RELEASE, i);
  2135. }
  2136. }
  2137. /* TCL command and status rings */
  2138. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2139. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2140. /* Rx data rings */
  2141. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2142. soc->num_reo_dest_rings =
  2143. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2144. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2145. /* TODO: Get number of rings and ring sizes
  2146. * from wlan_cfg
  2147. */
  2148. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2149. REO_DST, i);
  2150. }
  2151. }
  2152. /* REO reinjection ring */
  2153. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2154. /* Rx release ring */
  2155. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2156. /* Rx exception ring */
  2157. /* TODO: Better to store ring_type and ring_num in
  2158. * dp_srng during setup
  2159. */
  2160. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2161. /* REO command and status rings */
  2162. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2163. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2164. dp_hw_link_desc_pool_cleanup(soc);
  2165. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2166. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2167. htt_soc_detach(soc->htt_handle);
  2168. dp_reo_cmdlist_destroy(soc);
  2169. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2170. dp_reo_desc_freelist_destroy(soc);
  2171. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2172. dp_soc_wds_detach(soc);
  2173. qdf_spinlock_destroy(&soc->ast_lock);
  2174. qdf_mem_free(soc);
  2175. }
  2176. /*
  2177. * dp_rxdma_ring_config() - configure the RX DMA rings
  2178. *
  2179. * This function is used to configure the MAC rings.
  2180. * On MCL host provides buffers in Host2FW ring
  2181. * FW refills (copies) buffers to the ring and updates
  2182. * ring_idx in register
  2183. *
  2184. * @soc: data path SoC handle
  2185. *
  2186. * Return: void
  2187. */
  2188. #ifdef QCA_HOST2FW_RXBUF_RING
  2189. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2190. {
  2191. int i;
  2192. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2193. struct dp_pdev *pdev = soc->pdev_list[i];
  2194. if (pdev) {
  2195. int mac_id = 0;
  2196. int j;
  2197. bool dbs_enable = 0;
  2198. int max_mac_rings =
  2199. wlan_cfg_get_num_mac_rings
  2200. (pdev->wlan_cfg_ctx);
  2201. htt_srng_setup(soc->htt_handle, 0,
  2202. pdev->rx_refill_buf_ring.hal_srng,
  2203. RXDMA_BUF);
  2204. if (pdev->rx_refill_buf_ring2.hal_srng)
  2205. htt_srng_setup(soc->htt_handle, 0,
  2206. pdev->rx_refill_buf_ring2.hal_srng,
  2207. RXDMA_BUF);
  2208. if (soc->cdp_soc.ol_ops->
  2209. is_hw_dbs_2x2_capable) {
  2210. dbs_enable = soc->cdp_soc.ol_ops->
  2211. is_hw_dbs_2x2_capable(soc->psoc);
  2212. }
  2213. if (dbs_enable) {
  2214. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2215. QDF_TRACE_LEVEL_ERROR,
  2216. FL("DBS enabled max_mac_rings %d\n"),
  2217. max_mac_rings);
  2218. } else {
  2219. max_mac_rings = 1;
  2220. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2221. QDF_TRACE_LEVEL_ERROR,
  2222. FL("DBS disabled, max_mac_rings %d\n"),
  2223. max_mac_rings);
  2224. }
  2225. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2226. FL("pdev_id %d max_mac_rings %d\n"),
  2227. pdev->pdev_id, max_mac_rings);
  2228. for (j = 0; j < max_mac_rings; j++) {
  2229. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2230. QDF_TRACE_LEVEL_ERROR,
  2231. FL("mac_id %d\n"), mac_id);
  2232. htt_srng_setup(soc->htt_handle, mac_id,
  2233. pdev->rx_mac_buf_ring[j]
  2234. .hal_srng,
  2235. RXDMA_BUF);
  2236. htt_srng_setup(soc->htt_handle, mac_id,
  2237. pdev->rxdma_err_dst_ring[j]
  2238. .hal_srng,
  2239. RXDMA_DST);
  2240. mac_id++;
  2241. }
  2242. /* Configure monitor mode rings */
  2243. htt_srng_setup(soc->htt_handle, i,
  2244. pdev->rxdma_mon_buf_ring.hal_srng,
  2245. RXDMA_MONITOR_BUF);
  2246. htt_srng_setup(soc->htt_handle, i,
  2247. pdev->rxdma_mon_dst_ring.hal_srng,
  2248. RXDMA_MONITOR_DST);
  2249. htt_srng_setup(soc->htt_handle, i,
  2250. pdev->rxdma_mon_status_ring.hal_srng,
  2251. RXDMA_MONITOR_STATUS);
  2252. htt_srng_setup(soc->htt_handle, i,
  2253. pdev->rxdma_mon_desc_ring.hal_srng,
  2254. RXDMA_MONITOR_DESC);
  2255. }
  2256. }
  2257. }
  2258. #else
  2259. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2260. {
  2261. int i;
  2262. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2263. struct dp_pdev *pdev = soc->pdev_list[i];
  2264. if (pdev) {
  2265. int ring_idx = dp_get_ring_id_for_mac_id(soc, i);
  2266. htt_srng_setup(soc->htt_handle, i,
  2267. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2268. htt_srng_setup(soc->htt_handle, i,
  2269. pdev->rxdma_mon_buf_ring.hal_srng,
  2270. RXDMA_MONITOR_BUF);
  2271. htt_srng_setup(soc->htt_handle, i,
  2272. pdev->rxdma_mon_dst_ring.hal_srng,
  2273. RXDMA_MONITOR_DST);
  2274. htt_srng_setup(soc->htt_handle, i,
  2275. pdev->rxdma_mon_status_ring.hal_srng,
  2276. RXDMA_MONITOR_STATUS);
  2277. htt_srng_setup(soc->htt_handle, i,
  2278. pdev->rxdma_mon_desc_ring.hal_srng,
  2279. RXDMA_MONITOR_DESC);
  2280. htt_srng_setup(soc->htt_handle, i,
  2281. pdev->rxdma_err_dst_ring[ring_idx].hal_srng,
  2282. RXDMA_DST);
  2283. }
  2284. }
  2285. }
  2286. #endif
  2287. /*
  2288. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2289. * @txrx_soc: Datapath SOC handle
  2290. */
  2291. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2292. {
  2293. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2294. htt_soc_attach_target(soc->htt_handle);
  2295. dp_rxdma_ring_config(soc);
  2296. DP_STATS_INIT(soc);
  2297. /* initialize work queue for stats processing */
  2298. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  2299. return 0;
  2300. }
  2301. /*
  2302. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2303. * @txrx_soc: Datapath SOC handle
  2304. */
  2305. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2306. {
  2307. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2308. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2309. }
  2310. /*
  2311. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2312. * @txrx_soc: Datapath SOC handle
  2313. * @nss_cfg: nss config
  2314. */
  2315. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2316. {
  2317. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2318. wlan_cfg_set_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx, config);
  2319. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2320. FL("nss-wifi<0> nss config is enabled"));
  2321. }
  2322. /*
  2323. * dp_vdev_attach_wifi3() - attach txrx vdev
  2324. * @txrx_pdev: Datapath PDEV handle
  2325. * @vdev_mac_addr: MAC address of the virtual interface
  2326. * @vdev_id: VDEV Id
  2327. * @wlan_op_mode: VDEV operating mode
  2328. *
  2329. * Return: DP VDEV handle on success, NULL on failure
  2330. */
  2331. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2332. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2333. {
  2334. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2335. struct dp_soc *soc = pdev->soc;
  2336. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2337. int tx_ring_size;
  2338. if (!vdev) {
  2339. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2340. FL("DP VDEV memory allocation failed"));
  2341. goto fail0;
  2342. }
  2343. vdev->pdev = pdev;
  2344. vdev->vdev_id = vdev_id;
  2345. vdev->opmode = op_mode;
  2346. vdev->osdev = soc->osdev;
  2347. vdev->osif_rx = NULL;
  2348. vdev->osif_rsim_rx_decap = NULL;
  2349. vdev->osif_get_key = NULL;
  2350. vdev->osif_rx_mon = NULL;
  2351. vdev->osif_tx_free_ext = NULL;
  2352. vdev->osif_vdev = NULL;
  2353. vdev->delete.pending = 0;
  2354. vdev->safemode = 0;
  2355. vdev->drop_unenc = 1;
  2356. #ifdef notyet
  2357. vdev->filters_num = 0;
  2358. #endif
  2359. qdf_mem_copy(
  2360. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2361. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2362. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2363. vdev->dscp_tid_map_id = 0;
  2364. vdev->mcast_enhancement_en = 0;
  2365. tx_ring_size = wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2366. /* TODO: Initialize default HTT meta data that will be used in
  2367. * TCL descriptors for packets transmitted from this VDEV
  2368. */
  2369. TAILQ_INIT(&vdev->peer_list);
  2370. /* add this vdev into the pdev's list */
  2371. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2372. pdev->vdev_count++;
  2373. dp_tx_vdev_attach(vdev);
  2374. if (QDF_STATUS_SUCCESS != dp_tx_flow_pool_map_handler(pdev, vdev_id,
  2375. FLOW_TYPE_VDEV, vdev_id, tx_ring_size))
  2376. goto fail1;
  2377. if ((soc->intr_mode == DP_INTR_POLL) &&
  2378. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2379. if (pdev->vdev_count == 1)
  2380. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2381. }
  2382. dp_lro_hash_setup(soc);
  2383. /* LRO */
  2384. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2385. wlan_op_mode_sta == vdev->opmode)
  2386. vdev->lro_enable = true;
  2387. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2388. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2390. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  2391. DP_STATS_INIT(vdev);
  2392. return (struct cdp_vdev *)vdev;
  2393. fail1:
  2394. dp_tx_vdev_detach(vdev);
  2395. qdf_mem_free(vdev);
  2396. fail0:
  2397. return NULL;
  2398. }
  2399. /**
  2400. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2401. * @vdev: Datapath VDEV handle
  2402. * @osif_vdev: OSIF vdev handle
  2403. * @txrx_ops: Tx and Rx operations
  2404. *
  2405. * Return: DP VDEV handle on success, NULL on failure
  2406. */
  2407. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2408. void *osif_vdev,
  2409. struct ol_txrx_ops *txrx_ops)
  2410. {
  2411. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2412. vdev->osif_vdev = osif_vdev;
  2413. vdev->osif_rx = txrx_ops->rx.rx;
  2414. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2415. vdev->osif_get_key = txrx_ops->get_key;
  2416. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2417. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2418. #ifdef notyet
  2419. #if ATH_SUPPORT_WAPI
  2420. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2421. #endif
  2422. #endif
  2423. #ifdef UMAC_SUPPORT_PROXY_ARP
  2424. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2425. #endif
  2426. vdev->me_convert = txrx_ops->me_convert;
  2427. /* TODO: Enable the following once Tx code is integrated */
  2428. txrx_ops->tx.tx = dp_tx_send;
  2429. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2430. "DP Vdev Register success");
  2431. }
  2432. /*
  2433. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2434. * @txrx_vdev: Datapath VDEV handle
  2435. * @callback: Callback OL_IF on completion of detach
  2436. * @cb_context: Callback context
  2437. *
  2438. */
  2439. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2440. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2441. {
  2442. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2443. struct dp_pdev *pdev = vdev->pdev;
  2444. struct dp_soc *soc = pdev->soc;
  2445. /* preconditions */
  2446. qdf_assert(vdev);
  2447. /* remove the vdev from its parent pdev's list */
  2448. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2449. /*
  2450. * Use peer_ref_mutex while accessing peer_list, in case
  2451. * a peer is in the process of being removed from the list.
  2452. */
  2453. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2454. /* check that the vdev has no peers allocated */
  2455. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  2456. /* debug print - will be removed later */
  2457. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2458. FL("not deleting vdev object %pK (%pM)"
  2459. "until deletion finishes for all its peers"),
  2460. vdev, vdev->mac_addr.raw);
  2461. /* indicate that the vdev needs to be deleted */
  2462. vdev->delete.pending = 1;
  2463. vdev->delete.callback = callback;
  2464. vdev->delete.context = cb_context;
  2465. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2466. return;
  2467. }
  2468. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2469. dp_tx_flow_pool_unmap_handler(pdev, vdev->vdev_id, FLOW_TYPE_VDEV,
  2470. vdev->vdev_id);
  2471. dp_tx_vdev_detach(vdev);
  2472. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2473. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  2474. qdf_mem_free(vdev);
  2475. if (callback)
  2476. callback(cb_context);
  2477. }
  2478. /*
  2479. * dp_peer_create_wifi3() - attach txrx peer
  2480. * @txrx_vdev: Datapath VDEV handle
  2481. * @peer_mac_addr: Peer MAC address
  2482. *
  2483. * Return: DP peeer handle on success, NULL on failure
  2484. */
  2485. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  2486. uint8_t *peer_mac_addr)
  2487. {
  2488. struct dp_peer *peer;
  2489. int i;
  2490. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2491. struct dp_pdev *pdev;
  2492. struct dp_soc *soc;
  2493. /* preconditions */
  2494. qdf_assert(vdev);
  2495. qdf_assert(peer_mac_addr);
  2496. pdev = vdev->pdev;
  2497. soc = pdev->soc;
  2498. #ifdef notyet
  2499. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  2500. soc->mempool_ol_ath_peer);
  2501. #else
  2502. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  2503. #endif
  2504. if (!peer)
  2505. return NULL; /* failure */
  2506. qdf_mem_zero(peer, sizeof(struct dp_peer));
  2507. TAILQ_INIT(&peer->ast_entry_list);
  2508. /* store provided params */
  2509. peer->vdev = vdev;
  2510. dp_peer_add_ast(soc, peer, peer_mac_addr, 1);
  2511. qdf_spinlock_create(&peer->peer_info_lock);
  2512. qdf_mem_copy(
  2513. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2514. /* TODO: See of rx_opt_proc is really required */
  2515. peer->rx_opt_proc = soc->rx_opt_proc;
  2516. /* initialize the peer_id */
  2517. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2518. peer->peer_ids[i] = HTT_INVALID_PEER;
  2519. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2520. qdf_atomic_init(&peer->ref_cnt);
  2521. /* keep one reference for attach */
  2522. qdf_atomic_inc(&peer->ref_cnt);
  2523. /* add this peer into the vdev's list */
  2524. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  2525. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2526. /* TODO: See if hash based search is required */
  2527. dp_peer_find_hash_add(soc, peer);
  2528. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2529. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  2530. vdev, peer, peer->mac_addr.raw,
  2531. qdf_atomic_read(&peer->ref_cnt));
  2532. /*
  2533. * For every peer MAp message search and set if bss_peer
  2534. */
  2535. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  2536. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2537. "vdev bss_peer!!!!");
  2538. peer->bss_peer = 1;
  2539. vdev->vap_bss_peer = peer;
  2540. }
  2541. #ifndef CONFIG_WIN
  2542. dp_local_peer_id_alloc(pdev, peer);
  2543. #endif
  2544. DP_STATS_INIT(peer);
  2545. return (void *)peer;
  2546. }
  2547. /*
  2548. * dp_peer_setup_wifi3() - initialize the peer
  2549. * @vdev_hdl: virtual device object
  2550. * @peer: Peer object
  2551. *
  2552. * Return: void
  2553. */
  2554. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  2555. {
  2556. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  2557. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  2558. struct dp_pdev *pdev;
  2559. struct dp_soc *soc;
  2560. bool hash_based = 0;
  2561. enum cdp_host_reo_dest_ring reo_dest;
  2562. /* preconditions */
  2563. qdf_assert(vdev);
  2564. qdf_assert(peer);
  2565. pdev = vdev->pdev;
  2566. soc = pdev->soc;
  2567. dp_peer_rx_init(pdev, peer);
  2568. peer->last_assoc_rcvd = 0;
  2569. peer->last_disassoc_rcvd = 0;
  2570. peer->last_deauth_rcvd = 0;
  2571. /*
  2572. * hash based steering is disabled for Radios which are offloaded
  2573. * to NSS
  2574. */
  2575. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  2576. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  2577. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2578. FL("hash based steering for pdev: %d is %d\n"),
  2579. pdev->pdev_id, hash_based);
  2580. /*
  2581. * Below line of code will ensure the proper reo_dest ring is choosen
  2582. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  2583. */
  2584. reo_dest = pdev->reo_dest;
  2585. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  2586. /* TODO: Check the destination ring number to be passed to FW */
  2587. soc->cdp_soc.ol_ops->peer_set_default_routing(
  2588. pdev->osif_pdev, peer->mac_addr.raw,
  2589. peer->vdev->vdev_id, hash_based, reo_dest);
  2590. }
  2591. return;
  2592. }
  2593. /*
  2594. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  2595. * @vdev_handle: virtual device object
  2596. * @htt_pkt_type: type of pkt
  2597. *
  2598. * Return: void
  2599. */
  2600. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  2601. enum htt_cmn_pkt_type val)
  2602. {
  2603. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2604. vdev->tx_encap_type = val;
  2605. }
  2606. /*
  2607. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  2608. * @vdev_handle: virtual device object
  2609. * @htt_pkt_type: type of pkt
  2610. *
  2611. * Return: void
  2612. */
  2613. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  2614. enum htt_cmn_pkt_type val)
  2615. {
  2616. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2617. vdev->rx_decap_type = val;
  2618. }
  2619. /*
  2620. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  2621. * @pdev_handle: physical device object
  2622. * @val: reo destination ring index (1 - 4)
  2623. *
  2624. * Return: void
  2625. */
  2626. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  2627. enum cdp_host_reo_dest_ring val)
  2628. {
  2629. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2630. if (pdev)
  2631. pdev->reo_dest = val;
  2632. }
  2633. /*
  2634. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  2635. * @pdev_handle: physical device object
  2636. *
  2637. * Return: reo destination ring index
  2638. */
  2639. static enum cdp_host_reo_dest_ring
  2640. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  2641. {
  2642. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2643. if (pdev)
  2644. return pdev->reo_dest;
  2645. else
  2646. return cdp_host_reo_dest_ring_unknown;
  2647. }
  2648. #ifdef QCA_SUPPORT_SON
  2649. static void dp_son_peer_authorize(struct dp_peer *peer)
  2650. {
  2651. struct dp_soc *soc;
  2652. soc = peer->vdev->pdev->soc;
  2653. peer->peer_bs_inact_flag = 0;
  2654. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2655. return;
  2656. }
  2657. #else
  2658. static void dp_son_peer_authorize(struct dp_peer *peer)
  2659. {
  2660. return;
  2661. }
  2662. #endif
  2663. /*
  2664. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  2665. * @pdev_handle: device object
  2666. * @val: value to be set
  2667. *
  2668. * Return: void
  2669. */
  2670. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2671. uint32_t val)
  2672. {
  2673. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2674. /* Enable/Disable smart mesh filtering. This flag will be checked
  2675. * during rx processing to check if packets are from NAC clients.
  2676. */
  2677. pdev->filter_neighbour_peers = val;
  2678. return 0;
  2679. }
  2680. /*
  2681. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  2682. * address for smart mesh filtering
  2683. * @pdev_handle: device object
  2684. * @cmd: Add/Del command
  2685. * @macaddr: nac client mac address
  2686. *
  2687. * Return: void
  2688. */
  2689. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2690. uint32_t cmd, uint8_t *macaddr)
  2691. {
  2692. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2693. struct dp_neighbour_peer *peer = NULL;
  2694. if (!macaddr)
  2695. goto fail0;
  2696. /* Store address of NAC (neighbour peer) which will be checked
  2697. * against TA of received packets.
  2698. */
  2699. if (cmd == DP_NAC_PARAM_ADD) {
  2700. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  2701. sizeof(*peer));
  2702. if (!peer) {
  2703. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2704. FL("DP neighbour peer node memory allocation failed"));
  2705. goto fail0;
  2706. }
  2707. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  2708. macaddr, DP_MAC_ADDR_LEN);
  2709. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  2710. /* add this neighbour peer into the list */
  2711. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  2712. neighbour_peer_list_elem);
  2713. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  2714. return 1;
  2715. } else if (cmd == DP_NAC_PARAM_DEL) {
  2716. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  2717. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  2718. neighbour_peer_list_elem) {
  2719. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  2720. macaddr, DP_MAC_ADDR_LEN)) {
  2721. /* delete this peer from the list */
  2722. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2723. peer, neighbour_peer_list_elem);
  2724. qdf_mem_free(peer);
  2725. break;
  2726. }
  2727. }
  2728. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  2729. return 1;
  2730. }
  2731. fail0:
  2732. return 0;
  2733. }
  2734. /*
  2735. * dp_get_sec_type() - Get the security type
  2736. * @peer: Datapath peer handle
  2737. * @sec_idx: Security id (mcast, ucast)
  2738. *
  2739. * return sec_type: Security type
  2740. */
  2741. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  2742. {
  2743. struct dp_peer *dpeer = (struct dp_peer *)peer;
  2744. return dpeer->security[sec_idx].sec_type;
  2745. }
  2746. /*
  2747. * dp_peer_authorize() - authorize txrx peer
  2748. * @peer_handle: Datapath peer handle
  2749. * @authorize
  2750. *
  2751. */
  2752. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  2753. {
  2754. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2755. struct dp_soc *soc;
  2756. if (peer != NULL) {
  2757. soc = peer->vdev->pdev->soc;
  2758. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2759. dp_son_peer_authorize(peer);
  2760. peer->authorize = authorize ? 1 : 0;
  2761. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2762. }
  2763. }
  2764. /*
  2765. * dp_peer_unref_delete() - unref and delete peer
  2766. * @peer_handle: Datapath peer handle
  2767. *
  2768. */
  2769. void dp_peer_unref_delete(void *peer_handle)
  2770. {
  2771. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2772. struct dp_vdev *vdev = peer->vdev;
  2773. struct dp_pdev *pdev = vdev->pdev;
  2774. struct dp_soc *soc = pdev->soc;
  2775. struct dp_peer *tmppeer;
  2776. int found = 0;
  2777. uint16_t peer_id;
  2778. /*
  2779. * Hold the lock all the way from checking if the peer ref count
  2780. * is zero until the peer references are removed from the hash
  2781. * table and vdev list (if the peer ref count is zero).
  2782. * This protects against a new HL tx operation starting to use the
  2783. * peer object just after this function concludes it's done being used.
  2784. * Furthermore, the lock needs to be held while checking whether the
  2785. * vdev's list of peers is empty, to make sure that list is not modified
  2786. * concurrently with the empty check.
  2787. */
  2788. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2789. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2790. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  2791. peer, qdf_atomic_read(&peer->ref_cnt));
  2792. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  2793. peer_id = peer->peer_ids[0];
  2794. /*
  2795. * Make sure that the reference to the peer in
  2796. * peer object map is removed
  2797. */
  2798. if (peer_id != HTT_INVALID_PEER)
  2799. soc->peer_id_to_obj_map[peer_id] = NULL;
  2800. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2801. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  2802. /* remove the reference to the peer from the hash table */
  2803. dp_peer_find_hash_remove(soc, peer);
  2804. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  2805. if (tmppeer == peer) {
  2806. found = 1;
  2807. break;
  2808. }
  2809. }
  2810. if (found) {
  2811. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  2812. peer_list_elem);
  2813. } else {
  2814. /*Ignoring the remove operation as peer not found*/
  2815. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2816. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  2817. peer, vdev, &peer->vdev->peer_list);
  2818. }
  2819. /* cleanup the peer data */
  2820. dp_peer_cleanup(vdev, peer);
  2821. /* check whether the parent vdev has no peers left */
  2822. if (TAILQ_EMPTY(&vdev->peer_list)) {
  2823. /*
  2824. * Now that there are no references to the peer, we can
  2825. * release the peer reference lock.
  2826. */
  2827. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2828. /*
  2829. * Check if the parent vdev was waiting for its peers
  2830. * to be deleted, in order for it to be deleted too.
  2831. */
  2832. if (vdev->delete.pending) {
  2833. ol_txrx_vdev_delete_cb vdev_delete_cb =
  2834. vdev->delete.callback;
  2835. void *vdev_delete_context =
  2836. vdev->delete.context;
  2837. QDF_TRACE(QDF_MODULE_ID_DP,
  2838. QDF_TRACE_LEVEL_INFO_HIGH,
  2839. FL("deleting vdev object %pK (%pM)"
  2840. " - its last peer is done"),
  2841. vdev, vdev->mac_addr.raw);
  2842. /* all peers are gone, go ahead and delete it */
  2843. qdf_mem_free(vdev);
  2844. if (vdev_delete_cb)
  2845. vdev_delete_cb(vdev_delete_context);
  2846. }
  2847. } else {
  2848. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2849. }
  2850. #ifdef notyet
  2851. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  2852. #else
  2853. qdf_mem_free(peer);
  2854. #endif
  2855. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  2856. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  2857. vdev->vdev_id, peer->mac_addr.raw);
  2858. }
  2859. } else {
  2860. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2861. }
  2862. }
  2863. /*
  2864. * dp_peer_detach_wifi3() – Detach txrx peer
  2865. * @peer_handle: Datapath peer handle
  2866. * @bitmap: bitmap indicating special handling of request.
  2867. *
  2868. */
  2869. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  2870. {
  2871. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2872. /* redirect the peer's rx delivery function to point to a
  2873. * discard func
  2874. */
  2875. peer->rx_opt_proc = dp_rx_discard;
  2876. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2877. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  2878. #ifndef CONFIG_WIN
  2879. dp_local_peer_id_free(peer->vdev->pdev, peer);
  2880. #endif
  2881. qdf_spinlock_destroy(&peer->peer_info_lock);
  2882. /*
  2883. * Remove the reference added during peer_attach.
  2884. * The peer will still be left allocated until the
  2885. * PEER_UNMAP message arrives to remove the other
  2886. * reference, added by the PEER_MAP message.
  2887. */
  2888. dp_peer_unref_delete(peer_handle);
  2889. }
  2890. /*
  2891. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  2892. * @peer_handle: Datapath peer handle
  2893. *
  2894. */
  2895. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  2896. {
  2897. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  2898. return vdev->mac_addr.raw;
  2899. }
  2900. /*
  2901. * dp_vdev_set_wds() - Enable per packet stats
  2902. * @vdev_handle: DP VDEV handle
  2903. * @val: value
  2904. *
  2905. * Return: none
  2906. */
  2907. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  2908. {
  2909. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2910. vdev->wds_enabled = val;
  2911. return 0;
  2912. }
  2913. /*
  2914. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  2915. * @peer_handle: Datapath peer handle
  2916. *
  2917. */
  2918. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  2919. uint8_t vdev_id)
  2920. {
  2921. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  2922. struct dp_vdev *vdev = NULL;
  2923. if (qdf_unlikely(!pdev))
  2924. return NULL;
  2925. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2926. if (vdev->vdev_id == vdev_id)
  2927. break;
  2928. }
  2929. return (struct cdp_vdev *)vdev;
  2930. }
  2931. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  2932. {
  2933. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2934. return vdev->opmode;
  2935. }
  2936. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  2937. {
  2938. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  2939. struct dp_pdev *pdev = vdev->pdev;
  2940. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  2941. }
  2942. /**
  2943. * dp_reset_monitor_mode() - Disable monitor mode
  2944. * @pdev_handle: Datapath PDEV handle
  2945. *
  2946. * Return: 0 on success, not 0 on failure
  2947. */
  2948. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  2949. {
  2950. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2951. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  2952. struct dp_soc *soc;
  2953. uint8_t pdev_id;
  2954. pdev_id = pdev->pdev_id;
  2955. soc = pdev->soc;
  2956. pdev->monitor_vdev = NULL;
  2957. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  2958. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  2959. pdev->rxdma_mon_buf_ring.hal_srng,
  2960. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  2961. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  2962. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  2963. RX_BUFFER_SIZE, &htt_tlv_filter);
  2964. return 0;
  2965. }
  2966. /**
  2967. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  2968. * @vdev_handle: Datapath VDEV handle
  2969. * @smart_monitor: Flag to denote if its smart monitor mode
  2970. *
  2971. * Return: 0 on success, not 0 on failure
  2972. */
  2973. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  2974. uint8_t smart_monitor)
  2975. {
  2976. /* Many monitor VAPs can exists in a system but only one can be up at
  2977. * anytime
  2978. */
  2979. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2980. struct dp_pdev *pdev;
  2981. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  2982. struct dp_soc *soc;
  2983. uint8_t pdev_id;
  2984. qdf_assert(vdev);
  2985. pdev = vdev->pdev;
  2986. pdev_id = pdev->pdev_id;
  2987. soc = pdev->soc;
  2988. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  2989. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  2990. pdev, pdev_id, soc, vdev);
  2991. /*Check if current pdev's monitor_vdev exists */
  2992. if (pdev->monitor_vdev) {
  2993. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2994. "vdev=%pK\n", vdev);
  2995. qdf_assert(vdev);
  2996. }
  2997. pdev->monitor_vdev = vdev;
  2998. /* If smart monitor mode, do not configure monitor ring */
  2999. if (smart_monitor)
  3000. return QDF_STATUS_SUCCESS;
  3001. htt_tlv_filter.mpdu_start = 1;
  3002. htt_tlv_filter.msdu_start = 1;
  3003. htt_tlv_filter.packet = 1;
  3004. htt_tlv_filter.msdu_end = 1;
  3005. htt_tlv_filter.mpdu_end = 1;
  3006. htt_tlv_filter.packet_header = 1;
  3007. htt_tlv_filter.attention = 1;
  3008. htt_tlv_filter.ppdu_start = 0;
  3009. htt_tlv_filter.ppdu_end = 0;
  3010. htt_tlv_filter.ppdu_end_user_stats = 0;
  3011. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3012. htt_tlv_filter.ppdu_end_status_done = 0;
  3013. htt_tlv_filter.header_per_msdu = 1;
  3014. htt_tlv_filter.enable_fp = 1;
  3015. htt_tlv_filter.enable_md = 0;
  3016. htt_tlv_filter.enable_mo = 1;
  3017. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3018. pdev->rxdma_mon_buf_ring.hal_srng,
  3019. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3020. htt_tlv_filter.mpdu_start = 1;
  3021. htt_tlv_filter.msdu_start = 1;
  3022. htt_tlv_filter.packet = 0;
  3023. htt_tlv_filter.msdu_end = 1;
  3024. htt_tlv_filter.mpdu_end = 1;
  3025. htt_tlv_filter.packet_header = 1;
  3026. htt_tlv_filter.attention = 1;
  3027. htt_tlv_filter.ppdu_start = 1;
  3028. htt_tlv_filter.ppdu_end = 1;
  3029. htt_tlv_filter.ppdu_end_user_stats = 1;
  3030. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3031. htt_tlv_filter.ppdu_end_status_done = 1;
  3032. htt_tlv_filter.header_per_msdu = 0;
  3033. htt_tlv_filter.enable_fp = 1;
  3034. htt_tlv_filter.enable_md = 0;
  3035. htt_tlv_filter.enable_mo = 1;
  3036. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3037. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3038. RX_BUFFER_SIZE, &htt_tlv_filter);
  3039. return QDF_STATUS_SUCCESS;
  3040. }
  3041. #ifdef MESH_MODE_SUPPORT
  3042. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  3043. {
  3044. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3045. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3046. FL("val %d"), val);
  3047. vdev->mesh_vdev = val;
  3048. }
  3049. /*
  3050. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  3051. * @vdev_hdl: virtual device object
  3052. * @val: value to be set
  3053. *
  3054. * Return: void
  3055. */
  3056. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  3057. {
  3058. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3059. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3060. FL("val %d"), val);
  3061. vdev->mesh_rx_filter = val;
  3062. }
  3063. #endif
  3064. /*
  3065. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  3066. * Current scope is bar recieved count
  3067. *
  3068. * @pdev_handle: DP_PDEV handle
  3069. *
  3070. * Return: void
  3071. */
  3072. #define STATS_PROC_TIMEOUT (HZ/10)
  3073. static void
  3074. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  3075. {
  3076. struct dp_vdev *vdev;
  3077. struct dp_peer *peer;
  3078. uint32_t waitcnt;
  3079. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3080. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3081. if (!peer) {
  3082. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3083. FL("DP Invalid Peer refernce"));
  3084. return;
  3085. }
  3086. waitcnt = 0;
  3087. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  3088. while (!(qdf_atomic_read(&(pdev->stats.cmd_complete)))
  3089. && waitcnt < 10) {
  3090. schedule_timeout_interruptible(
  3091. STATS_PROC_TIMEOUT);
  3092. waitcnt++;
  3093. }
  3094. qdf_atomic_set(&(pdev->stats.cmd_complete), 0);
  3095. }
  3096. }
  3097. }
  3098. /**
  3099. * dp_rx_bar_stats_cb(): BAR received stats callback
  3100. * @soc: SOC handle
  3101. * @cb_ctxt: Call back context
  3102. * @reo_status: Reo status
  3103. *
  3104. * return: void
  3105. */
  3106. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  3107. union hal_reo_status *reo_status)
  3108. {
  3109. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  3110. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  3111. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  3112. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  3113. queue_status->header.status);
  3114. qdf_atomic_set(&(pdev->stats.cmd_complete), 1);
  3115. return;
  3116. }
  3117. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  3118. qdf_atomic_set(&(pdev->stats.cmd_complete), 1);
  3119. }
  3120. /**
  3121. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  3122. * @vdev: DP VDEV handle
  3123. *
  3124. * return: void
  3125. */
  3126. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  3127. {
  3128. struct dp_peer *peer = NULL;
  3129. struct dp_soc *soc = vdev->pdev->soc;
  3130. int i;
  3131. uint8_t pream_type;
  3132. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  3133. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  3134. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3135. for (pream_type = 0; pream_type < DOT11_MAX; pream_type++) {
  3136. for (i = 0; i < MAX_MCS; i++) {
  3137. DP_STATS_AGGR(vdev, peer,
  3138. tx.pkt_type[pream_type].mcs_count[i]);
  3139. DP_STATS_AGGR(vdev, peer,
  3140. rx.pkt_type[pream_type].mcs_count[i]);
  3141. }
  3142. }
  3143. for (i = 0; i < MAX_BW; i++) {
  3144. DP_STATS_AGGR(vdev, peer, tx.bw[i]);
  3145. DP_STATS_AGGR(vdev, peer, rx.bw[i]);
  3146. }
  3147. for (i = 0; i < SS_COUNT; i++)
  3148. DP_STATS_AGGR(vdev, peer, rx.nss[i]);
  3149. for (i = 0; i < WME_AC_MAX; i++) {
  3150. DP_STATS_AGGR(vdev, peer, tx.wme_ac_type[i]);
  3151. DP_STATS_AGGR(vdev, peer, rx.wme_ac_type[i]);
  3152. DP_STATS_AGGR(vdev, peer, tx.excess_retries_ac[i]);
  3153. }
  3154. for (i = 0; i < MAX_GI; i++) {
  3155. DP_STATS_AGGR(vdev, peer, tx.sgi_count[i]);
  3156. DP_STATS_AGGR(vdev, peer, rx.sgi_count[i]);
  3157. }
  3158. DP_STATS_AGGR_PKT(vdev, peer, tx.comp_pkt);
  3159. DP_STATS_AGGR_PKT(vdev, peer, tx.ucast);
  3160. DP_STATS_AGGR_PKT(vdev, peer, tx.mcast);
  3161. DP_STATS_AGGR_PKT(vdev, peer, tx.tx_success);
  3162. DP_STATS_AGGR(vdev, peer, tx.tx_failed);
  3163. DP_STATS_AGGR(vdev, peer, tx.ofdma);
  3164. DP_STATS_AGGR(vdev, peer, tx.stbc);
  3165. DP_STATS_AGGR(vdev, peer, tx.ldpc);
  3166. DP_STATS_AGGR(vdev, peer, tx.retries);
  3167. DP_STATS_AGGR(vdev, peer, tx.non_amsdu_cnt);
  3168. DP_STATS_AGGR(vdev, peer, tx.amsdu_cnt);
  3169. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem);
  3170. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem_tx);
  3171. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem_notx);
  3172. DP_STATS_AGGR(vdev, peer, tx.dropped.age_out);
  3173. DP_STATS_AGGR(vdev, peer, rx.err.mic_err);
  3174. DP_STATS_AGGR(vdev, peer, rx.err.decrypt_err);
  3175. DP_STATS_AGGR(vdev, peer, rx.non_ampdu_cnt);
  3176. DP_STATS_AGGR(vdev, peer, rx.ampdu_cnt);
  3177. DP_STATS_AGGR(vdev, peer, rx.non_amsdu_cnt);
  3178. DP_STATS_AGGR(vdev, peer, rx.amsdu_cnt);
  3179. DP_STATS_AGGR_PKT(vdev, peer, rx.to_stack);
  3180. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  3181. DP_STATS_AGGR_PKT(vdev, peer, rx.rcvd_reo[i]);
  3182. peer->stats.rx.unicast.num = peer->stats.rx.to_stack.num -
  3183. peer->stats.rx.multicast.num;
  3184. peer->stats.rx.unicast.bytes = peer->stats.rx.to_stack.bytes -
  3185. peer->stats.rx.multicast.bytes;
  3186. DP_STATS_AGGR_PKT(vdev, peer, rx.unicast);
  3187. DP_STATS_AGGR_PKT(vdev, peer, rx.multicast);
  3188. DP_STATS_AGGR_PKT(vdev, peer, rx.wds);
  3189. DP_STATS_AGGR_PKT(vdev, peer, rx.raw);
  3190. DP_STATS_AGGR_PKT(vdev, peer, rx.intra_bss.pkts);
  3191. DP_STATS_AGGR_PKT(vdev, peer, rx.intra_bss.fail);
  3192. vdev->stats.tx.last_ack_rssi =
  3193. peer->stats.tx.last_ack_rssi;
  3194. }
  3195. if (soc->cdp_soc.ol_ops->update_dp_stats)
  3196. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  3197. &vdev->stats, vdev->vdev_id, UPDATE_VDEV_STATS);
  3198. }
  3199. /**
  3200. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  3201. * @pdev: DP PDEV handle
  3202. *
  3203. * return: void
  3204. */
  3205. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  3206. {
  3207. struct dp_vdev *vdev = NULL;
  3208. uint8_t i;
  3209. uint8_t pream_type;
  3210. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  3211. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  3212. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  3213. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3214. dp_aggregate_vdev_stats(vdev);
  3215. for (pream_type = 0; pream_type < DOT11_MAX; pream_type++) {
  3216. for (i = 0; i < MAX_MCS; i++) {
  3217. DP_STATS_AGGR(pdev, vdev,
  3218. tx.pkt_type[pream_type].mcs_count[i]);
  3219. DP_STATS_AGGR(pdev, vdev,
  3220. rx.pkt_type[pream_type].mcs_count[i]);
  3221. }
  3222. }
  3223. for (i = 0; i < MAX_BW; i++) {
  3224. DP_STATS_AGGR(pdev, vdev, tx.bw[i]);
  3225. DP_STATS_AGGR(pdev, vdev, rx.bw[i]);
  3226. }
  3227. for (i = 0; i < SS_COUNT; i++)
  3228. DP_STATS_AGGR(pdev, vdev, rx.nss[i]);
  3229. for (i = 0; i < WME_AC_MAX; i++) {
  3230. DP_STATS_AGGR(pdev, vdev, tx.wme_ac_type[i]);
  3231. DP_STATS_AGGR(pdev, vdev, rx.wme_ac_type[i]);
  3232. DP_STATS_AGGR(pdev, vdev,
  3233. tx.excess_retries_ac[i]);
  3234. }
  3235. for (i = 0; i < MAX_GI; i++) {
  3236. DP_STATS_AGGR(pdev, vdev, tx.sgi_count[i]);
  3237. DP_STATS_AGGR(pdev, vdev, rx.sgi_count[i]);
  3238. }
  3239. DP_STATS_AGGR_PKT(pdev, vdev, tx.comp_pkt);
  3240. DP_STATS_AGGR_PKT(pdev, vdev, tx.ucast);
  3241. DP_STATS_AGGR_PKT(pdev, vdev, tx.mcast);
  3242. DP_STATS_AGGR_PKT(pdev, vdev, tx.tx_success);
  3243. DP_STATS_AGGR(pdev, vdev, tx.tx_failed);
  3244. DP_STATS_AGGR(pdev, vdev, tx.ofdma);
  3245. DP_STATS_AGGR(pdev, vdev, tx.stbc);
  3246. DP_STATS_AGGR(pdev, vdev, tx.ldpc);
  3247. DP_STATS_AGGR(pdev, vdev, tx.retries);
  3248. DP_STATS_AGGR(pdev, vdev, tx.non_amsdu_cnt);
  3249. DP_STATS_AGGR(pdev, vdev, tx.amsdu_cnt);
  3250. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem);
  3251. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem_tx);
  3252. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem_notx);
  3253. DP_STATS_AGGR(pdev, vdev, tx.dropped.age_out);
  3254. DP_STATS_AGGR(pdev, vdev, rx.err.mic_err);
  3255. DP_STATS_AGGR(pdev, vdev, rx.err.decrypt_err);
  3256. DP_STATS_AGGR(pdev, vdev, rx.non_ampdu_cnt);
  3257. DP_STATS_AGGR(pdev, vdev, rx.ampdu_cnt);
  3258. DP_STATS_AGGR(pdev, vdev, rx.non_amsdu_cnt);
  3259. DP_STATS_AGGR(pdev, vdev, rx.amsdu_cnt);
  3260. DP_STATS_AGGR_PKT(pdev, vdev, rx.to_stack);
  3261. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[0]);
  3262. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[1]);
  3263. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[2]);
  3264. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[3]);
  3265. DP_STATS_AGGR_PKT(pdev, vdev, rx.unicast);
  3266. DP_STATS_AGGR_PKT(pdev, vdev, rx.multicast);
  3267. DP_STATS_AGGR_PKT(pdev, vdev, rx.wds);
  3268. DP_STATS_AGGR_PKT(pdev, vdev, rx.intra_bss.pkts);
  3269. DP_STATS_AGGR_PKT(pdev, vdev, rx.intra_bss.fail);
  3270. DP_STATS_AGGR_PKT(pdev, vdev, rx.raw);
  3271. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  3272. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  3273. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  3274. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  3275. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  3276. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  3277. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  3278. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  3279. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  3280. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  3281. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  3282. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  3283. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  3284. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  3285. DP_STATS_AGGR(pdev, vdev,
  3286. tx_i.mcast_en.dropped_map_error);
  3287. DP_STATS_AGGR(pdev, vdev,
  3288. tx_i.mcast_en.dropped_self_mac);
  3289. DP_STATS_AGGR(pdev, vdev,
  3290. tx_i.mcast_en.dropped_send_fail);
  3291. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  3292. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  3293. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  3294. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  3295. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  3296. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  3297. pdev->stats.tx_i.dropped.dropped_pkt.num =
  3298. pdev->stats.tx_i.dropped.dma_error +
  3299. pdev->stats.tx_i.dropped.ring_full +
  3300. pdev->stats.tx_i.dropped.enqueue_fail +
  3301. pdev->stats.tx_i.dropped.desc_na +
  3302. pdev->stats.tx_i.dropped.res_full;
  3303. pdev->stats.tx.last_ack_rssi =
  3304. vdev->stats.tx.last_ack_rssi;
  3305. pdev->stats.tx_i.tso.num_seg =
  3306. vdev->stats.tx_i.tso.num_seg;
  3307. }
  3308. }
  3309. /**
  3310. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  3311. * @pdev: DP_PDEV Handle
  3312. *
  3313. * Return:void
  3314. */
  3315. static inline void
  3316. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  3317. {
  3318. DP_PRINT_STATS("PDEV Tx Stats:\n");
  3319. DP_PRINT_STATS("Received From Stack:");
  3320. DP_PRINT_STATS(" Packets = %d",
  3321. pdev->stats.tx_i.rcvd.num);
  3322. DP_PRINT_STATS(" Bytes = %d",
  3323. pdev->stats.tx_i.rcvd.bytes);
  3324. DP_PRINT_STATS("Processed:");
  3325. DP_PRINT_STATS(" Packets = %d",
  3326. pdev->stats.tx_i.processed.num);
  3327. DP_PRINT_STATS(" Bytes = %d",
  3328. pdev->stats.tx_i.processed.bytes);
  3329. DP_PRINT_STATS("Completions:");
  3330. DP_PRINT_STATS(" Packets = %d",
  3331. pdev->stats.tx.comp_pkt.num);
  3332. DP_PRINT_STATS(" Bytes = %d",
  3333. pdev->stats.tx.comp_pkt.bytes);
  3334. DP_PRINT_STATS("Dropped:");
  3335. DP_PRINT_STATS(" Total = %d",
  3336. pdev->stats.tx_i.dropped.dropped_pkt.num);
  3337. DP_PRINT_STATS(" Dma_map_error = %d",
  3338. pdev->stats.tx_i.dropped.dma_error);
  3339. DP_PRINT_STATS(" Ring Full = %d",
  3340. pdev->stats.tx_i.dropped.ring_full);
  3341. DP_PRINT_STATS(" Descriptor Not available = %d",
  3342. pdev->stats.tx_i.dropped.desc_na);
  3343. DP_PRINT_STATS(" HW enqueue failed= %d",
  3344. pdev->stats.tx_i.dropped.enqueue_fail);
  3345. DP_PRINT_STATS(" Resources Full = %d",
  3346. pdev->stats.tx_i.dropped.res_full);
  3347. DP_PRINT_STATS(" FW removed = %d",
  3348. pdev->stats.tx.dropped.fw_rem);
  3349. DP_PRINT_STATS(" FW removed transmitted = %d",
  3350. pdev->stats.tx.dropped.fw_rem_tx);
  3351. DP_PRINT_STATS(" FW removed untransmitted = %d",
  3352. pdev->stats.tx.dropped.fw_rem_notx);
  3353. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  3354. pdev->stats.tx.dropped.age_out);
  3355. DP_PRINT_STATS("Scatter Gather:");
  3356. DP_PRINT_STATS(" Packets = %d",
  3357. pdev->stats.tx_i.sg.sg_pkt.num);
  3358. DP_PRINT_STATS(" Bytes = %d",
  3359. pdev->stats.tx_i.sg.sg_pkt.bytes);
  3360. DP_PRINT_STATS(" Dropped By Host = %d",
  3361. pdev->stats.tx_i.sg.dropped_host);
  3362. DP_PRINT_STATS(" Dropped By Target = %d",
  3363. pdev->stats.tx_i.sg.dropped_target);
  3364. DP_PRINT_STATS("TSO:");
  3365. DP_PRINT_STATS(" Number of Segments = %d",
  3366. pdev->stats.tx_i.tso.num_seg);
  3367. DP_PRINT_STATS(" Packets = %d",
  3368. pdev->stats.tx_i.tso.tso_pkt.num);
  3369. DP_PRINT_STATS(" Bytes = %d",
  3370. pdev->stats.tx_i.tso.tso_pkt.bytes);
  3371. DP_PRINT_STATS(" Dropped By Host = %d",
  3372. pdev->stats.tx_i.tso.dropped_host);
  3373. DP_PRINT_STATS("Mcast Enhancement:");
  3374. DP_PRINT_STATS(" Packets = %d",
  3375. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  3376. DP_PRINT_STATS(" Bytes = %d",
  3377. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  3378. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  3379. pdev->stats.tx_i.mcast_en.dropped_map_error);
  3380. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  3381. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  3382. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  3383. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  3384. DP_PRINT_STATS(" Unicast sent = %d",
  3385. pdev->stats.tx_i.mcast_en.ucast);
  3386. DP_PRINT_STATS("Raw:");
  3387. DP_PRINT_STATS(" Packets = %d",
  3388. pdev->stats.tx_i.raw.raw_pkt.num);
  3389. DP_PRINT_STATS(" Bytes = %d",
  3390. pdev->stats.tx_i.raw.raw_pkt.bytes);
  3391. DP_PRINT_STATS(" DMA map error = %d",
  3392. pdev->stats.tx_i.raw.dma_map_error);
  3393. DP_PRINT_STATS("Reinjected:");
  3394. DP_PRINT_STATS(" Packets = %d",
  3395. pdev->stats.tx_i.reinject_pkts.num);
  3396. DP_PRINT_STATS("Bytes = %d\n",
  3397. pdev->stats.tx_i.reinject_pkts.bytes);
  3398. DP_PRINT_STATS("Inspected:");
  3399. DP_PRINT_STATS(" Packets = %d",
  3400. pdev->stats.tx_i.inspect_pkts.num);
  3401. DP_PRINT_STATS(" Bytes = %d",
  3402. pdev->stats.tx_i.inspect_pkts.bytes);
  3403. DP_PRINT_STATS("Nawds Multicast:");
  3404. DP_PRINT_STATS(" Packets = %d",
  3405. pdev->stats.tx_i.nawds_mcast.num);
  3406. DP_PRINT_STATS(" Bytes = %d",
  3407. pdev->stats.tx_i.nawds_mcast.bytes);
  3408. }
  3409. /**
  3410. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  3411. * @pdev: DP_PDEV Handle
  3412. *
  3413. * Return: void
  3414. */
  3415. static inline void
  3416. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  3417. {
  3418. DP_PRINT_STATS("PDEV Rx Stats:\n");
  3419. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  3420. DP_PRINT_STATS(" Packets = %d %d %d %d",
  3421. pdev->stats.rx.rcvd_reo[0].num,
  3422. pdev->stats.rx.rcvd_reo[1].num,
  3423. pdev->stats.rx.rcvd_reo[2].num,
  3424. pdev->stats.rx.rcvd_reo[3].num);
  3425. DP_PRINT_STATS(" Bytes = %d %d %d %d",
  3426. pdev->stats.rx.rcvd_reo[0].bytes,
  3427. pdev->stats.rx.rcvd_reo[1].bytes,
  3428. pdev->stats.rx.rcvd_reo[2].bytes,
  3429. pdev->stats.rx.rcvd_reo[3].bytes);
  3430. DP_PRINT_STATS("Replenished:");
  3431. DP_PRINT_STATS(" Packets = %d",
  3432. pdev->stats.replenish.pkts.num);
  3433. DP_PRINT_STATS(" Bytes = %d",
  3434. pdev->stats.replenish.pkts.bytes);
  3435. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  3436. pdev->stats.buf_freelist);
  3437. DP_PRINT_STATS(" Low threshold intr = %d",
  3438. pdev->stats.replenish.low_thresh_intrs);
  3439. DP_PRINT_STATS("Dropped:");
  3440. DP_PRINT_STATS(" msdu_not_done = %d",
  3441. pdev->stats.dropped.msdu_not_done);
  3442. DP_PRINT_STATS("Sent To Stack:");
  3443. DP_PRINT_STATS(" Packets = %d",
  3444. pdev->stats.rx.to_stack.num);
  3445. DP_PRINT_STATS(" Bytes = %d",
  3446. pdev->stats.rx.to_stack.bytes);
  3447. DP_PRINT_STATS("Multicast/Broadcast:");
  3448. DP_PRINT_STATS(" Packets = %d",
  3449. pdev->stats.rx.multicast.num);
  3450. DP_PRINT_STATS(" Bytes = %d",
  3451. pdev->stats.rx.multicast.bytes);
  3452. DP_PRINT_STATS("Errors:");
  3453. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  3454. pdev->stats.replenish.rxdma_err);
  3455. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  3456. pdev->stats.err.desc_alloc_fail);
  3457. /* Get bar_recv_cnt */
  3458. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  3459. DP_PRINT_STATS("BAR Received Count: = %d",
  3460. pdev->stats.rx.bar_recv_cnt);
  3461. }
  3462. /**
  3463. * dp_print_soc_tx_stats(): Print SOC level stats
  3464. * @soc DP_SOC Handle
  3465. *
  3466. * Return: void
  3467. */
  3468. static inline void
  3469. dp_print_soc_tx_stats(struct dp_soc *soc)
  3470. {
  3471. DP_PRINT_STATS("SOC Tx Stats:\n");
  3472. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  3473. soc->stats.tx.desc_in_use);
  3474. DP_PRINT_STATS("Invalid peer:");
  3475. DP_PRINT_STATS(" Packets = %d",
  3476. soc->stats.tx.tx_invalid_peer.num);
  3477. DP_PRINT_STATS(" Bytes = %d",
  3478. soc->stats.tx.tx_invalid_peer.bytes);
  3479. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  3480. soc->stats.tx.tcl_ring_full[0],
  3481. soc->stats.tx.tcl_ring_full[1],
  3482. soc->stats.tx.tcl_ring_full[2]);
  3483. }
  3484. /**
  3485. * dp_print_soc_rx_stats: Print SOC level Rx stats
  3486. * @soc: DP_SOC Handle
  3487. *
  3488. * Return:void
  3489. */
  3490. static inline void
  3491. dp_print_soc_rx_stats(struct dp_soc *soc)
  3492. {
  3493. uint32_t i;
  3494. char reo_error[DP_REO_ERR_LENGTH];
  3495. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  3496. uint8_t index = 0;
  3497. DP_PRINT_STATS("SOC Rx Stats:\n");
  3498. DP_PRINT_STATS("Errors:\n");
  3499. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  3500. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  3501. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  3502. DP_PRINT_STATS("Invalid RBM = %d",
  3503. soc->stats.rx.err.invalid_rbm);
  3504. DP_PRINT_STATS("Invalid Vdev = %d",
  3505. soc->stats.rx.err.invalid_vdev);
  3506. DP_PRINT_STATS("Invalid Pdev = %d",
  3507. soc->stats.rx.err.invalid_pdev);
  3508. DP_PRINT_STATS("Invalid Peer = %d",
  3509. soc->stats.rx.err.rx_invalid_peer.num);
  3510. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  3511. soc->stats.rx.err.hal_ring_access_fail);
  3512. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  3513. index += qdf_snprint(&rxdma_error[index],
  3514. DP_RXDMA_ERR_LENGTH - index,
  3515. " %d", soc->stats.rx.err.rxdma_error[i]);
  3516. }
  3517. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  3518. rxdma_error);
  3519. index = 0;
  3520. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  3521. index += qdf_snprint(&reo_error[index],
  3522. DP_REO_ERR_LENGTH - index,
  3523. " %d", soc->stats.rx.err.reo_error[i]);
  3524. }
  3525. DP_PRINT_STATS("REO Error(0-14):%s",
  3526. reo_error);
  3527. }
  3528. /**
  3529. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  3530. * @soc: DP_SOC handle
  3531. * @srng: DP_SRNG handle
  3532. * @ring_name: SRNG name
  3533. *
  3534. * Return: void
  3535. */
  3536. static inline void
  3537. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  3538. char *ring_name)
  3539. {
  3540. uint32_t tailp;
  3541. uint32_t headp;
  3542. if (srng->hal_srng != NULL) {
  3543. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  3544. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  3545. ring_name, headp, tailp);
  3546. }
  3547. }
  3548. /**
  3549. * dp_print_ring_stats(): Print tail and head pointer
  3550. * @pdev: DP_PDEV handle
  3551. *
  3552. * Return:void
  3553. */
  3554. static inline void
  3555. dp_print_ring_stats(struct dp_pdev *pdev)
  3556. {
  3557. uint32_t i;
  3558. char ring_name[STR_MAXLEN + 1];
  3559. dp_print_ring_stat_from_hal(pdev->soc,
  3560. &pdev->soc->reo_exception_ring,
  3561. "Reo Exception Ring");
  3562. dp_print_ring_stat_from_hal(pdev->soc,
  3563. &pdev->soc->reo_reinject_ring,
  3564. "Reo Inject Ring");
  3565. dp_print_ring_stat_from_hal(pdev->soc,
  3566. &pdev->soc->reo_cmd_ring,
  3567. "Reo Command Ring");
  3568. dp_print_ring_stat_from_hal(pdev->soc,
  3569. &pdev->soc->reo_status_ring,
  3570. "Reo Status Ring");
  3571. dp_print_ring_stat_from_hal(pdev->soc,
  3572. &pdev->soc->rx_rel_ring,
  3573. "Rx Release ring");
  3574. dp_print_ring_stat_from_hal(pdev->soc,
  3575. &pdev->soc->tcl_cmd_ring,
  3576. "Tcl command Ring");
  3577. dp_print_ring_stat_from_hal(pdev->soc,
  3578. &pdev->soc->tcl_status_ring,
  3579. "Tcl Status Ring");
  3580. dp_print_ring_stat_from_hal(pdev->soc,
  3581. &pdev->soc->wbm_desc_rel_ring,
  3582. "Wbm Desc Rel Ring");
  3583. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  3584. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  3585. dp_print_ring_stat_from_hal(pdev->soc,
  3586. &pdev->soc->reo_dest_ring[i],
  3587. ring_name);
  3588. }
  3589. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  3590. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  3591. dp_print_ring_stat_from_hal(pdev->soc,
  3592. &pdev->soc->tcl_data_ring[i],
  3593. ring_name);
  3594. }
  3595. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  3596. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  3597. dp_print_ring_stat_from_hal(pdev->soc,
  3598. &pdev->soc->tx_comp_ring[i],
  3599. ring_name);
  3600. }
  3601. dp_print_ring_stat_from_hal(pdev->soc,
  3602. &pdev->rx_refill_buf_ring,
  3603. "Rx Refill Buf Ring");
  3604. dp_print_ring_stat_from_hal(pdev->soc,
  3605. &pdev->rx_refill_buf_ring2,
  3606. "Second Rx Refill Buf Ring");
  3607. dp_print_ring_stat_from_hal(pdev->soc,
  3608. &pdev->rxdma_mon_buf_ring,
  3609. "Rxdma Mon Buf Ring");
  3610. dp_print_ring_stat_from_hal(pdev->soc,
  3611. &pdev->rxdma_mon_dst_ring,
  3612. "Rxdma Mon Dst Ring");
  3613. dp_print_ring_stat_from_hal(pdev->soc,
  3614. &pdev->rxdma_mon_status_ring,
  3615. "Rxdma Mon Status Ring");
  3616. dp_print_ring_stat_from_hal(pdev->soc,
  3617. &pdev->rxdma_mon_desc_ring,
  3618. "Rxdma mon desc Ring");
  3619. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  3620. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  3621. dp_print_ring_stat_from_hal(pdev->soc,
  3622. &pdev->rxdma_err_dst_ring[i],
  3623. ring_name);
  3624. }
  3625. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  3626. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  3627. dp_print_ring_stat_from_hal(pdev->soc,
  3628. &pdev->rx_mac_buf_ring[i],
  3629. ring_name);
  3630. }
  3631. }
  3632. /**
  3633. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  3634. * @vdev: DP_VDEV handle
  3635. *
  3636. * Return:void
  3637. */
  3638. static inline void
  3639. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  3640. {
  3641. struct dp_peer *peer = NULL;
  3642. DP_STATS_CLR(vdev->pdev);
  3643. DP_STATS_CLR(vdev->pdev->soc);
  3644. DP_STATS_CLR(vdev);
  3645. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3646. if (!peer)
  3647. return;
  3648. DP_STATS_CLR(peer);
  3649. }
  3650. }
  3651. /**
  3652. * dp_print_rx_rates(): Print Rx rate stats
  3653. * @vdev: DP_VDEV handle
  3654. *
  3655. * Return:void
  3656. */
  3657. static inline void
  3658. dp_print_rx_rates(struct dp_vdev *vdev)
  3659. {
  3660. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3661. uint8_t i, mcs, pkt_type;
  3662. uint8_t index = 0;
  3663. char nss[DP_NSS_LENGTH];
  3664. DP_PRINT_STATS("Rx Rate Info:\n");
  3665. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3666. index = 0;
  3667. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3668. if (!dp_rate_string[pkt_type][mcs].valid)
  3669. continue;
  3670. DP_PRINT_STATS(" %s = %d",
  3671. dp_rate_string[pkt_type][mcs].mcs_type,
  3672. pdev->stats.rx.pkt_type[pkt_type].
  3673. mcs_count[mcs]);
  3674. }
  3675. DP_PRINT_STATS("\n");
  3676. }
  3677. index = 0;
  3678. for (i = 0; i < SS_COUNT; i++) {
  3679. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  3680. " %d", pdev->stats.rx.nss[i]);
  3681. }
  3682. DP_PRINT_STATS("NSS(0-7) = %s",
  3683. nss);
  3684. DP_PRINT_STATS("SGI ="
  3685. " 0.8us %d,"
  3686. " 0.4us %d,"
  3687. " 1.6us %d,"
  3688. " 3.2us %d,",
  3689. pdev->stats.rx.sgi_count[0],
  3690. pdev->stats.rx.sgi_count[1],
  3691. pdev->stats.rx.sgi_count[2],
  3692. pdev->stats.rx.sgi_count[3]);
  3693. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  3694. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  3695. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  3696. DP_PRINT_STATS("Reception Type ="
  3697. " SU: %d,"
  3698. " MU_MIMO:%d,"
  3699. " MU_OFDMA:%d,"
  3700. " MU_OFDMA_MIMO:%d\n",
  3701. pdev->stats.rx.reception_type[0],
  3702. pdev->stats.rx.reception_type[1],
  3703. pdev->stats.rx.reception_type[2],
  3704. pdev->stats.rx.reception_type[3]);
  3705. DP_PRINT_STATS("Aggregation:\n");
  3706. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  3707. pdev->stats.rx.ampdu_cnt);
  3708. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  3709. pdev->stats.rx.non_ampdu_cnt);
  3710. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  3711. pdev->stats.rx.amsdu_cnt);
  3712. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  3713. pdev->stats.rx.non_amsdu_cnt);
  3714. }
  3715. /**
  3716. * dp_print_tx_rates(): Print tx rates
  3717. * @vdev: DP_VDEV handle
  3718. *
  3719. * Return:void
  3720. */
  3721. static inline void
  3722. dp_print_tx_rates(struct dp_vdev *vdev)
  3723. {
  3724. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3725. uint8_t mcs, pkt_type;
  3726. uint32_t index;
  3727. DP_PRINT_STATS("Tx Rate Info:\n");
  3728. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3729. index = 0;
  3730. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3731. if (!dp_rate_string[pkt_type][mcs].valid)
  3732. continue;
  3733. DP_PRINT_STATS(" %s = %d",
  3734. dp_rate_string[pkt_type][mcs].mcs_type,
  3735. pdev->stats.tx.pkt_type[pkt_type].
  3736. mcs_count[mcs]);
  3737. }
  3738. DP_PRINT_STATS("\n");
  3739. }
  3740. DP_PRINT_STATS("SGI ="
  3741. " 0.8us %d"
  3742. " 0.4us %d"
  3743. " 1.6us %d"
  3744. " 3.2us %d",
  3745. pdev->stats.tx.sgi_count[0],
  3746. pdev->stats.tx.sgi_count[1],
  3747. pdev->stats.tx.sgi_count[2],
  3748. pdev->stats.tx.sgi_count[3]);
  3749. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  3750. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  3751. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  3752. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  3753. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  3754. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  3755. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  3756. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  3757. DP_PRINT_STATS("Aggregation:\n");
  3758. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  3759. pdev->stats.tx.amsdu_cnt);
  3760. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  3761. pdev->stats.tx.non_amsdu_cnt);
  3762. }
  3763. /**
  3764. * dp_print_peer_stats():print peer stats
  3765. * @peer: DP_PEER handle
  3766. *
  3767. * return void
  3768. */
  3769. static inline void dp_print_peer_stats(struct dp_peer *peer)
  3770. {
  3771. uint8_t i, mcs, pkt_type;
  3772. uint32_t index;
  3773. char nss[DP_NSS_LENGTH];
  3774. DP_PRINT_STATS("Node Tx Stats:\n");
  3775. DP_PRINT_STATS("Total Packet Completions = %d",
  3776. peer->stats.tx.comp_pkt.num);
  3777. DP_PRINT_STATS("Total Bytes Completions = %d",
  3778. peer->stats.tx.comp_pkt.bytes);
  3779. DP_PRINT_STATS("Success Packets = %d",
  3780. peer->stats.tx.tx_success.num);
  3781. DP_PRINT_STATS("Success Bytes = %d",
  3782. peer->stats.tx.tx_success.bytes);
  3783. DP_PRINT_STATS("Packets Failed = %d",
  3784. peer->stats.tx.tx_failed);
  3785. DP_PRINT_STATS("Packets In OFDMA = %d",
  3786. peer->stats.tx.ofdma);
  3787. DP_PRINT_STATS("Packets In STBC = %d",
  3788. peer->stats.tx.stbc);
  3789. DP_PRINT_STATS("Packets In LDPC = %d",
  3790. peer->stats.tx.ldpc);
  3791. DP_PRINT_STATS("Packet Retries = %d",
  3792. peer->stats.tx.retries);
  3793. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  3794. peer->stats.tx.amsdu_cnt);
  3795. DP_PRINT_STATS("Last Packet RSSI = %d",
  3796. peer->stats.tx.last_ack_rssi);
  3797. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  3798. peer->stats.tx.dropped.fw_rem);
  3799. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  3800. peer->stats.tx.dropped.fw_rem_tx);
  3801. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  3802. peer->stats.tx.dropped.fw_rem_notx);
  3803. DP_PRINT_STATS("Dropped : Age Out = %d",
  3804. peer->stats.tx.dropped.age_out);
  3805. DP_PRINT_STATS("NAWDS : ");
  3806. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  3807. peer->stats.tx.nawds_mcast_drop);
  3808. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  3809. peer->stats.tx.nawds_mcast.num);
  3810. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %d",
  3811. peer->stats.tx.nawds_mcast.bytes);
  3812. DP_PRINT_STATS("Rate Info:");
  3813. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3814. index = 0;
  3815. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3816. if (!dp_rate_string[pkt_type][mcs].valid)
  3817. continue;
  3818. DP_PRINT_STATS(" %s = %d",
  3819. dp_rate_string[pkt_type][mcs].mcs_type,
  3820. peer->stats.tx.pkt_type[pkt_type].
  3821. mcs_count[mcs]);
  3822. }
  3823. DP_PRINT_STATS("\n");
  3824. }
  3825. DP_PRINT_STATS("SGI = "
  3826. " 0.8us %d"
  3827. " 0.4us %d"
  3828. " 1.6us %d"
  3829. " 3.2us %d",
  3830. peer->stats.tx.sgi_count[0],
  3831. peer->stats.tx.sgi_count[1],
  3832. peer->stats.tx.sgi_count[2],
  3833. peer->stats.tx.sgi_count[3]);
  3834. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  3835. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  3836. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  3837. DP_PRINT_STATS("Aggregation:");
  3838. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  3839. peer->stats.tx.amsdu_cnt);
  3840. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  3841. peer->stats.tx.non_amsdu_cnt);
  3842. DP_PRINT_STATS("Node Rx Stats:");
  3843. DP_PRINT_STATS("Packets Sent To Stack = %d",
  3844. peer->stats.rx.to_stack.num);
  3845. DP_PRINT_STATS("Bytes Sent To Stack = %d",
  3846. peer->stats.rx.to_stack.bytes);
  3847. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  3848. DP_PRINT_STATS("Packets Received = %d",
  3849. peer->stats.rx.rcvd_reo[i].num);
  3850. DP_PRINT_STATS("Bytes Received = %d",
  3851. peer->stats.rx.rcvd_reo[i].bytes);
  3852. }
  3853. DP_PRINT_STATS("Multicast Packets Received = %d",
  3854. peer->stats.rx.multicast.num);
  3855. DP_PRINT_STATS("Multicast Bytes Received = %d",
  3856. peer->stats.rx.multicast.bytes);
  3857. DP_PRINT_STATS("WDS Packets Received = %d",
  3858. peer->stats.rx.wds.num);
  3859. DP_PRINT_STATS("WDS Bytes Received = %d",
  3860. peer->stats.rx.wds.bytes);
  3861. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  3862. peer->stats.rx.intra_bss.pkts.num);
  3863. DP_PRINT_STATS("Intra BSS Bytes Received = %d",
  3864. peer->stats.rx.intra_bss.pkts.bytes);
  3865. DP_PRINT_STATS("Raw Packets Received = %d",
  3866. peer->stats.rx.raw.num);
  3867. DP_PRINT_STATS("Raw Bytes Received = %d",
  3868. peer->stats.rx.raw.bytes);
  3869. DP_PRINT_STATS("Errors: MIC Errors = %d",
  3870. peer->stats.rx.err.mic_err);
  3871. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  3872. peer->stats.rx.err.decrypt_err);
  3873. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  3874. peer->stats.rx.non_ampdu_cnt);
  3875. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  3876. peer->stats.rx.ampdu_cnt);
  3877. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  3878. peer->stats.rx.non_amsdu_cnt);
  3879. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  3880. peer->stats.rx.amsdu_cnt);
  3881. DP_PRINT_STATS("NAWDS : ");
  3882. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  3883. peer->stats.rx.nawds_mcast_drop.num);
  3884. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet Bytes = %d",
  3885. peer->stats.rx.nawds_mcast_drop.bytes);
  3886. DP_PRINT_STATS("SGI ="
  3887. " 0.8us %d"
  3888. " 0.4us %d"
  3889. " 1.6us %d"
  3890. " 3.2us %d",
  3891. peer->stats.rx.sgi_count[0],
  3892. peer->stats.rx.sgi_count[1],
  3893. peer->stats.rx.sgi_count[2],
  3894. peer->stats.rx.sgi_count[3]);
  3895. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  3896. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  3897. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  3898. DP_PRINT_STATS("Reception Type ="
  3899. " SU %d,"
  3900. " MU_MIMO %d,"
  3901. " MU_OFDMA %d,"
  3902. " MU_OFDMA_MIMO %d",
  3903. peer->stats.rx.reception_type[0],
  3904. peer->stats.rx.reception_type[1],
  3905. peer->stats.rx.reception_type[2],
  3906. peer->stats.rx.reception_type[3]);
  3907. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3908. index = 0;
  3909. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3910. if (!dp_rate_string[pkt_type][mcs].valid)
  3911. continue;
  3912. DP_PRINT_STATS(" %s = %d",
  3913. dp_rate_string[pkt_type][mcs].mcs_type,
  3914. peer->stats.rx.pkt_type[pkt_type].
  3915. mcs_count[mcs]);
  3916. }
  3917. DP_PRINT_STATS("\n");
  3918. }
  3919. index = 0;
  3920. for (i = 0; i < SS_COUNT; i++) {
  3921. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  3922. " %d", peer->stats.rx.nss[i]);
  3923. }
  3924. DP_PRINT_STATS("NSS(0-7) = %s",
  3925. nss);
  3926. DP_PRINT_STATS("Aggregation:");
  3927. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  3928. peer->stats.rx.ampdu_cnt);
  3929. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  3930. peer->stats.rx.non_ampdu_cnt);
  3931. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  3932. peer->stats.rx.amsdu_cnt);
  3933. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  3934. peer->stats.rx.non_amsdu_cnt);
  3935. }
  3936. /**
  3937. * dp_print_host_stats()- Function to print the stats aggregated at host
  3938. * @vdev_handle: DP_VDEV handle
  3939. * @type: host stats type
  3940. *
  3941. * Available Stat types
  3942. * TXRX_CLEAR_STATS : Clear the stats
  3943. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  3944. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  3945. * TXRX_TX_HOST_STATS: Print Tx Stats
  3946. * TXRX_RX_HOST_STATS: Print Rx Stats
  3947. * TXRX_AST_STATS: Print AST Stats
  3948. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  3949. *
  3950. * Return: 0 on success, print error message in case of failure
  3951. */
  3952. static int
  3953. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  3954. {
  3955. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3956. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3957. dp_aggregate_pdev_stats(pdev);
  3958. switch (type) {
  3959. case TXRX_CLEAR_STATS:
  3960. dp_txrx_host_stats_clr(vdev);
  3961. break;
  3962. case TXRX_RX_RATE_STATS:
  3963. dp_print_rx_rates(vdev);
  3964. break;
  3965. case TXRX_TX_RATE_STATS:
  3966. dp_print_tx_rates(vdev);
  3967. break;
  3968. case TXRX_TX_HOST_STATS:
  3969. dp_print_pdev_tx_stats(pdev);
  3970. dp_print_soc_tx_stats(pdev->soc);
  3971. break;
  3972. case TXRX_RX_HOST_STATS:
  3973. dp_print_pdev_rx_stats(pdev);
  3974. dp_print_soc_rx_stats(pdev->soc);
  3975. break;
  3976. case TXRX_AST_STATS:
  3977. dp_print_ast_stats(pdev->soc);
  3978. break;
  3979. case TXRX_SRNG_PTR_STATS:
  3980. dp_print_ring_stats(pdev);
  3981. break;
  3982. default:
  3983. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  3984. break;
  3985. }
  3986. return 0;
  3987. }
  3988. /*
  3989. * dp_get_host_peer_stats()- function to print peer stats
  3990. * @pdev_handle: DP_PDEV handle
  3991. * @mac_addr: mac address of the peer
  3992. *
  3993. * Return: void
  3994. */
  3995. static void
  3996. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  3997. {
  3998. struct dp_peer *peer;
  3999. uint8_t local_id;
  4000. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  4001. &local_id);
  4002. if (!peer) {
  4003. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4004. "%s: Invalid peer\n", __func__);
  4005. return;
  4006. }
  4007. dp_print_peer_stats(peer);
  4008. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  4009. return;
  4010. }
  4011. /*
  4012. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  4013. * @pdev: DP_PDEV handle
  4014. *
  4015. * Return: void
  4016. */
  4017. static void
  4018. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  4019. {
  4020. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  4021. htt_tlv_filter.mpdu_start = 0;
  4022. htt_tlv_filter.msdu_start = 0;
  4023. htt_tlv_filter.packet = 0;
  4024. htt_tlv_filter.msdu_end = 0;
  4025. htt_tlv_filter.mpdu_end = 0;
  4026. htt_tlv_filter.packet_header = 1;
  4027. htt_tlv_filter.attention = 1;
  4028. htt_tlv_filter.ppdu_start = 1;
  4029. htt_tlv_filter.ppdu_end = 1;
  4030. htt_tlv_filter.ppdu_end_user_stats = 1;
  4031. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4032. htt_tlv_filter.ppdu_end_status_done = 1;
  4033. htt_tlv_filter.enable_fp = 1;
  4034. htt_tlv_filter.enable_md = 0;
  4035. htt_tlv_filter.enable_mo = 0;
  4036. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, pdev->pdev_id,
  4037. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  4038. RX_BUFFER_SIZE, &htt_tlv_filter);
  4039. }
  4040. /*
  4041. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  4042. * @pdev_handle: DP_PDEV handle
  4043. * @val: user provided value
  4044. *
  4045. * Return: void
  4046. */
  4047. static void
  4048. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  4049. {
  4050. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4051. switch (val) {
  4052. case 0:
  4053. pdev->tx_sniffer_enable = 0;
  4054. pdev->am_copy_mode = 0;
  4055. pdev->soc->process_tx_status = 0;
  4056. if (!pdev->enhanced_stats_en)
  4057. dp_h2t_cfg_stats_msg_send(pdev, 0);
  4058. break;
  4059. case 1:
  4060. pdev->tx_sniffer_enable = 1;
  4061. pdev->am_copy_mode = 0;
  4062. pdev->soc->process_tx_status = 1;
  4063. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ALL);
  4064. break;
  4065. case 2:
  4066. pdev->am_copy_mode = 1;
  4067. pdev->tx_sniffer_enable = 0;
  4068. pdev->soc->process_tx_status = 1;
  4069. dp_ppdu_ring_cfg(pdev);
  4070. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ALL);
  4071. break;
  4072. default:
  4073. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4074. "Invalid value\n");
  4075. break;
  4076. }
  4077. }
  4078. /*
  4079. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  4080. * @pdev_handle: DP_PDEV handle
  4081. *
  4082. * Return: void
  4083. */
  4084. static void
  4085. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4086. {
  4087. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4088. pdev->enhanced_stats_en = 1;
  4089. dp_ppdu_ring_cfg(pdev);
  4090. dp_h2t_cfg_stats_msg_send(pdev, 0xffff);
  4091. }
  4092. /*
  4093. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  4094. * @pdev_handle: DP_PDEV handle
  4095. *
  4096. * Return: void
  4097. */
  4098. static void
  4099. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4100. {
  4101. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4102. pdev->enhanced_stats_en = 0;
  4103. if (!pdev->tx_sniffer_enable && !pdev->am_copy_mode)
  4104. dp_h2t_cfg_stats_msg_send(pdev, 0);
  4105. }
  4106. /*
  4107. * dp_get_fw_peer_stats()- function to print peer stats
  4108. * @pdev_handle: DP_PDEV handle
  4109. * @mac_addr: mac address of the peer
  4110. * @cap: Type of htt stats requested
  4111. *
  4112. * Currently Supporting only MAC ID based requests Only
  4113. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  4114. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  4115. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  4116. *
  4117. * Return: void
  4118. */
  4119. static void
  4120. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  4121. uint32_t cap)
  4122. {
  4123. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4124. int i;
  4125. uint32_t config_param0 = 0;
  4126. uint32_t config_param1 = 0;
  4127. uint32_t config_param2 = 0;
  4128. uint32_t config_param3 = 0;
  4129. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  4130. config_param0 |= (1 << (cap + 1));
  4131. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  4132. config_param1 |= (1 << i);
  4133. }
  4134. config_param2 |= (mac_addr[0] & 0x000000ff);
  4135. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  4136. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  4137. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  4138. config_param3 |= (mac_addr[4] & 0x000000ff);
  4139. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  4140. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  4141. config_param0, config_param1, config_param2,
  4142. config_param3);
  4143. }
  4144. /*
  4145. * dp_set_pdev_param: function to set parameters in pdev
  4146. * @pdev_handle: DP pdev handle
  4147. * @param: parameter type to be set
  4148. * @val: value of parameter to be set
  4149. *
  4150. * return: void
  4151. */
  4152. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  4153. enum cdp_pdev_param_type param, uint8_t val)
  4154. {
  4155. switch (param) {
  4156. case CDP_CONFIG_DEBUG_SNIFFER:
  4157. dp_config_debug_sniffer(pdev_handle, val);
  4158. break;
  4159. default:
  4160. break;
  4161. }
  4162. }
  4163. /*
  4164. * dp_set_vdev_param: function to set parameters in vdev
  4165. * @param: parameter type to be set
  4166. * @val: value of parameter to be set
  4167. *
  4168. * return: void
  4169. */
  4170. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  4171. enum cdp_vdev_param_type param, uint32_t val)
  4172. {
  4173. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4174. switch (param) {
  4175. case CDP_ENABLE_WDS:
  4176. vdev->wds_enabled = val;
  4177. break;
  4178. case CDP_ENABLE_NAWDS:
  4179. vdev->nawds_enabled = val;
  4180. break;
  4181. case CDP_ENABLE_MCAST_EN:
  4182. vdev->mcast_enhancement_en = val;
  4183. break;
  4184. case CDP_ENABLE_PROXYSTA:
  4185. vdev->proxysta_vdev = val;
  4186. break;
  4187. case CDP_UPDATE_TDLS_FLAGS:
  4188. vdev->tdls_link_connected = val;
  4189. break;
  4190. case CDP_CFG_WDS_AGING_TIMER:
  4191. if (val == 0)
  4192. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  4193. else if (val != vdev->wds_aging_timer_val)
  4194. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  4195. vdev->wds_aging_timer_val = val;
  4196. break;
  4197. case CDP_ENABLE_AP_BRIDGE:
  4198. if (wlan_op_mode_sta != vdev->opmode)
  4199. vdev->ap_bridge_enabled = val;
  4200. else
  4201. vdev->ap_bridge_enabled = false;
  4202. break;
  4203. default:
  4204. break;
  4205. }
  4206. dp_tx_vdev_update_search_flags(vdev);
  4207. }
  4208. /**
  4209. * dp_peer_set_nawds: set nawds bit in peer
  4210. * @peer_handle: pointer to peer
  4211. * @value: enable/disable nawds
  4212. *
  4213. * return: void
  4214. */
  4215. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  4216. {
  4217. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4218. peer->nawds_enabled = value;
  4219. }
  4220. /*
  4221. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  4222. * @vdev_handle: DP_VDEV handle
  4223. * @map_id:ID of map that needs to be updated
  4224. *
  4225. * Return: void
  4226. */
  4227. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  4228. uint8_t map_id)
  4229. {
  4230. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4231. vdev->dscp_tid_map_id = map_id;
  4232. return;
  4233. }
  4234. /**
  4235. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  4236. * @pdev: DP_PDEV handle
  4237. * @map_id: ID of map that needs to be updated
  4238. * @tos: index value in map
  4239. * @tid: tid value passed by the user
  4240. *
  4241. * Return: void
  4242. */
  4243. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  4244. uint8_t map_id, uint8_t tos, uint8_t tid)
  4245. {
  4246. uint8_t dscp;
  4247. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  4248. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  4249. pdev->dscp_tid_map[map_id][dscp] = tid;
  4250. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  4251. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  4252. map_id, dscp);
  4253. return;
  4254. }
  4255. /**
  4256. * dp_fw_stats_process(): Process TxRX FW stats request
  4257. * @vdev_handle: DP VDEV handle
  4258. * @req: stats request
  4259. *
  4260. * return: int
  4261. */
  4262. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  4263. struct cdp_txrx_stats_req *req)
  4264. {
  4265. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4266. struct dp_pdev *pdev = NULL;
  4267. uint32_t stats = req->stats;
  4268. if (!vdev) {
  4269. DP_TRACE(NONE, "VDEV not found");
  4270. return 1;
  4271. }
  4272. pdev = vdev->pdev;
  4273. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  4274. req->param1, req->param2, req->param3);
  4275. }
  4276. /**
  4277. * dp_txrx_stats_request - function to map to firmware and host stats
  4278. * @vdev: virtual handle
  4279. * @req: stats request
  4280. *
  4281. * Return: integer
  4282. */
  4283. static int dp_txrx_stats_request(struct cdp_vdev *vdev,
  4284. struct cdp_txrx_stats_req *req)
  4285. {
  4286. int host_stats;
  4287. int fw_stats;
  4288. enum cdp_stats stats;
  4289. if (!vdev || !req) {
  4290. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4291. "Invalid vdev/req instance");
  4292. return 0;
  4293. }
  4294. stats = req->stats;
  4295. if (stats >= CDP_TXRX_MAX_STATS)
  4296. return 0;
  4297. /*
  4298. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  4299. * has to be updated if new FW HTT stats added
  4300. */
  4301. if (stats > CDP_TXRX_STATS_HTT_MAX)
  4302. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  4303. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  4304. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  4305. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4306. "stats: %u fw_stats_type: %d host_stats_type: %d",
  4307. stats, fw_stats, host_stats);
  4308. if (fw_stats != TXRX_FW_STATS_INVALID) {
  4309. /* update request with FW stats type */
  4310. req->stats = fw_stats;
  4311. return dp_fw_stats_process(vdev, req);
  4312. }
  4313. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  4314. (host_stats <= TXRX_HOST_STATS_MAX))
  4315. return dp_print_host_stats(vdev, host_stats);
  4316. else
  4317. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4318. "Wrong Input for TxRx Stats");
  4319. return 0;
  4320. }
  4321. /**
  4322. * dp_txrx_stats() - function to map to firmware and host stats
  4323. * @vdev: virtual handle
  4324. * @stats: type of statistics requested
  4325. *
  4326. * Return: integer
  4327. */
  4328. static int dp_txrx_stats(struct cdp_vdev *vdev, enum cdp_stats stats)
  4329. {
  4330. struct cdp_txrx_stats_req req = {0,};
  4331. req.stats = stats;
  4332. return dp_txrx_stats_request(vdev, &req);
  4333. }
  4334. /*
  4335. * dp_print_napi_stats(): NAPI stats
  4336. * @soc - soc handle
  4337. */
  4338. static void dp_print_napi_stats(struct dp_soc *soc)
  4339. {
  4340. hif_print_napi_stats(soc->hif_handle);
  4341. }
  4342. /*
  4343. * dp_print_per_ring_stats(): Packet count per ring
  4344. * @soc - soc handle
  4345. */
  4346. static void dp_print_per_ring_stats(struct dp_soc *soc)
  4347. {
  4348. uint8_t core, ring;
  4349. uint64_t total_packets;
  4350. DP_TRACE(FATAL, "Reo packets per ring:");
  4351. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  4352. total_packets = 0;
  4353. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  4354. for (core = 0; core < NR_CPUS; core++) {
  4355. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  4356. core, soc->stats.rx.ring_packets[core][ring]);
  4357. total_packets += soc->stats.rx.ring_packets[core][ring];
  4358. }
  4359. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  4360. ring, total_packets);
  4361. }
  4362. }
  4363. /*
  4364. * dp_txrx_path_stats() - Function to display dump stats
  4365. * @soc - soc handle
  4366. *
  4367. * return: none
  4368. */
  4369. static void dp_txrx_path_stats(struct dp_soc *soc)
  4370. {
  4371. uint8_t error_code;
  4372. uint8_t loop_pdev;
  4373. struct dp_pdev *pdev;
  4374. uint8_t i;
  4375. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  4376. pdev = soc->pdev_list[loop_pdev];
  4377. dp_aggregate_pdev_stats(pdev);
  4378. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4379. "Tx path Statistics:");
  4380. DP_TRACE(FATAL, "from stack: %u msdus (%u bytes)",
  4381. pdev->stats.tx_i.rcvd.num,
  4382. pdev->stats.tx_i.rcvd.bytes);
  4383. DP_TRACE(FATAL, "processed from host: %u msdus (%u bytes)",
  4384. pdev->stats.tx_i.processed.num,
  4385. pdev->stats.tx_i.processed.bytes);
  4386. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%u bytes)",
  4387. pdev->stats.tx.tx_success.num,
  4388. pdev->stats.tx.tx_success.bytes);
  4389. DP_TRACE(FATAL, "Dropped in host:");
  4390. DP_TRACE(FATAL, "Total packets dropped: %u,",
  4391. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4392. DP_TRACE(FATAL, "Descriptor not available: %u",
  4393. pdev->stats.tx_i.dropped.desc_na);
  4394. DP_TRACE(FATAL, "Ring full: %u",
  4395. pdev->stats.tx_i.dropped.ring_full);
  4396. DP_TRACE(FATAL, "Enqueue fail: %u",
  4397. pdev->stats.tx_i.dropped.enqueue_fail);
  4398. DP_TRACE(FATAL, "DMA Error: %u",
  4399. pdev->stats.tx_i.dropped.dma_error);
  4400. DP_TRACE(FATAL, "Dropped in hardware:");
  4401. DP_TRACE(FATAL, "total packets dropped: %u",
  4402. pdev->stats.tx.tx_failed);
  4403. DP_TRACE(FATAL, "mpdu age out: %u",
  4404. pdev->stats.tx.dropped.age_out);
  4405. DP_TRACE(FATAL, "firmware removed: %u",
  4406. pdev->stats.tx.dropped.fw_rem);
  4407. DP_TRACE(FATAL, "firmware removed tx: %u",
  4408. pdev->stats.tx.dropped.fw_rem_tx);
  4409. DP_TRACE(FATAL, "firmware removed notx %u",
  4410. pdev->stats.tx.dropped.fw_rem_notx);
  4411. DP_TRACE(FATAL, "peer_invalid: %u",
  4412. pdev->soc->stats.tx.tx_invalid_peer.num);
  4413. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  4414. DP_TRACE(FATAL, "Single Packet: %u",
  4415. pdev->stats.tx_comp_histogram.pkts_1);
  4416. DP_TRACE(FATAL, "2-20 Packets: %u",
  4417. pdev->stats.tx_comp_histogram.pkts_2_20);
  4418. DP_TRACE(FATAL, "21-40 Packets: %u",
  4419. pdev->stats.tx_comp_histogram.pkts_21_40);
  4420. DP_TRACE(FATAL, "41-60 Packets: %u",
  4421. pdev->stats.tx_comp_histogram.pkts_41_60);
  4422. DP_TRACE(FATAL, "61-80 Packets: %u",
  4423. pdev->stats.tx_comp_histogram.pkts_61_80);
  4424. DP_TRACE(FATAL, "81-100 Packets: %u",
  4425. pdev->stats.tx_comp_histogram.pkts_81_100);
  4426. DP_TRACE(FATAL, "101-200 Packets: %u",
  4427. pdev->stats.tx_comp_histogram.pkts_101_200);
  4428. DP_TRACE(FATAL, " 201+ Packets: %u",
  4429. pdev->stats.tx_comp_histogram.pkts_201_plus);
  4430. DP_TRACE(FATAL, "Rx path statistics");
  4431. DP_TRACE(FATAL, "delivered %u msdus ( %u bytes),",
  4432. pdev->stats.rx.to_stack.num,
  4433. pdev->stats.rx.to_stack.bytes);
  4434. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  4435. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %u bytes),",
  4436. i, pdev->stats.rx.rcvd_reo[i].num,
  4437. pdev->stats.rx.rcvd_reo[i].bytes);
  4438. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %u bytes),",
  4439. pdev->stats.rx.intra_bss.pkts.num,
  4440. pdev->stats.rx.intra_bss.pkts.bytes);
  4441. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %u bytes),",
  4442. pdev->stats.rx.intra_bss.fail.num,
  4443. pdev->stats.rx.intra_bss.fail.bytes);
  4444. DP_TRACE(FATAL, "raw packets %u msdus ( %u bytes),",
  4445. pdev->stats.rx.raw.num,
  4446. pdev->stats.rx.raw.bytes);
  4447. DP_TRACE(FATAL, "dropped: error %u msdus",
  4448. pdev->stats.rx.err.mic_err);
  4449. DP_TRACE(FATAL, "peer invalid %u",
  4450. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  4451. DP_TRACE(FATAL, "Reo Statistics");
  4452. DP_TRACE(FATAL, "rbm error: %u msdus",
  4453. pdev->soc->stats.rx.err.invalid_rbm);
  4454. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  4455. pdev->soc->stats.rx.err.hal_ring_access_fail);
  4456. DP_TRACE(FATAL, "Reo errors");
  4457. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  4458. error_code++) {
  4459. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  4460. error_code,
  4461. pdev->soc->stats.rx.err.reo_error[error_code]);
  4462. }
  4463. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  4464. error_code++) {
  4465. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  4466. error_code,
  4467. pdev->soc->stats.rx.err
  4468. .rxdma_error[error_code]);
  4469. }
  4470. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  4471. DP_TRACE(FATAL, "Single Packet: %u",
  4472. pdev->stats.rx_ind_histogram.pkts_1);
  4473. DP_TRACE(FATAL, "2-20 Packets: %u",
  4474. pdev->stats.rx_ind_histogram.pkts_2_20);
  4475. DP_TRACE(FATAL, "21-40 Packets: %u",
  4476. pdev->stats.rx_ind_histogram.pkts_21_40);
  4477. DP_TRACE(FATAL, "41-60 Packets: %u",
  4478. pdev->stats.rx_ind_histogram.pkts_41_60);
  4479. DP_TRACE(FATAL, "61-80 Packets: %u",
  4480. pdev->stats.rx_ind_histogram.pkts_61_80);
  4481. DP_TRACE(FATAL, "81-100 Packets: %u",
  4482. pdev->stats.rx_ind_histogram.pkts_81_100);
  4483. DP_TRACE(FATAL, "101-200 Packets: %u",
  4484. pdev->stats.rx_ind_histogram.pkts_101_200);
  4485. DP_TRACE(FATAL, " 201+ Packets: %u",
  4486. pdev->stats.rx_ind_histogram.pkts_201_plus);
  4487. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  4488. __func__,
  4489. pdev->soc->wlan_cfg_ctx->tso_enabled,
  4490. pdev->soc->wlan_cfg_ctx->lro_enabled,
  4491. pdev->soc->wlan_cfg_ctx->rx_hash,
  4492. pdev->soc->wlan_cfg_ctx->napi_enabled);
  4493. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  4494. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  4495. __func__,
  4496. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  4497. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  4498. #endif
  4499. }
  4500. }
  4501. /*
  4502. * dp_txrx_dump_stats() - Dump statistics
  4503. * @value - Statistics option
  4504. */
  4505. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  4506. enum qdf_stats_verbosity_level level)
  4507. {
  4508. struct dp_soc *soc =
  4509. (struct dp_soc *)psoc;
  4510. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4511. if (!soc) {
  4512. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4513. "%s: soc is NULL", __func__);
  4514. return QDF_STATUS_E_INVAL;
  4515. }
  4516. switch (value) {
  4517. case CDP_TXRX_PATH_STATS:
  4518. dp_txrx_path_stats(soc);
  4519. break;
  4520. case CDP_RX_RING_STATS:
  4521. dp_print_per_ring_stats(soc);
  4522. break;
  4523. case CDP_TXRX_TSO_STATS:
  4524. /* TODO: NOT IMPLEMENTED */
  4525. break;
  4526. case CDP_DUMP_TX_FLOW_POOL_INFO:
  4527. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  4528. break;
  4529. case CDP_DP_NAPI_STATS:
  4530. dp_print_napi_stats(soc);
  4531. break;
  4532. case CDP_TXRX_DESC_STATS:
  4533. /* TODO: NOT IMPLEMENTED */
  4534. break;
  4535. default:
  4536. status = QDF_STATUS_E_INVAL;
  4537. break;
  4538. }
  4539. return status;
  4540. }
  4541. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  4542. /**
  4543. * dp_update_flow_control_parameters() - API to store datapath
  4544. * config parameters
  4545. * @soc: soc handle
  4546. * @cfg: ini parameter handle
  4547. *
  4548. * Return: void
  4549. */
  4550. static inline
  4551. void dp_update_flow_control_parameters(struct dp_soc *soc,
  4552. struct cdp_config_params *params)
  4553. {
  4554. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  4555. params->tx_flow_stop_queue_threshold;
  4556. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  4557. params->tx_flow_start_queue_offset;
  4558. }
  4559. #else
  4560. static inline
  4561. void dp_update_flow_control_parameters(struct dp_soc *soc,
  4562. struct cdp_config_params *params)
  4563. {
  4564. }
  4565. #endif
  4566. /**
  4567. * dp_update_config_parameters() - API to store datapath
  4568. * config parameters
  4569. * @soc: soc handle
  4570. * @cfg: ini parameter handle
  4571. *
  4572. * Return: status
  4573. */
  4574. static
  4575. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  4576. struct cdp_config_params *params)
  4577. {
  4578. struct dp_soc *soc = (struct dp_soc *)psoc;
  4579. if (!(soc)) {
  4580. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4581. "%s: Invalid handle", __func__);
  4582. return QDF_STATUS_E_INVAL;
  4583. }
  4584. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  4585. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  4586. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  4587. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  4588. params->tcp_udp_checksumoffload;
  4589. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  4590. dp_update_flow_control_parameters(soc, params);
  4591. return QDF_STATUS_SUCCESS;
  4592. }
  4593. static struct cdp_wds_ops dp_ops_wds = {
  4594. .vdev_set_wds = dp_vdev_set_wds,
  4595. };
  4596. /*
  4597. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  4598. * @soc - datapath soc handle
  4599. * @peer - datapath peer handle
  4600. *
  4601. * Delete the AST entries belonging to a peer
  4602. */
  4603. #ifdef FEATURE_WDS
  4604. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4605. struct dp_peer *peer)
  4606. {
  4607. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  4608. qdf_spin_lock_bh(&soc->ast_lock);
  4609. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry) {
  4610. if (ast_entry->next_hop) {
  4611. soc->cdp_soc.ol_ops->peer_del_wds_entry(
  4612. peer->vdev->pdev->osif_pdev,
  4613. ast_entry->mac_addr.raw);
  4614. }
  4615. dp_peer_del_ast(soc, ast_entry);
  4616. }
  4617. qdf_spin_unlock_bh(&soc->ast_lock);
  4618. }
  4619. #else
  4620. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4621. struct dp_peer *peer)
  4622. {
  4623. }
  4624. #endif
  4625. /*
  4626. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  4627. * @vdev_handle - datapath vdev handle
  4628. * @callback - callback function
  4629. * @ctxt: callback context
  4630. *
  4631. */
  4632. static void
  4633. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  4634. ol_txrx_data_tx_cb callback, void *ctxt)
  4635. {
  4636. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4637. vdev->tx_non_std_data_callback.func = callback;
  4638. vdev->tx_non_std_data_callback.ctxt = ctxt;
  4639. }
  4640. #ifdef CONFIG_WIN
  4641. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4642. {
  4643. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  4644. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  4645. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  4646. dp_peer_delete_ast_entries(soc, peer);
  4647. }
  4648. #endif
  4649. static struct cdp_cmn_ops dp_ops_cmn = {
  4650. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  4651. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  4652. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  4653. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  4654. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  4655. .txrx_peer_create = dp_peer_create_wifi3,
  4656. .txrx_peer_setup = dp_peer_setup_wifi3,
  4657. #ifdef CONFIG_WIN
  4658. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  4659. #else
  4660. .txrx_peer_teardown = NULL,
  4661. #endif
  4662. .txrx_peer_delete = dp_peer_delete_wifi3,
  4663. .txrx_vdev_register = dp_vdev_register_wifi3,
  4664. .txrx_soc_detach = dp_soc_detach_wifi3,
  4665. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  4666. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  4667. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  4668. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  4669. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  4670. .delba_process = dp_delba_process_wifi3,
  4671. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  4672. .flush_cache_rx_queue = NULL,
  4673. /* TODO: get API's for dscp-tid need to be added*/
  4674. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  4675. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  4676. .txrx_stats = dp_txrx_stats,
  4677. .txrx_stats_request = dp_txrx_stats_request,
  4678. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  4679. .display_stats = dp_txrx_dump_stats,
  4680. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  4681. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  4682. #ifdef DP_INTR_POLL_BASED
  4683. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  4684. #else
  4685. .txrx_intr_attach = dp_soc_interrupt_attach,
  4686. #endif
  4687. .txrx_intr_detach = dp_soc_interrupt_detach,
  4688. .set_pn_check = dp_set_pn_check_wifi3,
  4689. .update_config_parameters = dp_update_config_parameters,
  4690. /* TODO: Add other functions */
  4691. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set
  4692. };
  4693. static struct cdp_ctrl_ops dp_ops_ctrl = {
  4694. .txrx_peer_authorize = dp_peer_authorize,
  4695. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  4696. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  4697. #ifdef MESH_MODE_SUPPORT
  4698. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  4699. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  4700. #endif
  4701. .txrx_set_vdev_param = dp_set_vdev_param,
  4702. .txrx_peer_set_nawds = dp_peer_set_nawds,
  4703. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  4704. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  4705. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  4706. .txrx_update_filter_neighbour_peers =
  4707. dp_update_filter_neighbour_peers,
  4708. .txrx_get_sec_type = dp_get_sec_type,
  4709. /* TODO: Add other functions */
  4710. .txrx_wdi_event_sub = dp_wdi_event_sub,
  4711. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  4712. .txrx_set_pdev_param = dp_set_pdev_param,
  4713. };
  4714. static struct cdp_me_ops dp_ops_me = {
  4715. #ifdef ATH_SUPPORT_IQUE
  4716. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  4717. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  4718. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  4719. #endif
  4720. };
  4721. static struct cdp_mon_ops dp_ops_mon = {
  4722. .txrx_monitor_set_filter_ucast_data = NULL,
  4723. .txrx_monitor_set_filter_mcast_data = NULL,
  4724. .txrx_monitor_set_filter_non_data = NULL,
  4725. .txrx_monitor_get_filter_ucast_data = NULL,
  4726. .txrx_monitor_get_filter_mcast_data = NULL,
  4727. .txrx_monitor_get_filter_non_data = NULL,
  4728. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  4729. };
  4730. static struct cdp_host_stats_ops dp_ops_host_stats = {
  4731. .txrx_per_peer_stats = dp_get_host_peer_stats,
  4732. .get_fw_peer_stats = dp_get_fw_peer_stats,
  4733. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  4734. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  4735. /* TODO */
  4736. };
  4737. static struct cdp_raw_ops dp_ops_raw = {
  4738. /* TODO */
  4739. };
  4740. #ifdef CONFIG_WIN
  4741. static struct cdp_pflow_ops dp_ops_pflow = {
  4742. /* TODO */
  4743. };
  4744. #endif /* CONFIG_WIN */
  4745. #ifdef FEATURE_RUNTIME_PM
  4746. /**
  4747. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  4748. * @opaque_pdev: DP pdev context
  4749. *
  4750. * DP is ready to runtime suspend if there are no pending TX packets.
  4751. *
  4752. * Return: QDF_STATUS
  4753. */
  4754. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  4755. {
  4756. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4757. struct dp_soc *soc = pdev->soc;
  4758. /* Call DP TX flow control API to check if there is any
  4759. pending packets */
  4760. if (soc->intr_mode == DP_INTR_POLL)
  4761. qdf_timer_stop(&soc->int_timer);
  4762. return QDF_STATUS_SUCCESS;
  4763. }
  4764. /**
  4765. * dp_runtime_resume() - ensure DP is ready to runtime resume
  4766. * @opaque_pdev: DP pdev context
  4767. *
  4768. * Resume DP for runtime PM.
  4769. *
  4770. * Return: QDF_STATUS
  4771. */
  4772. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  4773. {
  4774. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4775. struct dp_soc *soc = pdev->soc;
  4776. void *hal_srng;
  4777. int i;
  4778. if (soc->intr_mode == DP_INTR_POLL)
  4779. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  4780. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  4781. hal_srng = soc->tcl_data_ring[i].hal_srng;
  4782. if (hal_srng) {
  4783. /* We actually only need to acquire the lock */
  4784. hal_srng_access_start(soc->hal_soc, hal_srng);
  4785. /* Update SRC ring head pointer for HW to send
  4786. all pending packets */
  4787. hal_srng_access_end(soc->hal_soc, hal_srng);
  4788. }
  4789. }
  4790. return QDF_STATUS_SUCCESS;
  4791. }
  4792. #endif /* FEATURE_RUNTIME_PM */
  4793. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  4794. {
  4795. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4796. struct dp_soc *soc = pdev->soc;
  4797. if (soc->intr_mode == DP_INTR_POLL)
  4798. qdf_timer_stop(&soc->int_timer);
  4799. return QDF_STATUS_SUCCESS;
  4800. }
  4801. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  4802. {
  4803. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4804. struct dp_soc *soc = pdev->soc;
  4805. if (soc->intr_mode == DP_INTR_POLL)
  4806. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  4807. return QDF_STATUS_SUCCESS;
  4808. }
  4809. #ifndef CONFIG_WIN
  4810. static struct cdp_misc_ops dp_ops_misc = {
  4811. .tx_non_std = dp_tx_non_std,
  4812. .get_opmode = dp_get_opmode,
  4813. #ifdef FEATURE_RUNTIME_PM
  4814. .runtime_suspend = dp_runtime_suspend,
  4815. .runtime_resume = dp_runtime_resume,
  4816. #endif /* FEATURE_RUNTIME_PM */
  4817. };
  4818. static struct cdp_flowctl_ops dp_ops_flowctl = {
  4819. /* WIFI 3.0 DP implement as required. */
  4820. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  4821. .register_pause_cb = dp_txrx_register_pause_cb,
  4822. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  4823. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  4824. };
  4825. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  4826. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4827. };
  4828. #ifdef IPA_OFFLOAD
  4829. static struct cdp_ipa_ops dp_ops_ipa = {
  4830. .ipa_get_resource = dp_ipa_get_resource,
  4831. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  4832. .ipa_op_response = dp_ipa_op_response,
  4833. .ipa_register_op_cb = dp_ipa_register_op_cb,
  4834. .ipa_get_stat = dp_ipa_get_stat,
  4835. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  4836. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  4837. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  4838. .ipa_setup = dp_ipa_setup,
  4839. .ipa_cleanup = dp_ipa_cleanup,
  4840. .ipa_setup_iface = dp_ipa_setup_iface,
  4841. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  4842. .ipa_enable_pipes = dp_ipa_enable_pipes,
  4843. .ipa_disable_pipes = dp_ipa_disable_pipes,
  4844. .ipa_set_perf_level = dp_ipa_set_perf_level
  4845. };
  4846. #endif
  4847. static struct cdp_bus_ops dp_ops_bus = {
  4848. .bus_suspend = dp_bus_suspend,
  4849. .bus_resume = dp_bus_resume
  4850. };
  4851. static struct cdp_ocb_ops dp_ops_ocb = {
  4852. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4853. };
  4854. static struct cdp_throttle_ops dp_ops_throttle = {
  4855. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4856. };
  4857. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  4858. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4859. };
  4860. static struct cdp_cfg_ops dp_ops_cfg = {
  4861. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4862. };
  4863. static struct cdp_peer_ops dp_ops_peer = {
  4864. .register_peer = dp_register_peer,
  4865. .clear_peer = dp_clear_peer,
  4866. .find_peer_by_addr = dp_find_peer_by_addr,
  4867. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  4868. .local_peer_id = dp_local_peer_id,
  4869. .peer_find_by_local_id = dp_peer_find_by_local_id,
  4870. .peer_state_update = dp_peer_state_update,
  4871. .get_vdevid = dp_get_vdevid,
  4872. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  4873. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  4874. .get_vdev_for_peer = dp_get_vdev_for_peer,
  4875. .get_peer_state = dp_get_peer_state,
  4876. .last_assoc_received = dp_get_last_assoc_received,
  4877. .last_disassoc_received = dp_get_last_disassoc_received,
  4878. .last_deauth_received = dp_get_last_deauth_received,
  4879. };
  4880. #endif
  4881. static struct cdp_ops dp_txrx_ops = {
  4882. .cmn_drv_ops = &dp_ops_cmn,
  4883. .ctrl_ops = &dp_ops_ctrl,
  4884. .me_ops = &dp_ops_me,
  4885. .mon_ops = &dp_ops_mon,
  4886. .host_stats_ops = &dp_ops_host_stats,
  4887. .wds_ops = &dp_ops_wds,
  4888. .raw_ops = &dp_ops_raw,
  4889. #ifdef CONFIG_WIN
  4890. .pflow_ops = &dp_ops_pflow,
  4891. #endif /* CONFIG_WIN */
  4892. #ifndef CONFIG_WIN
  4893. .misc_ops = &dp_ops_misc,
  4894. .cfg_ops = &dp_ops_cfg,
  4895. .flowctl_ops = &dp_ops_flowctl,
  4896. .l_flowctl_ops = &dp_ops_l_flowctl,
  4897. #ifdef IPA_OFFLOAD
  4898. .ipa_ops = &dp_ops_ipa,
  4899. #endif
  4900. .bus_ops = &dp_ops_bus,
  4901. .ocb_ops = &dp_ops_ocb,
  4902. .peer_ops = &dp_ops_peer,
  4903. .throttle_ops = &dp_ops_throttle,
  4904. .mob_stats_ops = &dp_ops_mob_stats,
  4905. #endif
  4906. };
  4907. /*
  4908. * dp_soc_set_txrx_ring_map()
  4909. * @dp_soc: DP handler for soc
  4910. *
  4911. * Return: Void
  4912. */
  4913. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  4914. {
  4915. uint32_t i;
  4916. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  4917. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  4918. }
  4919. }
  4920. /*
  4921. * dp_soc_attach_wifi3() - Attach txrx SOC
  4922. * @osif_soc: Opaque SOC handle from OSIF/HDD
  4923. * @htc_handle: Opaque HTC handle
  4924. * @hif_handle: Opaque HIF handle
  4925. * @qdf_osdev: QDF device
  4926. *
  4927. * Return: DP SOC handle on success, NULL on failure
  4928. */
  4929. /*
  4930. * Local prototype added to temporarily address warning caused by
  4931. * -Wmissing-prototypes. A more correct solution, namely to expose
  4932. * a prototype in an appropriate header file, will come later.
  4933. */
  4934. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  4935. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  4936. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc);
  4937. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  4938. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  4939. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc)
  4940. {
  4941. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  4942. if (!soc) {
  4943. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4944. FL("DP SOC memory allocation failed"));
  4945. goto fail0;
  4946. }
  4947. soc->cdp_soc.ops = &dp_txrx_ops;
  4948. soc->cdp_soc.ol_ops = ol_ops;
  4949. soc->osif_soc = osif_soc;
  4950. soc->osdev = qdf_osdev;
  4951. soc->hif_handle = hif_handle;
  4952. soc->psoc = psoc;
  4953. soc->hal_soc = hif_get_hal_handle(hif_handle);
  4954. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  4955. soc->hal_soc, qdf_osdev);
  4956. if (!soc->htt_handle) {
  4957. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4958. FL("HTT attach failed"));
  4959. goto fail1;
  4960. }
  4961. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  4962. if (!soc->wlan_cfg_ctx) {
  4963. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4964. FL("wlan_cfg_soc_attach failed"));
  4965. goto fail2;
  4966. }
  4967. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx, rx_hash);
  4968. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  4969. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->osif_soc,
  4970. CDP_CFG_MAX_PEER_ID);
  4971. if (ret != -EINVAL) {
  4972. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  4973. }
  4974. }
  4975. qdf_spinlock_create(&soc->peer_ref_mutex);
  4976. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  4977. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  4978. /* fill the tx/rx cpu ring map*/
  4979. dp_soc_set_txrx_ring_map(soc);
  4980. qdf_spinlock_create(&soc->htt_stats.lock);
  4981. /* initialize work queue for stats processing */
  4982. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  4983. return (void *)soc;
  4984. fail2:
  4985. htt_soc_detach(soc->htt_handle);
  4986. fail1:
  4987. qdf_mem_free(soc);
  4988. fail0:
  4989. return NULL;
  4990. }
  4991. /*
  4992. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  4993. *
  4994. * @soc: handle to DP soc
  4995. * @mac_id: MAC id
  4996. *
  4997. * Return: Return pdev corresponding to MAC
  4998. */
  4999. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  5000. {
  5001. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  5002. return soc->pdev_list[mac_id];
  5003. /* Typically for MCL as there only 1 PDEV*/
  5004. return soc->pdev_list[0];
  5005. }
  5006. /*
  5007. * dp_get_ring_id_for_mac_id() - Return pdev for mac_id
  5008. *
  5009. * @soc: handle to DP soc
  5010. * @mac_id: MAC id
  5011. *
  5012. * Return: ring id
  5013. */
  5014. int dp_get_ring_id_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  5015. {
  5016. /*
  5017. * Single pdev using both MACs will operate on both MAC rings,
  5018. * which is the case for MCL.
  5019. */
  5020. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  5021. return mac_id;
  5022. /* For WIN each PDEV will operate one ring, so index is zero. */
  5023. return 0;
  5024. }
  5025. #if defined(CONFIG_WIN) && WDI_EVENT_ENABLE
  5026. /*
  5027. * dp_set_pktlog_wifi3() - attach txrx vdev
  5028. * @pdev: Datapath PDEV handle
  5029. * @event: which event's notifications are being subscribed to
  5030. * @enable: WDI event subscribe or not. (True or False)
  5031. *
  5032. * Return: Success, NULL on failure
  5033. */
  5034. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  5035. bool enable)
  5036. {
  5037. struct dp_soc *soc = pdev->soc;
  5038. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5039. if (enable) {
  5040. switch (event) {
  5041. case WDI_EVENT_RX_DESC:
  5042. if (pdev->monitor_vdev) {
  5043. /* Nothing needs to be done if monitor mode is
  5044. * enabled
  5045. */
  5046. return 0;
  5047. }
  5048. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  5049. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  5050. htt_tlv_filter.mpdu_start = 1;
  5051. htt_tlv_filter.msdu_start = 1;
  5052. htt_tlv_filter.msdu_end = 1;
  5053. htt_tlv_filter.mpdu_end = 1;
  5054. htt_tlv_filter.packet_header = 1;
  5055. htt_tlv_filter.attention = 1;
  5056. htt_tlv_filter.ppdu_start = 1;
  5057. htt_tlv_filter.ppdu_end = 1;
  5058. htt_tlv_filter.ppdu_end_user_stats = 1;
  5059. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5060. htt_tlv_filter.ppdu_end_status_done = 1;
  5061. htt_tlv_filter.enable_fp = 1;
  5062. htt_h2t_rx_ring_cfg(soc->htt_handle,
  5063. pdev->pdev_id,
  5064. pdev->rxdma_mon_status_ring.hal_srng,
  5065. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  5066. &htt_tlv_filter);
  5067. }
  5068. break;
  5069. case WDI_EVENT_LITE_RX:
  5070. if (pdev->monitor_vdev) {
  5071. /* Nothing needs to be done if monitor mode is
  5072. * enabled
  5073. */
  5074. return 0;
  5075. }
  5076. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  5077. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  5078. htt_tlv_filter.ppdu_start = 1;
  5079. htt_tlv_filter.ppdu_end = 1;
  5080. htt_tlv_filter.ppdu_end_user_stats = 1;
  5081. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5082. htt_tlv_filter.ppdu_end_status_done = 1;
  5083. htt_tlv_filter.enable_fp = 1;
  5084. htt_h2t_rx_ring_cfg(soc->htt_handle,
  5085. pdev->pdev_id,
  5086. pdev->rxdma_mon_status_ring.hal_srng,
  5087. RXDMA_MONITOR_STATUS,
  5088. RX_BUFFER_SIZE_PKTLOG_LITE,
  5089. &htt_tlv_filter);
  5090. }
  5091. break;
  5092. case WDI_EVENT_LITE_T2H:
  5093. if (pdev->monitor_vdev) {
  5094. /* Nothing needs to be done if monitor mode is
  5095. * enabled
  5096. */
  5097. return 0;
  5098. }
  5099. /* To enable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  5100. * passing value 0xffff. Once these macros will define in htt
  5101. * header file will use proper macros
  5102. */
  5103. dp_h2t_cfg_stats_msg_send(pdev, 0xffff);
  5104. break;
  5105. default:
  5106. /* Nothing needs to be done for other pktlog types */
  5107. break;
  5108. }
  5109. } else {
  5110. switch (event) {
  5111. case WDI_EVENT_RX_DESC:
  5112. case WDI_EVENT_LITE_RX:
  5113. if (pdev->monitor_vdev) {
  5114. /* Nothing needs to be done if monitor mode is
  5115. * enabled
  5116. */
  5117. return 0;
  5118. }
  5119. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  5120. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  5121. /* htt_tlv_filter is initialized to 0 */
  5122. htt_h2t_rx_ring_cfg(soc->htt_handle,
  5123. pdev->pdev_id,
  5124. pdev->rxdma_mon_status_ring.hal_srng,
  5125. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  5126. &htt_tlv_filter);
  5127. }
  5128. break;
  5129. case WDI_EVENT_LITE_T2H:
  5130. if (pdev->monitor_vdev) {
  5131. /* Nothing needs to be done if monitor mode is
  5132. * enabled
  5133. */
  5134. return 0;
  5135. }
  5136. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  5137. * passing value 0. Once these macros will define in htt
  5138. * header file will use proper macros
  5139. */
  5140. dp_h2t_cfg_stats_msg_send(pdev, 0);
  5141. break;
  5142. default:
  5143. /* Nothing needs to be done for other pktlog types */
  5144. break;
  5145. }
  5146. }
  5147. return 0;
  5148. }
  5149. #endif