hal_be_rx_tlv.h 70 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2024 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _HAL_BE_RX_TLV_H_
  20. #define _HAL_BE_RX_TLV_H_
  21. #include "hal_api_mon.h"
  22. /*
  23. * Structures & Macros to obtain fields from the TLV's in the Rx packet
  24. * pre-header.
  25. */
  26. #ifdef CONFIG_4_BYTES_TLV_TAG
  27. #define TLV_TAG_T uint32_t
  28. #else
  29. #define TLV_TAG_T uint64_t
  30. #endif
  31. #define HAL_RX_BE_PKT_HDR_TLV_LEN 112
  32. #ifndef BIG_ENDIAN_HOST
  33. struct rx_pkt_hdr_tlv {
  34. TLV_TAG_T tag; /* TLV_TAG_T B */
  35. uint32_t reserved_0 : 16, /* 4 B */
  36. phy_ppdu_id : 16;
  37. uint32_t reserved_1a; /* 4 B */
  38. char rx_pkt_hdr[HAL_RX_BE_PKT_HDR_TLV_LEN]; /* 112 B */
  39. };
  40. #else
  41. struct rx_pkt_hdr_tlv {
  42. TLV_TAG_T tag; /* TLV_TAG_T B */
  43. uint32_t phy_ppdu_id : 16, /* 4 B */
  44. reserved_0 : 16;
  45. uint32_t reserved_1a; /* 4 B */
  46. char rx_pkt_hdr[HAL_RX_BE_PKT_HDR_TLV_LEN]; /* 112 B */
  47. };
  48. #endif
  49. #ifdef CONFIG_WORD_BASED_TLV
  50. #ifndef BIG_ENDIAN_HOST
  51. struct rx_msdu_end_compact {
  52. uint32_t sa_sw_peer_id : 16,
  53. sa_idx_timeout : 1,
  54. da_idx_timeout : 1,
  55. to_ds : 1,
  56. tid : 4,
  57. sa_is_valid : 1,
  58. da_is_valid : 1,
  59. da_is_mcbc : 1,
  60. l3_header_padding : 2,
  61. first_msdu : 1,
  62. last_msdu : 1,
  63. fr_ds : 1,
  64. ip_chksum_fail_copy : 1;
  65. uint32_t sa_idx : 16,
  66. da_idx_or_sw_peer_id : 16;
  67. uint32_t msdu_drop : 1,
  68. reo_destination_indication : 5,
  69. flow_idx : 20,
  70. use_ppe : 1,
  71. mesh_sta : 2,
  72. vlan_ctag_stripped : 1,
  73. vlan_stag_stripped : 1,
  74. fragment_flag : 1;
  75. uint32_t fse_metadata : 32;
  76. uint32_t cce_metadata : 16,
  77. tcp_udp_chksum : 16;
  78. uint32_t aggregation_count : 8,
  79. flow_aggregation_continuation : 1,
  80. fisa_timeout : 1,
  81. tcp_udp_chksum_fail_copy : 1,
  82. msdu_limit_error : 1,
  83. flow_idx_timeout : 1,
  84. flow_idx_invalid : 1,
  85. cce_match : 1,
  86. amsdu_parser_error : 1,
  87. cumulative_ip_length : 16;
  88. uint32_t key_id_octet : 8,
  89. reserved_8a : 24;
  90. uint32_t reserved_9a : 6,
  91. service_code : 9,
  92. priority_valid : 1,
  93. intra_bss : 1,
  94. dest_chip_id : 2,
  95. multicast_echo : 1,
  96. wds_learning_event : 1,
  97. wds_roaming_event : 1,
  98. wds_keep_alive_event : 1,
  99. dest_chip_pmac_id : 1,
  100. reserved_9b : 8;
  101. uint32_t msdu_length : 14,
  102. stbc : 1,
  103. ipsec_esp : 1,
  104. l3_offset : 7,
  105. ipsec_ah : 1,
  106. l4_offset : 8;
  107. uint32_t msdu_number : 8,
  108. decap_format : 2,
  109. ipv4_proto : 1,
  110. ipv6_proto : 1,
  111. tcp_proto : 1,
  112. udp_proto : 1,
  113. ip_frag : 1,
  114. tcp_only_ack : 1,
  115. da_is_bcast_mcast : 1,
  116. toeplitz_hash_sel : 2,
  117. ip_fixed_header_valid : 1,
  118. ip_extn_header_valid : 1,
  119. tcp_udp_header_valid : 1,
  120. mesh_control_present : 1,
  121. ldpc : 1,
  122. ip4_protocol_ip6_next_header : 8;
  123. uint32_t vlan_ctag_ci : 16,
  124. vlan_stag_ci : 16;
  125. uint32_t peer_meta_data : 32;
  126. uint32_t user_rssi : 8,
  127. pkt_type : 4,
  128. sgi : 2,
  129. rate_mcs : 4,
  130. receive_bandwidth : 3,
  131. reception_type : 3,
  132. mimo_ss_bitmap : 7,
  133. msdu_done_copy : 1;
  134. uint32_t flow_id_toeplitz : 32;
  135. uint32_t ppdu_start_timestamp_63_32;
  136. uint32_t sw_phy_meta_data : 32;
  137. uint32_t first_mpdu : 1,
  138. reserved_16a : 1,
  139. mcast_bcast : 1,
  140. ast_index_not_found : 1,
  141. ast_index_timeout : 1,
  142. power_mgmt : 1,
  143. non_qos : 1,
  144. null_data : 1,
  145. mgmt_type : 1,
  146. ctrl_type : 1,
  147. more_data : 1,
  148. eosp : 1,
  149. a_msdu_error : 1,
  150. reserved_16b : 1,
  151. order : 1,
  152. wifi_parser_error : 1,
  153. overflow_err : 1,
  154. msdu_length_err : 1,
  155. tcp_udp_chksum_fail : 1,
  156. ip_chksum_fail : 1,
  157. sa_idx_invalid : 1,
  158. da_idx_invalid : 1,
  159. amsdu_addr_mismatch : 1,
  160. rx_in_tx_decrypt_byp : 1,
  161. encrypt_required : 1,
  162. directed : 1,
  163. buffer_fragment : 1,
  164. mpdu_length_err : 1,
  165. tkip_mic_err : 1,
  166. decrypt_err : 1,
  167. unencrypted_frame_err : 1,
  168. fcs_err : 1;
  169. uint32_t reserved_17a : 10,
  170. decrypt_status_code : 3,
  171. rx_bitmap_not_updated : 1,
  172. reserved_17b : 17,
  173. msdu_done : 1;
  174. };
  175. struct rx_mpdu_start_compact {
  176. uint32_t rx_reo_queue_desc_addr_39_32 : 8,
  177. receive_queue_number : 16,
  178. pre_delim_err_warning : 1,
  179. first_delim_err : 1,
  180. reserved_0 : 6;
  181. uint32_t pn_31_0 : 32;
  182. uint32_t pn_63_32 : 32;
  183. uint32_t pn_95_64 : 32;
  184. uint32_t ast_index : 16,
  185. sw_peer_id : 16;
  186. uint32_t mpdu_frame_control_valid : 1,
  187. mpdu_duration_valid : 1,
  188. mac_addr_ad1_valid : 1,
  189. mac_addr_ad2_valid : 1,
  190. mac_addr_ad3_valid : 1,
  191. mac_addr_ad4_valid : 1,
  192. mpdu_sequence_control_valid : 1,
  193. mpdu_qos_control_valid : 1,
  194. mpdu_ht_control_valid : 1,
  195. frame_encryption_info_valid : 1,
  196. mpdu_fragment_number : 4,
  197. more_fragment_flag : 1,
  198. reserved_7a : 1,
  199. fr_ds : 1,
  200. to_ds : 1,
  201. encrypted : 1,
  202. mpdu_retry : 1,
  203. mpdu_sequence_number : 12;
  204. uint32_t mpdu_frame_control_field : 16,
  205. mpdu_duration_field : 16;
  206. uint32_t mac_addr_ad1_31_0 : 32;
  207. uint32_t mac_addr_ad1_47_32 : 16,
  208. mac_addr_ad2_15_0 : 16;
  209. uint32_t mac_addr_ad2_47_16 : 32;
  210. uint32_t mac_addr_ad3_31_0 : 32;
  211. uint32_t mac_addr_ad3_47_32 : 16,
  212. mpdu_sequence_control_field : 16;
  213. };
  214. #else
  215. struct rx_msdu_end_compact {
  216. uint32_t ip_chksum_fail_copy : 1,
  217. fr_ds : 1,
  218. last_msdu : 1,
  219. first_msdu : 1,
  220. l3_header_padding : 2,
  221. da_is_mcbc : 1,
  222. da_is_valid : 1,
  223. sa_is_valid : 1,
  224. tid : 4,
  225. to_ds : 1,
  226. da_idx_timeout : 1,
  227. sa_idx_timeout : 1,
  228. sa_sw_peer_id : 16;
  229. uint32_t da_idx_or_sw_peer_id : 16,
  230. sa_idx : 16;
  231. uint32_t fragment_flag : 1,
  232. vlan_stag_stripped : 1,
  233. vlan_ctag_stripped : 1,
  234. mesh_sta : 2,
  235. use_ppe : 1,
  236. flow_idx : 20,
  237. reo_destination_indication : 5,
  238. msdu_drop : 1;
  239. uint32_t fse_metadata : 32;
  240. uint32_t tcp_udp_chksum : 16,
  241. cce_metadata : 16;
  242. uint32_t cumulative_ip_length : 16,
  243. amsdu_parser_error : 1,
  244. cce_match : 1,
  245. flow_idx_invalid : 1,
  246. flow_idx_timeout : 1,
  247. msdu_limit_error : 1,
  248. tcp_udp_chksum_fail_copy : 1,
  249. fisa_timeout : 1,
  250. flow_aggregation_continuation : 1,
  251. aggregation_count : 8;
  252. uint32_t reserved_8a : 24,
  253. key_id_octet : 8;
  254. uint32_t reserved_9b : 8,
  255. dest_chip_pmac_id : 1,
  256. wds_keep_alive_event : 1,
  257. wds_roaming_event : 1,
  258. wds_learning_event : 1,
  259. multicast_echo : 1,
  260. dest_chip_id : 2,
  261. intra_bss : 1,
  262. priority_valid : 1,
  263. service_code : 9,
  264. reserved_9a : 6;
  265. uint32_t l4_offset : 8,
  266. ipsec_ah : 1,
  267. l3_offset : 7,
  268. ipsec_esp : 1,
  269. stbc : 1,
  270. msdu_length : 14;
  271. uint32_t ip4_protocol_ip6_next_header : 8,
  272. ldpc : 1,
  273. mesh_control_present : 1,
  274. tcp_udp_header_valid : 1,
  275. ip_extn_header_valid : 1,
  276. ip_fixed_header_valid : 1,
  277. toeplitz_hash_sel : 2,
  278. da_is_bcast_mcast : 1,
  279. tcp_only_ack : 1,
  280. ip_frag : 1,
  281. udp_proto : 1,
  282. tcp_proto : 1,
  283. ipv6_proto : 1,
  284. ipv4_proto : 1,
  285. decap_format : 2,
  286. msdu_number : 8;
  287. uint32_t vlan_stag_ci : 16,
  288. vlan_ctag_ci : 16;
  289. uint32_t peer_meta_data : 32;
  290. uint32_t msdu_done_copy : 1,
  291. mimo_ss_bitmap : 7,
  292. reception_type : 3,
  293. receive_bandwidth : 3,
  294. rate_mcs : 4,
  295. sgi : 2,
  296. pkt_type : 4,
  297. user_rssi : 8;
  298. uint32_t flow_id_toeplitz : 32;
  299. uint32_t ppdu_start_timestamp_63_32;
  300. uint32_t sw_phy_meta_data : 32;
  301. uint32_t fcs_err : 1,
  302. unencrypted_frame_err : 1,
  303. decrypt_err : 1,
  304. tkip_mic_err : 1,
  305. mpdu_length_err : 1,
  306. buffer_fragment : 1,
  307. directed : 1,
  308. encrypt_required : 1,
  309. rx_in_tx_decrypt_byp : 1,
  310. amsdu_addr_mismatch : 1,
  311. da_idx_invalid : 1,
  312. sa_idx_invalid : 1,
  313. ip_chksum_fail : 1,
  314. tcp_udp_chksum_fail : 1,
  315. msdu_length_err : 1,
  316. overflow_err : 1,
  317. wifi_parser_error : 1,
  318. order : 1,
  319. reserved_16b : 1,
  320. a_msdu_error : 1,
  321. eosp : 1,
  322. more_data : 1,
  323. ctrl_type : 1,
  324. mgmt_type : 1,
  325. null_data : 1,
  326. non_qos : 1,
  327. power_mgmt : 1,
  328. ast_index_timeout : 1,
  329. ast_index_not_found : 1,
  330. mcast_bcast : 1,
  331. reserved_16a : 1,
  332. first_mpdu : 1;
  333. uint32_t msdu_done : 1,
  334. reserved_17b : 17,
  335. rx_bitmap_not_updated : 1,
  336. decrypt_status_code : 3,
  337. reserved_17a : 10;
  338. };
  339. struct rx_mpdu_start_compact {
  340. uint32_t reserved_0 : 6,
  341. first_delim_err : 1,
  342. pre_delim_err_warning : 1,
  343. receive_queue_number : 16,
  344. rx_reo_queue_desc_addr_39_32 : 8;
  345. uint32_t pn_31_0 : 32;
  346. uint32_t pn_63_32 : 32;
  347. uint32_t pn_95_64 : 32;
  348. uint32_t sw_peer_id : 16,
  349. ast_index : 16;
  350. uint32_t mpdu_sequence_number : 12,
  351. mpdu_retry : 1,
  352. encrypted : 1,
  353. to_ds : 1,
  354. fr_ds : 1,
  355. reserved_7a : 1,
  356. more_fragment_flag : 1,
  357. mpdu_fragment_number : 4,
  358. frame_encryption_info_valid : 1,
  359. mpdu_ht_control_valid : 1,
  360. mpdu_qos_control_valid : 1,
  361. mpdu_sequence_control_valid : 1,
  362. mac_addr_ad4_valid : 1,
  363. mac_addr_ad3_valid : 1,
  364. mac_addr_ad2_valid : 1,
  365. mac_addr_ad1_valid : 1,
  366. mpdu_duration_valid : 1,
  367. mpdu_frame_control_valid : 1;
  368. uint32_t mpdu_duration_field : 16,
  369. mpdu_frame_control_field : 16;
  370. uint32_t mac_addr_ad1_31_0 : 32;
  371. uint32_t mac_addr_ad2_15_0 : 16,
  372. mac_addr_ad1_47_32 : 16;
  373. uint32_t mac_addr_ad2_47_16 : 32;
  374. uint32_t mac_addr_ad3_31_0 : 32;
  375. uint32_t mpdu_sequence_control_field : 16,
  376. mac_addr_ad3_47_32 : 16;
  377. };
  378. #endif
  379. #define RX_BE_PADDING0_BYTES 4
  380. typedef struct rx_mpdu_start_compact hal_rx_mpdu_start_t;
  381. typedef struct rx_msdu_end_compact hal_rx_msdu_end_t;
  382. struct rx_mpdu_start_tlv {
  383. hal_rx_mpdu_start_t rx_mpdu_start;
  384. };
  385. struct rx_msdu_end_tlv {
  386. TLV_TAG_T tag; /* TLV_TAG_T B */
  387. hal_rx_msdu_end_t rx_msdu_end;
  388. };
  389. struct rx_pkt_tlvs {
  390. struct rx_msdu_end_tlv msdu_end_tlv; /* 80 bytes */
  391. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 48 bytes */
  392. #ifndef NO_RX_PKT_HDR_TLV
  393. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  394. #endif
  395. };
  396. #define HAL_RX_MSDU_END(_rx_pkt_tlv) \
  397. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->msdu_end_tlv.rx_msdu_end)
  398. #define HAL_RX_MPDU_START(_rx_pkt_tlv) \
  399. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->mpdu_start_tlv. \
  400. rx_mpdu_start)
  401. #define HAL_RX_TLV_TID_GET(_rx_pkt_tlv) \
  402. HAL_RX_MSDU_END(_rx_pkt_tlv).tid
  403. #define HAL_RX_TLV_FIRST_MPDU_GET(_rx_pkt_tlv) \
  404. HAL_RX_MSDU_END(_rx_pkt_tlv).first_mpdu
  405. #else /* CONFIG_WORD_BASED_TLV */
  406. typedef struct rx_mpdu_start hal_rx_mpdu_start_t;
  407. typedef struct rx_msdu_end hal_rx_msdu_end_t;
  408. #define RX_BE_PADDING0_BYTES 8
  409. /*
  410. * Each RX descriptor TLV is preceded by sizeof TLV_TAG_T "tag"
  411. */
  412. #ifndef CONFIG_NO_TLV_TAGS
  413. struct rx_mpdu_start_tlv {
  414. TLV_TAG_T tag;
  415. hal_rx_mpdu_start_t rx_mpdu_start;
  416. };
  417. struct rx_msdu_end_tlv {
  418. TLV_TAG_T tag;
  419. hal_rx_msdu_end_t rx_msdu_end;
  420. };
  421. struct rx_pkt_tlvs {
  422. struct rx_msdu_end_tlv msdu_end_tlv; /* 128 + TLV_TAG_T bytes */
  423. uint8_t rx_padding0[RX_BE_PADDING0_BYTES];/* 8 bytes */
  424. struct rx_mpdu_start_tlv mpdu_start_tlv;/* 120 + TLV_TAG_T bytes */
  425. #ifndef NO_RX_PKT_HDR_TLV
  426. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  427. #endif
  428. };
  429. #else
  430. struct rx_mpdu_start_tlv {
  431. hal_rx_mpdu_start_t rx_mpdu_start;
  432. };
  433. struct rx_msdu_end_tlv {
  434. hal_rx_msdu_end_t rx_msdu_end;
  435. };
  436. struct rx_pkt_tlvs {
  437. struct rx_msdu_end_tlv msdu_end_tlv; /* 128 bytes */
  438. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 120 bytes */
  439. uint8_t rx_padding0[RX_BE_PADDING0_BYTES]; /* 8 bytes */
  440. #ifndef NO_RX_PKT_HDR_TLV
  441. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  442. #endif
  443. };
  444. #endif /*CONFIG_NO_TLV_TAGS */
  445. #define HAL_RX_MSDU_END(_rx_pkt_tlv) \
  446. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->msdu_end_tlv.rx_msdu_end)
  447. #define HAL_RX_MPDU_START(_rx_pkt_tlv) \
  448. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->mpdu_start_tlv. \
  449. rx_mpdu_start.rx_mpdu_info_details)
  450. #define HAL_RX_REO_QUEUE_DESC_ADDR_31_0_GET(_rx_pkt_tlv) \
  451. HAL_RX_MPDU_START(_rx_pkt_tlv).rx_reo_queue_desc_addr_31_0
  452. #define HAL_RX_TLV_AMPDU_FLAG_GET(_rx_pkt_tlv) \
  453. HAL_RX_MPDU_START(_rx_pkt_tlv).ampdu_flag
  454. #define HAL_RX_TLV_MPDU_PN_127_96_GET(_rx_pkt_tlv) \
  455. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_127_96
  456. #define HAL_RX_TLV_TID_GET(_rx_pkt_tlv) \
  457. HAL_RX_MPDU_START(_rx_pkt_tlv).tid
  458. #define HAL_RX_TLV_FIRST_MPDU_GET(_rx_pkt_tlv) \
  459. HAL_RX_MPDU_START(_rx_pkt_tlv).first_mpdu
  460. #define HAL_RX_TLV_L3_TYPE_GET(_rx_pkt_tlv) \
  461. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_type
  462. #define HAL_RX_GET_PPDU_ID(_rx_pkt_tlv) \
  463. HAL_RX_MPDU_START(_rx_pkt_tlv).phy_ppdu_id
  464. #define HAL_RX_TLV_PHY_PPDU_ID_GET(_rx_pkt_tlv) \
  465. HAL_RX_MSDU_END(_rx_pkt_tlv).phy_ppdu_id
  466. #define HAL_RX_GET_FILTER_CATEGORY(_rx_pkt_tlv) \
  467. HAL_RX_MPDU_START(_rx_pkt_tlv).rxpcu_mpdu_filter_in_category
  468. #define HAL_RX_TLV_SW_FRAME_GROUP_ID_GET(_rx_pkt_tlv) \
  469. HAL_RX_MPDU_START(_rx_pkt_tlv).sw_frame_group_id
  470. #endif /* CONFIG_WORD_BASED_TLV */
  471. #ifndef NO_RX_PKT_HDR_TLV
  472. #define HAL_RX_PKT_HDR_TLV(_rx_pkt_tlv) \
  473. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->pkt_hdr_tlv)
  474. #define HAL_RX_PKT_HDR_TLV_PHY_PPDU_ID_GET(_rx_pkt_tlv) \
  475. HAL_RX_PKT_HDR_TLV(_rx_pkt_tlv).phy_ppdu_id
  476. #endif
  477. /**
  478. * struct rx_mon_pkt_tlvs - RX packet data structure for DEST ring in the
  479. * monitor mode.
  480. * @msdu_end_tlv: MSDU end TLV
  481. * @rx_padding0: Padding bytes
  482. * @mpdu_start_tlv: MPDU start TLV
  483. * @pkt_hdr_tlv: 802.11 packet header TLV
  484. */
  485. struct rx_mon_pkt_tlvs {
  486. struct rx_msdu_end_tlv msdu_end_tlv; /* 128B + sizeof(tag) */
  487. uint8_t rx_padding0[RX_BE_PADDING0_BYTES]; /* 8B */
  488. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 120B + sizeof(tag) */
  489. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 120B + sizeof(tag) */
  490. };
  491. #define SIZE_OF_DATA_RX_TLV sizeof(struct rx_pkt_tlvs)
  492. #define SIZE_OF_MON_DATA_RX_TLV sizeof(struct rx_mon_pkt_tlvs)
  493. #define RX_PKT_TLVS_LEN SIZE_OF_DATA_RX_TLV
  494. #define MON_RX_PKT_TLVS_LEN SIZE_OF_MON_DATA_RX_TLV
  495. #define RX_PKT_TLV_OFFSET(field) qdf_offsetof(struct rx_pkt_tlvs, field)
  496. #define HAL_RX_TLV_MSDU_DONE_GET(_rx_pkt_tlv) \
  497. HAL_RX_MSDU_END(_rx_pkt_tlv).msdu_done
  498. #define HAL_RX_TLV_DECAP_FORMAT_GET(_rx_pkt_tlv) \
  499. HAL_RX_MSDU_END(_rx_pkt_tlv).decap_format
  500. #ifdef RECEIVE_OFFLOAD
  501. #define HAL_RX_TLV_GET_TCP_PURE_ACK(_rx_pkt_tlv) \
  502. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_only_ack
  503. #define HAL_RX_TLV_GET_TCP_PROTO(_rx_pkt_tlv) \
  504. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_proto
  505. #define HAL_RX_TLV_GET_UDP_PROTO(_rx_pkt_tlv) \
  506. HAL_RX_MSDU_END(_rx_pkt_tlv).udp_proto
  507. #define HAL_RX_TLV_GET_IPV6(_rx_pkt_tlv) \
  508. HAL_RX_MSDU_END(_rx_pkt_tlv).ipv6_proto
  509. #define HAL_RX_TLV_GET_IP_OFFSET(_rx_pkt_tlv) \
  510. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_offset
  511. #define HAL_RX_TLV_GET_TCP_OFFSET(_rx_pkt_tlv) \
  512. HAL_RX_MSDU_END(_rx_pkt_tlv).l4_offset
  513. #endif /* RECEIVE_OFFLOAD */
  514. #define HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(_rx_pkt_tlv) \
  515. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_id_toeplitz
  516. #define HAL_RX_TLV_MSDU_LEN_GET(_rx_pkt_tlv) \
  517. HAL_RX_MSDU_END(_rx_pkt_tlv).msdu_length
  518. #define HAL_RX_TLV_CCE_MATCH_GET(_rx_pkt_tlv) \
  519. HAL_RX_MSDU_END(_rx_pkt_tlv).cce_match
  520. #define HAL_RX_TLV_BW_GET(_rx_pkt_tlv) \
  521. HAL_RX_MSDU_END(_rx_pkt_tlv).receive_bandwidth
  522. #define HAL_RX_TLV_FLOWID_TOEPLITZ_GET(_rx_pkt_tlv) \
  523. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_id_toeplitz
  524. #define HAL_RX_TLV_SGI_GET(_rx_pkt_tlv) \
  525. HAL_RX_MSDU_END(_rx_pkt_tlv).sgi
  526. #define HAL_RX_TLV_RATE_MCS_GET(_rx_pkt_tlv) \
  527. HAL_RX_MSDU_END(_rx_pkt_tlv).rate_mcs
  528. #define HAL_RX_TLV_DECRYPT_STATUS_GET(_rx_pkt_tlv) \
  529. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_status_code
  530. #define HAL_RX_TLV_RSSI_GET(_rx_pkt_tlv) \
  531. HAL_RX_MSDU_END(_rx_pkt_tlv).user_rssi
  532. #define HAL_RX_TLV_FREQ_GET(_rx_pkt_tlv) \
  533. HAL_RX_MSDU_END(_rx_pkt_tlv).sw_phy_meta_data
  534. #define HAL_RX_TLV_PKT_TYPE_GET(_rx_pkt_tlv) \
  535. HAL_RX_MSDU_END(_rx_pkt_tlv).pkt_type
  536. #define HAL_RX_TLV_DECRYPT_ERR_GET(_rx_pkt_tlv) \
  537. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_err
  538. #define HAL_RX_TLV_MIC_ERR_GET(_rx_pkt_tlv) \
  539. HAL_RX_MSDU_END(_rx_pkt_tlv).tkip_mic_err
  540. #define HAL_RX_TLV_MIMO_SS_BITMAP(_rx_pkt_tlv)\
  541. HAL_RX_MSDU_END(_rx_pkt_tlv).mimo_ss_bitmap
  542. #define HAL_RX_TLV_ANT_SIGNAL_DB_GET(_rx_pkt_tlv) \
  543. HAL_RX_MSDU_END(_rx_pkt_tlv).user_rssi
  544. #define HAL_RX_TLV_STBC_GET(_rx_pkt_tlv) \
  545. HAL_RX_MSDU_END(_rx_pkt_tlv).stbc
  546. #define HAL_RX_TLV_RECEPTION_TYPE_GET(_rx_pkt_tlv) \
  547. HAL_RX_MSDU_END(_rx_pkt_tlv).reception_type
  548. #define HAL_RX_TLV_IP_CSUM_FAIL_GET(_rx_pkt_tlv) \
  549. HAL_RX_MSDU_END(_rx_pkt_tlv).ip_chksum_fail
  550. #define HAL_RX_TLV_TCP_UDP_CSUM_FAIL_GET(_rx_pkt_tlv) \
  551. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_udp_chksum_fail
  552. #define HAL_RX_TLV_MPDU_LEN_ERR_GET(_rx_pkt_tlv) \
  553. HAL_RX_MSDU_END(_rx_pkt_tlv).mpdu_length_err
  554. #define HAL_RX_TLV_MPDU_FCS_ERR_GET(_rx_pkt_tlv) \
  555. HAL_RX_MSDU_END(_rx_pkt_tlv).fcs_err
  556. #define HAL_RX_TLV_IS_MCAST_GET(_rx_pkt_tlv) \
  557. HAL_RX_MSDU_END(_rx_pkt_tlv).mcast_bcast
  558. #ifdef RECEIVE_OFFLOAD
  559. /*
  560. * LRO information needed from the TLVs
  561. */
  562. #define HAL_RX_TLV_GET_LRO_ELIGIBLE(_rx_pkt_tlv) \
  563. HAL_RX_MSDU_END(_rx_pkt_tlv).lro_eligible
  564. #define HAL_RX_TLV_GET_TCP_ACK(_rx_pkt_tlv) \
  565. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_ack_number
  566. #define HAL_RX_TLV_GET_TCP_SEQ(_rx_pkt_tlv) \
  567. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_seq_number
  568. #define HAL_RX_TLV_GET_TCP_WIN(_rx_pkt_tlv) \
  569. HAL_RX_MSDU_END(_rx_pkt_tlv).window_size
  570. #endif
  571. #define HAL_RX_TLV_L3_TYPE_GET(_rx_pkt_tlv) \
  572. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_type
  573. #ifdef RX_MSDU_END_PEER_META_DATA_OFFSET
  574. #define HAL_RX_TLV_MSDU_PEER_META_DATA_GET(_rx_pkt_tlv) \
  575. HAL_RX_MSDU_END(_rx_pkt_tlv).peer_meta_data
  576. #endif
  577. #define HAL_RX_TLV_PEER_META_DATA_GET(_rx_pkt_tlv) \
  578. HAL_RX_MPDU_START(_rx_pkt_tlv).peer_meta_data
  579. #define HAL_RX_TLV_KEYID_OCTET_GET(_rx_pkt_tlv) \
  580. HAL_RX_MSDU_END(_rx_pkt_tlv).key_id_octet
  581. #define HAL_RX_MPDU_SEQUENCE_NUMBER_GET(_rx_pkt_tlv) \
  582. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_sequence_number
  583. #define HAL_RX_TLV_SA_SW_PEER_ID_GET(_rx_pkt_tlv) \
  584. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_sw_peer_id
  585. #define HAL_RX_TLV_L3_HEADER_PADDING_GET(_rx_pkt_tlv) \
  586. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_header_padding
  587. #define HAL_RX_TLV_SA_IDX_GET(_rx_pkt_tlv) \
  588. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_idx
  589. #define HAL_RX_TLV_DA_IDX_GET(_rx_pkt_tlv) \
  590. HAL_RX_MSDU_END(_rx_pkt_tlv).da_idx_or_sw_peer_id
  591. #define HAL_RX_TLV_FIRST_MSDU_GET(_rx_pkt_tlv) \
  592. HAL_RX_MSDU_END(_rx_pkt_tlv).first_msdu
  593. #define HAL_RX_TLV_LAST_MSDU_GET(_rx_pkt_tlv) \
  594. HAL_RX_MSDU_END(_rx_pkt_tlv).last_msdu
  595. #define HAL_RX_TLV_DA_IS_MCBC_GET(_rx_pkt_tlv) \
  596. HAL_RX_MSDU_END(_rx_pkt_tlv).da_is_mcbc
  597. #define HAL_RX_TLV_IS_TKIP_MIC_ERR_GET(_rx_pkt_tlv) \
  598. HAL_RX_MSDU_END(_rx_pkt_tlv).tkip_mic_err
  599. #define HAL_RX_TLV_SA_IS_VALID_GET(_rx_pkt_tlv) \
  600. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_is_valid
  601. #define HAL_RX_TLV_MPDU_ENCRYPTION_INFO_VALID(_rx_pkt_tlv) \
  602. HAL_RX_MPDU_START(_rx_pkt_tlv).frame_encryption_info_valid
  603. #define HAL_RX_TLV_MPDU_PN_31_0_GET(_rx_pkt_tlv) \
  604. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_31_0
  605. #define HAL_RX_TLV_MPDU_PN_63_32_GET(_rx_pkt_tlv) \
  606. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_63_32
  607. #define HAL_RX_TLV_MPDU_PN_95_64_GET(_rx_pkt_tlv) \
  608. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_95_64
  609. #define HAL_RX_TLV_DA_IS_VALID_GET(_rx_pkt_tlv) \
  610. HAL_RX_MSDU_END(_rx_pkt_tlv).da_is_valid
  611. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(_rx_pkt_tlv) \
  612. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_valid
  613. #define HAL_RX_TLV_SW_PEER_ID_GET(_rx_pkt_tlv) \
  614. HAL_RX_MPDU_START(_rx_pkt_tlv).sw_peer_id
  615. #define HAL_RX_TLV_MPDU_GET_TODS(_rx_pkt_tlv) \
  616. HAL_RX_MPDU_START(_rx_pkt_tlv).to_ds
  617. #define HAL_RX_TLV_MPDU_GET_FROMDS(_rx_pkt_tlv) \
  618. HAL_RX_MPDU_START(_rx_pkt_tlv).fr_ds
  619. #define HAL_RX_TLV_MPDU_GET_FRAME_CONTROL_VALID(_rx_pkt_tlv) \
  620. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_valid
  621. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD1_VALID_GET(_rx_pkt_tlv) \
  622. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_valid
  623. #define HAL_RX_TLV_MPDU_AD1_31_0_GET(_rx_pkt_tlv) \
  624. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_31_0
  625. #define HAL_RX_TLV_MPDU_AD1_47_32_GET(_rx_pkt_tlv) \
  626. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_47_32
  627. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(_rx_pkt_tlv) \
  628. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_valid
  629. #define HAL_RX_TLV_MPDU_AD2_15_0_GET(_rx_pkt_tlv) \
  630. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_15_0
  631. #define HAL_RX_TLV_MPDU_AD2_47_16_GET(_rx_pkt_tlv) \
  632. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_47_16
  633. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD3_VALID_GET(_rx_pkt_tlv) \
  634. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_valid
  635. #define HAL_RX_TLV_MPDU_AD3_31_0_GET(_rx_pkt_tlv) \
  636. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_31_0
  637. #define HAL_RX_TLV_MPDU_AD3_47_32_GET(_rx_pkt_tlv) \
  638. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_47_32
  639. #define HAL_RX_TLV_MPDU_AD4_31_0_GET(_rx_pkt_tlv) \
  640. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_31_0
  641. #define HAL_RX_TLV_MPDU_AD4_47_32_GET(_rx_pkt_tlv) \
  642. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_47_32
  643. #define HAL_RX_TLV_MPDU_GET_SEQUENCE_CONTROL_VALID(_rx_pkt_tlv) \
  644. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_sequence_control_valid
  645. #define HAL_RX_TLV_MPDU_QOS_CONTROL_VALID_GET(_rx_pkt_tlv) \
  646. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_qos_control_valid
  647. #define HAL_RX_TLV_GET_FC_VALID(_rx_pkt_tlv) \
  648. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_valid
  649. #define HAL_RX_TLV_GET_TO_DS_FLAG(_rx_pkt_tlv) \
  650. HAL_RX_MPDU_START(_rx_pkt_tlv).to_ds
  651. #define HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(_rx_pkt_tlv) \
  652. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_field
  653. #define HAL_RX_TLV_FLOW_IDX_GET(_rx_pkt_tlv) \
  654. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx
  655. #define HAL_RX_TLV_REO_DEST_IND_GET(_rx_pkt_tlv) \
  656. HAL_RX_MSDU_END(_rx_pkt_tlv).reo_destination_indication
  657. #define HAL_RX_TLV_FLOW_IDX_INVALID_GET(_rx_pkt_tlv) \
  658. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx_invalid
  659. #define HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(_rx_pkt_tlv) \
  660. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx_timeout
  661. #define HAL_RX_TLV_FSE_METADATA_GET(_rx_pkt_tlv) \
  662. HAL_RX_MSDU_END(_rx_pkt_tlv).fse_metadata
  663. #define HAL_RX_TLV_CCE_METADATA_GET(_rx_pkt_tlv) \
  664. HAL_RX_MSDU_END(_rx_pkt_tlv).cce_metadata
  665. #define HAL_RX_TLV_DECRYPT_STATUS_GET(_rx_pkt_tlv) \
  666. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_status_code
  667. #define HAL_RX_TLV_GET_TCP_CHKSUM(_rx_pkt_tlv) \
  668. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_udp_chksum
  669. #define HAL_RX_TLV_GET_FLOW_AGGR_CONT(_rx_pkt_tlv) \
  670. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_aggregation_continuation
  671. #define HAL_RX_TLV_GET_FLOW_AGGR_COUNT(_rx_pkt_tlv) \
  672. HAL_RX_MSDU_END(_rx_pkt_tlv).aggregation_count
  673. #define HAL_RX_TLV_GET_FISA_TIMEOUT(_rx_pkt_tlv) \
  674. HAL_RX_MSDU_END(_rx_pkt_tlv).fisa_timeout
  675. #define HAL_RX_TLV_GET_FISA_CUMULATIVE_L4_CHECKSUM(_rx_pkt_tlv) \
  676. HAL_RX_MSDU_END(_rx_pkt_tlv).cumulative_l4_checksum
  677. #define HAL_RX_TLV_GET_FISA_CUMULATIVE_IP_LENGTH(_rx_pkt_tlv) \
  678. HAL_RX_MSDU_END(_rx_pkt_tlv).cumulative_ip_length
  679. #define HAL_RX_MPDU_INFO_QOS_CONTROL_VALID_GET(_rx_pkt_tlv) \
  680. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_qos_control_valid
  681. #define HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(_rx_pkt_tlv) \
  682. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_sw_peer_id
  683. #define HAL_RX_REO_QUEUE_DESC_ADDR_39_32_GET(_rx_pkt_tlv) \
  684. HAL_RX_MPDU_START(_rx_pkt_tlv).rx_reo_queue_desc_addr_39_32
  685. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  686. #define HAL_RX_TLV_FIRST_WAKEUP_PKT_GET(_rx_pkt_tlv) \
  687. HAL_RX_MSDU_END(_rx_pkt_tlv).reserved_1a
  688. #endif
  689. /* used by monitor mode for parsing from full TLV */
  690. #define HAL_RX_MON_GET_FC_VALID(_rx_mpdu_start) \
  691. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, MPDU_FRAME_CONTROL_VALID)
  692. #define HAL_RX_MON_GET_TO_DS_FLAG(_rx_mpdu_start) \
  693. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, TO_DS)
  694. #define HAL_RX_MON_GET_MAC_ADDR2_VALID(_rx_mpdu_start) \
  695. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, MAC_ADDR_AD2_VALID)
  696. static inline
  697. uint32_t hal_rx_tlv_decap_format_get_be(void *hw_desc_addr)
  698. {
  699. struct rx_pkt_tlvs *rx_pkt_tlvs =
  700. (struct rx_pkt_tlvs *)hw_desc_addr;
  701. return HAL_RX_TLV_DECAP_FORMAT_GET(rx_pkt_tlvs);
  702. }
  703. static inline uint32_t hal_rx_tlv_msdu_done_get_be(uint8_t *buf)
  704. {
  705. return HAL_RX_TLV_MSDU_DONE_GET(buf);
  706. }
  707. /**
  708. * hal_rx_tlv_first_mpdu_get_be() - get first_mpdu bit from rx attention
  709. * @buf: pointer to rx_pkt_tlvs
  710. *
  711. * Return: uint32_t(first_msdu)
  712. */
  713. static inline uint32_t hal_rx_tlv_first_mpdu_get_be(uint8_t *buf)
  714. {
  715. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  716. return HAL_RX_TLV_FIRST_MPDU_GET(rx_pkt_tlvs);
  717. }
  718. /**
  719. * hal_rx_msdu_cce_match_get_be() - get CCE match bit from rx attention
  720. * @buf: pointer to rx_pkt_tlvs
  721. *
  722. * Return: CCE match value
  723. */
  724. static inline bool hal_rx_msdu_cce_match_get_be(uint8_t *buf)
  725. {
  726. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  727. return HAL_RX_TLV_CCE_MATCH_GET(rx_pkt_tlvs);
  728. }
  729. #ifdef RX_MSDU_END_PEER_META_DATA_OFFSET
  730. /*
  731. * Get peer_meta_data from RX_MSDU_END
  732. */
  733. static inline uint32_t hal_rx_msdu_peer_meta_data_get_be(uint8_t *buf)
  734. {
  735. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  736. return HAL_RX_TLV_MSDU_PEER_META_DATA_GET(rx_pkt_tlvs);
  737. }
  738. #endif
  739. /**
  740. * hal_rx_mpdu_get_addr1_be() - API to check get address1 of the mpdu
  741. * @buf: pointer to the start of RX PKT TLV headera
  742. * @mac_addr: pointer to mac address
  743. *
  744. * Return: success/failure
  745. */
  746. static inline QDF_STATUS hal_rx_mpdu_get_addr1_be(uint8_t *buf,
  747. uint8_t *mac_addr)
  748. {
  749. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  750. struct __attribute__((__packed__)) hal_addr1 {
  751. uint32_t ad1_31_0;
  752. uint16_t ad1_47_32;
  753. };
  754. struct hal_addr1 *addr = (struct hal_addr1 *)mac_addr;
  755. uint32_t mac_addr_ad1_valid;
  756. mac_addr_ad1_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD1_VALID_GET(
  757. rx_pkt_tlvs);
  758. if (mac_addr_ad1_valid) {
  759. addr->ad1_31_0 = HAL_RX_TLV_MPDU_AD1_31_0_GET(rx_pkt_tlvs);
  760. addr->ad1_47_32 = HAL_RX_TLV_MPDU_AD1_47_32_GET(rx_pkt_tlvs);
  761. return QDF_STATUS_SUCCESS;
  762. }
  763. return QDF_STATUS_E_FAILURE;
  764. }
  765. #ifndef CONFIG_WORD_BASED_TLV
  766. /**
  767. * hal_rx_mpdu_info_ampdu_flag_get_be() - get ampdu flag bit
  768. * from rx mpdu info
  769. * @buf: pointer to rx_pkt_tlvs
  770. *
  771. * Return: ampdu flag
  772. */
  773. static inline bool hal_rx_mpdu_info_ampdu_flag_get_be(uint8_t *buf)
  774. {
  775. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  776. return !!HAL_RX_TLV_AMPDU_FLAG_GET(rx_pkt_tlvs);
  777. }
  778. /**
  779. * hal_rx_get_qdesc_addr_be() - API to get qdesc address of reo
  780. * entrance ring desc
  781. *
  782. * @dst_ring_desc: reo dest ring descriptor (used for Lithium DP)
  783. * @buf: pointer to the start of RX PKT TLV headers
  784. * Return: qdesc address in reo destination ring buffer
  785. */
  786. static inline uint64_t hal_rx_get_qdesc_addr_be(uint8_t *dst_ring_desc,
  787. uint8_t *buf)
  788. {
  789. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  790. return (uint64_t)HAL_RX_REO_QUEUE_DESC_ADDR_31_0_GET(rx_pkt_tlvs);
  791. }
  792. /**
  793. * hal_rx_print_pn_be() - Prints the PN of rx packet.
  794. * @buf: rx_tlv_hdr of the received packet
  795. *
  796. * Return: void
  797. */
  798. static inline void hal_rx_print_pn_be(uint8_t *buf)
  799. {
  800. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  801. uint32_t pn_31_0 = HAL_RX_TLV_MPDU_PN_31_0_GET(rx_pkt_tlvs);
  802. uint32_t pn_63_32 = HAL_RX_TLV_MPDU_PN_63_32_GET(rx_pkt_tlvs);
  803. uint32_t pn_95_64 = HAL_RX_TLV_MPDU_PN_95_64_GET(rx_pkt_tlvs);
  804. uint32_t pn_127_96 = HAL_RX_TLV_MPDU_PN_127_96_GET(rx_pkt_tlvs);
  805. hal_debug("PN number pn_127_96 0x%x pn_95_64 0x%x pn_63_32 0x%x pn_31_0 0x%x",
  806. pn_127_96, pn_95_64, pn_63_32, pn_31_0);
  807. }
  808. static inline void hal_rx_tlv_get_pn_num_be(uint8_t *buf, uint64_t *pn_num)
  809. {
  810. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  811. pn_num[0] = HAL_RX_TLV_MPDU_PN_31_0_GET(pkt_tlvs);
  812. pn_num[0] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_63_32_GET(pkt_tlvs) << 32);
  813. pn_num[1] = HAL_RX_TLV_MPDU_PN_95_64_GET(pkt_tlvs);
  814. pn_num[1] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_127_96_GET(pkt_tlvs) << 32);
  815. }
  816. /**
  817. * hal_rx_mpdu_get_addr4_be() - API to get address4 of the mpdu
  818. * in the packet
  819. * @buf: pointer to the start of RX PKT TLV header
  820. * @mac_addr: pointer to mac address
  821. *
  822. * Return: success/failure
  823. */
  824. static inline QDF_STATUS hal_rx_mpdu_get_addr4_be(uint8_t *buf,
  825. uint8_t *mac_addr)
  826. {
  827. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  828. struct __attribute__((__packed__)) hal_addr4 {
  829. uint32_t ad4_31_0;
  830. uint16_t ad4_47_32;
  831. };
  832. struct hal_addr4 *addr = (struct hal_addr4 *)mac_addr;
  833. uint32_t mac_addr_ad4_valid;
  834. mac_addr_ad4_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(pkt_tlvs);
  835. if (mac_addr_ad4_valid) {
  836. addr->ad4_31_0 = HAL_RX_TLV_MPDU_AD4_31_0_GET(pkt_tlvs);
  837. addr->ad4_47_32 = HAL_RX_TLV_MPDU_AD4_47_32_GET(pkt_tlvs);
  838. return QDF_STATUS_SUCCESS;
  839. }
  840. return QDF_STATUS_E_FAILURE;
  841. }
  842. /**
  843. * hal_rx_priv_info_set_in_tlv_be() - Save the private info to
  844. * the reserved bytes of rx_tlv_hdr
  845. * @buf: start of rx_tlv_hdr
  846. * @priv_data: hal_wbm_err_desc_info structure
  847. * @len: length of the private data
  848. * Return: void
  849. */
  850. static inline void hal_rx_priv_info_set_in_tlv_be(uint8_t *buf,
  851. uint8_t *priv_data,
  852. uint32_t len)
  853. {
  854. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  855. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  856. RX_BE_PADDING0_BYTES : len;
  857. qdf_mem_copy(pkt_tlvs->rx_padding0, priv_data, copy_len);
  858. }
  859. /**
  860. * hal_rx_priv_info_get_from_tlv_be() - retrieve the private data from
  861. * the reserved bytes of rx_tlv_hdr.
  862. * @buf: start of rx_tlv_hdr
  863. * @priv_data: Handle to get the private data, output parameter.
  864. * @len: length of the private data
  865. * Return: void
  866. */
  867. static inline void hal_rx_priv_info_get_from_tlv_be(uint8_t *buf,
  868. uint8_t *priv_data,
  869. uint32_t len)
  870. {
  871. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  872. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  873. RX_BE_PADDING0_BYTES : len;
  874. qdf_mem_copy(priv_data, pkt_tlvs->rx_padding0, copy_len);
  875. }
  876. /**
  877. * hal_rx_tlv_l3_type_get_be() - API to get the l3 type from
  878. * rx_msdu_start TLV
  879. * @buf: pointer to the start of RX PKT TLV headers
  880. *
  881. * Return: uint32_t(l3 type)
  882. */
  883. static inline uint32_t hal_rx_tlv_l3_type_get_be(uint8_t *buf)
  884. {
  885. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  886. return HAL_RX_TLV_L3_TYPE_GET(rx_pkt_tlvs);
  887. }
  888. /**
  889. * hal_rx_hw_desc_get_ppduid_get_be() - retrieve ppdu id
  890. * @rx_tlv_hdr: start address of rx_pkt_tlvs
  891. * @rxdma_dst_ring_desc: Rx HW descriptor
  892. *
  893. * Return: ppdu id
  894. */
  895. static inline uint32_t
  896. hal_rx_hw_desc_get_ppduid_get_be(void *rx_tlv_hdr, void *rxdma_dst_ring_desc)
  897. {
  898. struct rx_pkt_tlvs *rx_pkt_tlvs =
  899. (struct rx_pkt_tlvs *)rx_tlv_hdr;
  900. return HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  901. }
  902. /**
  903. * hal_rx_tlv_phy_ppdu_id_get_be() - get phy_ppdu_id value
  904. * from rx attention
  905. * @buf: pointer to rx_pkt_tlvs
  906. *
  907. * Return: phy_ppdu_id
  908. */
  909. static inline uint16_t hal_rx_tlv_phy_ppdu_id_get_be(uint8_t *buf)
  910. {
  911. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  912. return HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  913. }
  914. /**
  915. * hal_rx_attn_phy_ppdu_id_get_be() - get phy_ppdu_id value
  916. * from rx attention
  917. * @buf: pointer to rx_pkt_tlvs
  918. *
  919. * Return: phy_ppdu_id
  920. */
  921. static inline uint16_t hal_rx_attn_phy_ppdu_id_get_be(uint8_t *buf)
  922. {
  923. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  924. uint16_t phy_ppdu_id;
  925. phy_ppdu_id = HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  926. return phy_ppdu_id;
  927. }
  928. static inline uint32_t
  929. hal_rx_get_ppdu_id_be(uint8_t *buf)
  930. {
  931. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  932. return HAL_RX_GET_PPDU_ID(rx_pkt_tlvs);
  933. }
  934. /**
  935. * hal_rx_mpdu_peer_meta_data_set_be() - set peer meta data in RX mpdu start tlv
  936. * @buf: rx_tlv_hdr of the received packet
  937. * @peer_mdata: peer meta data to be set.
  938. *
  939. * Return: void
  940. */
  941. static inline void
  942. hal_rx_mpdu_peer_meta_data_set_be(uint8_t *buf, uint32_t peer_mdata)
  943. {
  944. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  945. HAL_RX_TLV_PEER_META_DATA_GET(rx_pkt_tlvs) = peer_mdata;
  946. }
  947. /*
  948. * Get peer_meta_data from RX_MPDU_INFO within RX_MPDU_START
  949. */
  950. static inline uint32_t hal_rx_mpdu_peer_meta_data_get_be(uint8_t *buf)
  951. {
  952. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  953. return HAL_RX_TLV_PEER_META_DATA_GET(rx_pkt_tlvs);
  954. }
  955. static inline uint8_t hal_rx_get_filter_category_be(uint8_t *buf)
  956. {
  957. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  958. return HAL_RX_GET_FILTER_CATEGORY(rx_pkt_tlvs);
  959. }
  960. /**
  961. * hal_rx_is_unicast_be() - check packet is unicast frame or not.
  962. * @buf: pointer to rx pkt TLV.
  963. *
  964. * Return: true on unicast.
  965. */
  966. static inline bool hal_rx_is_unicast_be(uint8_t *buf)
  967. {
  968. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  969. uint32_t grp_id;
  970. grp_id = HAL_RX_TLV_SW_FRAME_GROUP_ID_GET(rx_pkt_tlvs);
  971. return (HAL_MPDU_SW_FRAME_GROUP_UNICAST_DATA == grp_id) ? true : false;
  972. }
  973. #else
  974. #define IS_ADDR_MULTICAST(_a) (*(_a) & 0x01)
  975. static inline bool hal_rx_is_unicast_be(uint8_t *buf)
  976. {
  977. uint8_t mac[QDF_MAC_ADDR_SIZE] = {0};
  978. hal_rx_mpdu_get_addr1_be(buf, &mac[0]);
  979. return !IS_ADDR_MULTICAST(mac);
  980. }
  981. /**
  982. * hal_rx_priv_info_set_in_tlv_be() - Save the private info to
  983. * the reserved bytes of rx_tlv_hdr
  984. * @buf: start of rx_tlv_hdr
  985. * @priv_data: hal_wbm_err_desc_info structure
  986. * @len: length of the private data
  987. *
  988. * Return: void
  989. */
  990. static inline void hal_rx_priv_info_set_in_tlv_be(uint8_t *buf,
  991. uint8_t *priv_data,
  992. uint32_t len)
  993. {
  994. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  995. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  996. RX_BE_PADDING0_BYTES : len;
  997. qdf_mem_copy(&(HAL_RX_MSDU_END(pkt_tlvs).ppdu_start_timestamp_63_32),
  998. priv_data, copy_len);
  999. }
  1000. /**
  1001. * hal_rx_priv_info_get_from_tlv_be() - retrieve the private data from
  1002. * the reserved bytes of rx_tlv_hdr.
  1003. * @buf: start of rx_tlv_hdr
  1004. * @priv_data: Handle to get the private data, output parameter.
  1005. * @len: length of the private data
  1006. *
  1007. * Return: void
  1008. */
  1009. static inline void hal_rx_priv_info_get_from_tlv_be(uint8_t *buf,
  1010. uint8_t *priv_data,
  1011. uint32_t len)
  1012. {
  1013. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1014. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  1015. RX_BE_PADDING0_BYTES : len;
  1016. qdf_mem_copy(priv_data,
  1017. &(HAL_RX_MSDU_END(pkt_tlvs).ppdu_start_timestamp_63_32),
  1018. copy_len);
  1019. }
  1020. /**
  1021. * hal_rx_print_pn_be() - Prints the PN of rx packet.
  1022. * @buf: rx_tlv_hdr of the received packet
  1023. *
  1024. * Return: void
  1025. */
  1026. static inline void hal_rx_print_pn_be(uint8_t *buf)
  1027. {
  1028. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1029. uint32_t pn_31_0 = HAL_RX_TLV_MPDU_PN_31_0_GET(rx_pkt_tlvs);
  1030. uint32_t pn_63_32 = HAL_RX_TLV_MPDU_PN_63_32_GET(rx_pkt_tlvs);
  1031. uint32_t pn_95_64 = HAL_RX_TLV_MPDU_PN_95_64_GET(rx_pkt_tlvs);
  1032. hal_debug("PN number pn_95_64 0x%x pn_63_32 0x%x pn_31_0 0x%x",
  1033. pn_95_64, pn_63_32, pn_31_0);
  1034. }
  1035. static inline void hal_rx_tlv_get_pn_num_be(uint8_t *buf, uint64_t *pn_num)
  1036. {
  1037. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1038. pn_num[0] = HAL_RX_TLV_MPDU_PN_31_0_GET(pkt_tlvs);
  1039. pn_num[0] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_63_32_GET(pkt_tlvs) << 32);
  1040. pn_num[1] = HAL_RX_TLV_MPDU_PN_95_64_GET(pkt_tlvs);
  1041. }
  1042. #ifdef NO_RX_PKT_HDR_TLV
  1043. static inline uint32_t
  1044. hal_rx_get_ppdu_id_be(uint8_t *buf)
  1045. {
  1046. /* If CONFIG_WORD_BASED_TLV and NO_RX_PKT_HDR_TLV are enabled
  1047. * phy_ppdu_id is not available
  1048. */
  1049. hal_alert_rl("PPDU_ID is not subscribed check build flags");
  1050. return 0;
  1051. }
  1052. #else
  1053. static inline uint32_t
  1054. hal_rx_get_ppdu_id_be(uint8_t *buf)
  1055. {
  1056. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1057. return HAL_RX_PKT_HDR_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  1058. }
  1059. #endif
  1060. #endif
  1061. /**
  1062. * hal_rx_tlv_msdu_len_get_be() - API to get the MSDU length from
  1063. * rx_msdu_start TLV
  1064. * @buf: pointer to the start of RX PKT TLV headers
  1065. *
  1066. * Return: msdu length
  1067. */
  1068. static inline uint32_t hal_rx_tlv_msdu_len_get_be(uint8_t *buf)
  1069. {
  1070. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1071. return HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs);
  1072. }
  1073. /**
  1074. * hal_rx_tlv_msdu_len_set_be() - API to set the MSDU length from
  1075. * rx_msdu_start TLV
  1076. * @buf: pointer to the start of RX PKT TLV headers
  1077. * @len: msdu length
  1078. *
  1079. * Return: none
  1080. */
  1081. static inline void hal_rx_tlv_msdu_len_set_be(uint8_t *buf, uint32_t len)
  1082. {
  1083. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1084. HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs) = len;
  1085. }
  1086. /**
  1087. * hal_rx_tlv_bw_get_be() - API to get the Bandwidth Interval from
  1088. * rx_msdu_start
  1089. * @buf: pointer to the start of RX PKT TLV header
  1090. *
  1091. * Return: uint32_t(bw)
  1092. */
  1093. static inline uint32_t hal_rx_tlv_bw_get_be(uint8_t *buf)
  1094. {
  1095. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1096. return HAL_RX_TLV_BW_GET(rx_pkt_tlvs);
  1097. }
  1098. /**
  1099. * hal_rx_tlv_toeplitz_get_be() - API to get the toeplitz hash from
  1100. * rx_msdu_start TLV
  1101. * @buf: pointer to the start of RX PKT TLV headers
  1102. *
  1103. * Return: toeplitz hash
  1104. */
  1105. static inline uint32_t hal_rx_tlv_toeplitz_get_be(uint8_t *buf)
  1106. {
  1107. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1108. return HAL_RX_TLV_FLOWID_TOEPLITZ_GET(rx_pkt_tlvs);
  1109. }
  1110. /**
  1111. * hal_rx_tlv_sgi_get_be() - API to get the Short Guard Interval from
  1112. * rx_msdu_start TLV
  1113. * @buf: pointer to the start of RX PKT TLV headers
  1114. *
  1115. * Return: uint32_t(sgi)
  1116. */
  1117. static inline uint32_t hal_rx_tlv_sgi_get_be(uint8_t *buf)
  1118. {
  1119. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1120. return HAL_RX_TLV_SGI_GET(rx_pkt_tlvs);
  1121. }
  1122. /**
  1123. * hal_rx_tlv_rate_mcs_get_be() - API to get the MCS rate from
  1124. * rx_msdu_start TLV
  1125. * @buf: pointer to the start of RX PKT TLV headers
  1126. *
  1127. * Return: uint32_t(rate_mcs)
  1128. */
  1129. static inline uint32_t hal_rx_tlv_rate_mcs_get_be(uint8_t *buf)
  1130. {
  1131. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1132. uint32_t rate_mcs;
  1133. rate_mcs = HAL_RX_TLV_RATE_MCS_GET(rx_pkt_tlvs);
  1134. return rate_mcs;
  1135. }
  1136. /**
  1137. * hal_rx_msdu_get_keyid_be() - API to get the key id of the decrypted packet
  1138. * from rx_msdu_end
  1139. * @buf: pointer to the start of RX PKT TLV header
  1140. *
  1141. * Return: uint32_t(key id)
  1142. */
  1143. static inline uint8_t hal_rx_msdu_get_keyid_be(uint8_t *buf)
  1144. {
  1145. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1146. uint32_t keyid_octet;
  1147. keyid_octet = HAL_RX_TLV_KEYID_OCTET_GET(rx_pkt_tlvs);
  1148. return keyid_octet & 0x3;
  1149. }
  1150. /**
  1151. * hal_rx_tlv_get_rssi_be() - API to get the rssi of received pkt from
  1152. * rx_msdu_start
  1153. * @buf: pointer to the start of RX PKT TLV header
  1154. *
  1155. * Return: uint32_t(rssi)
  1156. */
  1157. static inline uint32_t hal_rx_tlv_get_rssi_be(uint8_t *buf)
  1158. {
  1159. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1160. uint32_t rssi;
  1161. rssi = HAL_RX_TLV_RSSI_GET(rx_pkt_tlvs);
  1162. return rssi;
  1163. }
  1164. /**
  1165. * hal_rx_tlv_get_freq_be() - API to get the frequency of operating
  1166. * channel from rx_msdu_start
  1167. * @buf: pointer to the start of RX PKT TLV header
  1168. *
  1169. * Return: uint32_t(frequency)
  1170. */
  1171. static inline uint32_t hal_rx_tlv_get_freq_be(uint8_t *buf)
  1172. {
  1173. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1174. uint32_t freq;
  1175. freq = HAL_RX_TLV_FREQ_GET(rx_pkt_tlvs);
  1176. return freq;
  1177. }
  1178. /**
  1179. * hal_rx_tlv_get_pkt_type_be() - API to get the pkt type from
  1180. * rx_msdu_start
  1181. * @buf: pointer to the start of RX PKT TLV header
  1182. *
  1183. * Return: uint32_t(pkt type)
  1184. */
  1185. static inline uint32_t hal_rx_tlv_get_pkt_type_be(uint8_t *buf)
  1186. {
  1187. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1188. uint32_t pkt_type;
  1189. pkt_type = HAL_RX_TLV_PKT_TYPE_GET(rx_pkt_tlvs);
  1190. return pkt_type;
  1191. }
  1192. /*******************************************************************************
  1193. * RX ERROR APIS
  1194. ******************************************************************************/
  1195. /**
  1196. * hal_rx_tlv_decrypt_err_get_be() - API to get the Decrypt ERR from
  1197. * rx_mpdu_end TLV
  1198. * @buf: pointer to the start of RX PKT TLV headers
  1199. *
  1200. * Return: uint32_t(decrypt_err)
  1201. */
  1202. static inline uint32_t hal_rx_tlv_decrypt_err_get_be(uint8_t *buf)
  1203. {
  1204. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1205. uint32_t decrypt_err;
  1206. decrypt_err = HAL_RX_TLV_DECRYPT_ERR_GET(rx_pkt_tlvs);
  1207. return decrypt_err;
  1208. }
  1209. /**
  1210. * hal_rx_tlv_mic_err_get_be() - API to get the MIC ERR from rx_tlv TLV
  1211. * @buf: pointer to the start of RX PKT TLV headers
  1212. *
  1213. * Return: uint32_t(mic_err)
  1214. */
  1215. static inline uint32_t hal_rx_tlv_mic_err_get_be(uint8_t *buf)
  1216. {
  1217. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1218. uint32_t mic_err;
  1219. mic_err = HAL_RX_TLV_MIC_ERR_GET(rx_pkt_tlvs);
  1220. return mic_err;
  1221. }
  1222. /**
  1223. * hal_get_reo_ent_desc_qdesc_addr_be() - API to get qdesc address of
  1224. * reo entrance ring desc
  1225. * @desc: reo entrance ring descriptor
  1226. *
  1227. * Return: qdesc address
  1228. */
  1229. static inline uint8_t *hal_get_reo_ent_desc_qdesc_addr_be(uint8_t *desc)
  1230. {
  1231. return desc + REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_31_0_OFFSET;
  1232. }
  1233. /**
  1234. * hal_set_reo_ent_desc_reo_dest_ind_be() - API to set reo destination
  1235. * indication of reo entrance ring desc
  1236. * @desc: reo ent ring descriptor
  1237. * @dst_ind: reo destination indication value
  1238. *
  1239. * Return: None
  1240. */
  1241. static inline void
  1242. hal_set_reo_ent_desc_reo_dest_ind_be(uint8_t *desc, uint32_t dst_ind)
  1243. {
  1244. HAL_RX_FLD_SET(desc, REO_ENTRANCE_RING,
  1245. REO_DESTINATION_INDICATION, dst_ind);
  1246. }
  1247. /**
  1248. * hal_rx_mpdu_sequence_number_get_be() - Get mpdu sequence number
  1249. * @buf: pointer to packet buffer
  1250. *
  1251. * Return: mpdu sequence
  1252. */
  1253. static inline int hal_rx_mpdu_sequence_number_get_be(uint8_t *buf)
  1254. {
  1255. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1256. return HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs);
  1257. }
  1258. /**
  1259. * hal_rx_msdu_packet_metadata_get_generic_be() - API to get the msdu
  1260. * information from
  1261. * rx_msdu_end TLV
  1262. * @buf: pointer to the start of RX PKT TLV headers
  1263. * @pkt_msdu_metadata: pointer to the msdu info structure
  1264. */
  1265. static inline void
  1266. hal_rx_msdu_packet_metadata_get_generic_be(uint8_t *buf,
  1267. void *pkt_msdu_metadata)
  1268. {
  1269. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1270. struct hal_rx_msdu_metadata *msdu_metadata =
  1271. (struct hal_rx_msdu_metadata *)pkt_msdu_metadata;
  1272. msdu_metadata->l3_hdr_pad =
  1273. HAL_RX_TLV_L3_HEADER_PADDING_GET(rx_pkt_tlvs);
  1274. msdu_metadata->sa_idx = HAL_RX_TLV_SA_IDX_GET(rx_pkt_tlvs);
  1275. msdu_metadata->da_idx = HAL_RX_TLV_DA_IDX_GET(rx_pkt_tlvs);
  1276. msdu_metadata->sa_sw_peer_id =
  1277. HAL_RX_TLV_SA_SW_PEER_ID_GET(rx_pkt_tlvs);
  1278. }
  1279. /**
  1280. * hal_rx_tlv_nss_get_be() - API to get the NSS Interval from
  1281. * rx_msdu_start
  1282. * @buf: pointer to the start of RX PKT TLV header
  1283. *
  1284. * Return: uint32_t(nss)
  1285. */
  1286. static inline uint32_t hal_rx_tlv_nss_get_be(uint8_t *buf)
  1287. {
  1288. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1289. uint8_t mimo_ss_bitmap;
  1290. mimo_ss_bitmap = HAL_RX_TLV_MIMO_SS_BITMAP(rx_pkt_tlvs);
  1291. return qdf_get_hweight8(mimo_ss_bitmap);
  1292. }
  1293. #ifdef GET_MSDU_AGGREGATION
  1294. #define HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs)\
  1295. {\
  1296. bool first_msdu, last_msdu; \
  1297. first_msdu = HAL_RX_TLV_FIRST_MSDU_GET(rx_desc);\
  1298. last_msdu = HAL_RX_TLV_LAST_MSDU_GET(rx_desc);\
  1299. if (first_msdu && last_msdu)\
  1300. rs->rs_flags &= (~IEEE80211_AMSDU_FLAG);\
  1301. else\
  1302. rs->rs_flags |= (IEEE80211_AMSDU_FLAG); \
  1303. } \
  1304. #define HAL_RX_SET_MSDU_AGGREGATION((rs_mpdu), (rs_ppdu))\
  1305. {\
  1306. if (rs_mpdu->rs_flags & IEEE80211_AMSDU_FLAG)\
  1307. rs_ppdu->rs_flags |= IEEE80211_AMSDU_FLAG;\
  1308. } \
  1309. #else
  1310. #define HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs)
  1311. #define HAL_RX_SET_MSDU_AGGREGATION(rs_mpdu, rs_ppdu)
  1312. #endif
  1313. /**
  1314. * hal_rx_mon_hw_desc_get_mpdu_status_be() - Retrieve MPDU status
  1315. * @hw_desc_addr: Start address of Rx HW TLVs
  1316. * @rs: Status for monitor mode
  1317. *
  1318. * Return: void
  1319. */
  1320. static inline void
  1321. hal_rx_mon_hw_desc_get_mpdu_status_be(void *hw_desc_addr,
  1322. struct mon_rx_status *rs)
  1323. {
  1324. uint32_t reg_value;
  1325. struct rx_pkt_tlvs *rx_desc =
  1326. (struct rx_pkt_tlvs *)hw_desc_addr;
  1327. const uint32_t sgi_hw_to_cdp[] = {
  1328. CDP_SGI_0_8_US,
  1329. CDP_SGI_0_4_US,
  1330. CDP_SGI_1_6_US,
  1331. CDP_SGI_3_2_US,
  1332. };
  1333. HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs);
  1334. rs->ant_signal_db = HAL_RX_TLV_ANT_SIGNAL_DB_GET(rx_desc);
  1335. rs->is_stbc = HAL_RX_TLV_STBC_GET(rx_desc);
  1336. reg_value = HAL_RX_TLV_SGI_GET(rx_desc);
  1337. rs->sgi = sgi_hw_to_cdp[reg_value];
  1338. reg_value = HAL_RX_TLV_RECEPTION_TYPE_GET(rx_desc);
  1339. rs->beamformed = (reg_value == HAL_RX_RECEPTION_TYPE_MU_MIMO) ? 1 : 0;
  1340. /* TODO: rs->beamformed should be set for SU beamforming also */
  1341. }
  1342. static inline uint32_t hal_rx_tlv_tid_get_be(uint8_t *buf)
  1343. {
  1344. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1345. uint32_t tid;
  1346. tid = HAL_RX_TLV_TID_GET(rx_pkt_tlvs);
  1347. return tid;
  1348. }
  1349. /**
  1350. * hal_rx_tlv_reception_type_get_be() - API to get the reception type
  1351. * Interval from rx_msdu_start
  1352. * @buf: pointer to the start of RX PKT TLV header
  1353. *
  1354. * Return: uint32_t(reception_type)
  1355. */
  1356. static inline
  1357. uint32_t hal_rx_tlv_reception_type_get_be(uint8_t *buf)
  1358. {
  1359. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1360. uint32_t reception_type;
  1361. reception_type = HAL_RX_TLV_RECEPTION_TYPE_GET(rx_pkt_tlvs);
  1362. return reception_type;
  1363. }
  1364. /**
  1365. * hal_rx_msdu_end_da_idx_get_be() - API to get da_idx from
  1366. * rx_msdu_end TLV
  1367. * @buf: pointer to the start of RX PKT TLV headers
  1368. *
  1369. * Return: da index
  1370. */
  1371. static inline uint16_t hal_rx_msdu_end_da_idx_get_be(uint8_t *buf)
  1372. {
  1373. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1374. uint16_t da_idx;
  1375. da_idx = HAL_RX_TLV_DA_IDX_GET(rx_pkt_tlvs);
  1376. return da_idx;
  1377. }
  1378. /**
  1379. * hal_rx_get_rx_fragment_number_be() - Function to retrieve rx fragment number
  1380. * @buf: Network buffer
  1381. *
  1382. * Return: rx fragment number
  1383. */
  1384. static inline
  1385. uint8_t hal_rx_get_rx_fragment_number_be(uint8_t *buf)
  1386. {
  1387. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1388. /* Return first 4 bits as fragment number */
  1389. return (HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs) &
  1390. DOT11_SEQ_FRAG_MASK);
  1391. }
  1392. /**
  1393. * hal_rx_tlv_da_is_mcbc_get_be() - API to check if pkt is MCBC from
  1394. * rx_msdu_end TLV
  1395. * @buf: pointer to the start of RX PKT TLV headers
  1396. *
  1397. * Return: da_is_mcbc
  1398. */
  1399. static inline uint8_t
  1400. hal_rx_tlv_da_is_mcbc_get_be(uint8_t *buf)
  1401. {
  1402. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1403. return HAL_RX_TLV_DA_IS_MCBC_GET(rx_pkt_tlvs);
  1404. }
  1405. /**
  1406. * hal_rx_tlv_is_tkip_mic_err_get_be() - API to get tkip Mic error
  1407. * from rx_msdu_end TLV
  1408. * @buf: pointer to the start of RX PKT TLV headers
  1409. *
  1410. * Return: tkip_mic_err
  1411. */
  1412. static inline uint8_t
  1413. hal_rx_tlv_is_tkip_mic_err_get_be(uint8_t *buf)
  1414. {
  1415. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1416. return HAL_RX_TLV_IS_TKIP_MIC_ERR_GET(rx_pkt_tlvs);
  1417. }
  1418. /**
  1419. * hal_rx_tlv_sa_is_valid_get_be() - API to get the sa_is_valid bit from
  1420. * rx_msdu_end TLV
  1421. * @buf: pointer to the start of RX PKT TLV headers
  1422. *
  1423. * Return: sa_is_valid bit
  1424. */
  1425. static inline uint8_t
  1426. hal_rx_tlv_sa_is_valid_get_be(uint8_t *buf)
  1427. {
  1428. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1429. uint8_t sa_is_valid;
  1430. sa_is_valid = HAL_RX_TLV_SA_IS_VALID_GET(rx_pkt_tlvs);
  1431. return sa_is_valid;
  1432. }
  1433. /**
  1434. * hal_rx_tlv_sa_idx_get_be() - API to get the sa_idx from rx_msdu_end TLV
  1435. * @buf: pointer to the start of RX PKT TLV headers
  1436. *
  1437. * Return: sa_idx (SA AST index)
  1438. */
  1439. static inline
  1440. uint16_t hal_rx_tlv_sa_idx_get_be(uint8_t *buf)
  1441. {
  1442. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1443. uint16_t sa_idx;
  1444. sa_idx = HAL_RX_TLV_SA_IDX_GET(rx_pkt_tlvs);
  1445. return sa_idx;
  1446. }
  1447. /**
  1448. * hal_rx_desc_is_first_msdu_be() - Check if first msdu
  1449. * @hw_desc_addr: hardware descriptor address
  1450. *
  1451. * Return: 0 - success/ non-zero failure
  1452. */
  1453. static inline uint32_t hal_rx_desc_is_first_msdu_be(void *hw_desc_addr)
  1454. {
  1455. struct rx_pkt_tlvs *rx_pkt_tlvs =
  1456. (struct rx_pkt_tlvs *)hw_desc_addr;
  1457. return HAL_RX_TLV_FIRST_MSDU_GET(rx_pkt_tlvs);
  1458. }
  1459. /**
  1460. * hal_rx_tlv_l3_hdr_padding_get_be() - API to get the l3_header padding
  1461. * from rx_msdu_end TLV
  1462. * @buf: pointer to the start of RX PKT TLV headers
  1463. *
  1464. * Return: number of l3 header padding bytes
  1465. */
  1466. static inline uint32_t hal_rx_tlv_l3_hdr_padding_get_be(uint8_t *buf)
  1467. {
  1468. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1469. uint32_t l3_header_padding;
  1470. l3_header_padding = HAL_RX_TLV_L3_HEADER_PADDING_GET(rx_pkt_tlvs);
  1471. return l3_header_padding;
  1472. }
  1473. /**
  1474. * hal_rx_encryption_info_valid_be() - Returns encryption type.
  1475. * @buf: rx_tlv_hdr of the received packet
  1476. *
  1477. * Return: encryption type
  1478. */
  1479. static inline uint32_t hal_rx_encryption_info_valid_be(uint8_t *buf)
  1480. {
  1481. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1482. uint32_t encryption_info =
  1483. HAL_RX_TLV_MPDU_ENCRYPTION_INFO_VALID(rx_pkt_tlvs);
  1484. return encryption_info;
  1485. }
  1486. /**
  1487. * hal_rx_tlv_first_msdu_get_be() - API to get first msdu status from
  1488. * rx_msdu_end TLV
  1489. * @buf: pointer to the start of RX PKT TLV headers
  1490. *
  1491. * Return: first_msdu
  1492. */
  1493. static inline uint8_t hal_rx_tlv_first_msdu_get_be(uint8_t *buf)
  1494. {
  1495. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1496. uint8_t first_msdu;
  1497. first_msdu = HAL_RX_TLV_FIRST_MSDU_GET(rx_pkt_tlvs);
  1498. return first_msdu;
  1499. }
  1500. /**
  1501. * hal_rx_tlv_da_is_valid_get_be() - API to check if da is valid from
  1502. * rx_msdu_end TLV
  1503. * @buf: pointer to the start of RX PKT TLV headers
  1504. *
  1505. * Return: da_is_valid
  1506. */
  1507. static inline uint8_t hal_rx_tlv_da_is_valid_get_be(uint8_t *buf)
  1508. {
  1509. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1510. uint8_t da_is_valid;
  1511. da_is_valid = HAL_RX_TLV_DA_IS_VALID_GET(rx_pkt_tlvs);
  1512. return da_is_valid;
  1513. }
  1514. /**
  1515. * hal_rx_tlv_last_msdu_get_be() - API to get last msdu status from
  1516. * rx_msdu_end TLV
  1517. * @buf: pointer to the start of RX PKT TLV headers
  1518. *
  1519. * Return: last_msdu
  1520. */
  1521. static inline uint8_t hal_rx_tlv_last_msdu_get_be(uint8_t *buf)
  1522. {
  1523. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1524. uint8_t last_msdu;
  1525. last_msdu = HAL_RX_TLV_LAST_MSDU_GET(rx_pkt_tlvs);
  1526. return last_msdu;
  1527. }
  1528. /**
  1529. * hal_rx_get_mpdu_mac_ad4_valid_be() - Retrieves if mpdu 4th addr is valid
  1530. * @buf: Network buffer
  1531. *
  1532. * Return: value of mpdu 4th address valid field
  1533. */
  1534. static inline bool hal_rx_get_mpdu_mac_ad4_valid_be(uint8_t *buf)
  1535. {
  1536. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1537. bool ad4_valid = 0;
  1538. ad4_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(rx_pkt_tlvs);
  1539. return ad4_valid;
  1540. }
  1541. /**
  1542. * hal_rx_mpdu_start_sw_peer_id_get_be() - Retrieve sw peer_id
  1543. * @buf: network buffer
  1544. *
  1545. * Return: sw peer_id
  1546. */
  1547. static inline uint32_t hal_rx_mpdu_start_sw_peer_id_get_be(uint8_t *buf)
  1548. {
  1549. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1550. return HAL_RX_TLV_SW_PEER_ID_GET(rx_pkt_tlvs);
  1551. }
  1552. /**
  1553. * hal_rx_mpdu_get_to_ds_be() - API to get the tods info
  1554. * from rx_mpdu_start
  1555. *
  1556. * @buf: pointer to the start of RX PKT TLV header
  1557. * Return: uint32_t(to_ds)
  1558. */
  1559. static inline uint32_t hal_rx_mpdu_get_to_ds_be(uint8_t *buf)
  1560. {
  1561. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1562. return HAL_RX_TLV_MPDU_GET_TODS(rx_pkt_tlvs);
  1563. }
  1564. /**
  1565. * hal_rx_mpdu_get_fr_ds_be() - API to get the from ds info
  1566. * from rx_mpdu_start
  1567. * @buf: pointer to the start of RX PKT TLV header
  1568. *
  1569. * Return: uint32_t(fr_ds)
  1570. */
  1571. static inline uint32_t hal_rx_mpdu_get_fr_ds_be(uint8_t *buf)
  1572. {
  1573. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1574. return HAL_RX_TLV_MPDU_GET_FROMDS(rx_pkt_tlvs);
  1575. }
  1576. /**
  1577. * hal_rx_get_mpdu_frame_control_valid_be() - Retrieves mpdu frame
  1578. * control valid
  1579. * @buf: Network buffer
  1580. *
  1581. * Return: value of frame control valid field
  1582. */
  1583. static inline uint8_t hal_rx_get_mpdu_frame_control_valid_be(uint8_t *buf)
  1584. {
  1585. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1586. return HAL_RX_TLV_MPDU_GET_FRAME_CONTROL_VALID(rx_pkt_tlvs);
  1587. }
  1588. /**
  1589. * hal_rx_phy_legacy_get_rssi_be() - API to get RSSI from TLV
  1590. * WIFIPHYRX_RSSI_LEGACY_E
  1591. * @buf: pointer to the start of WIFIPHYRX_RSSI_LEGACY_E TLV
  1592. *
  1593. * Return: value of RSSI
  1594. */
  1595. static inline int8_t hal_rx_phy_legacy_get_rssi_be(uint8_t *buf)
  1596. {
  1597. return HAL_RX_GET_64(buf, PHYRX_RSSI_LEGACY, RSSI_COMB);
  1598. }
  1599. /**
  1600. * hal_rx_mpdu_get_addr2_be() - API to check get address2 of the mpdu
  1601. * in the packet
  1602. * @buf: pointer to the start of RX PKT TLV header
  1603. * @mac_addr: pointer to mac address
  1604. *
  1605. * Return: success/failure
  1606. */
  1607. static inline QDF_STATUS hal_rx_mpdu_get_addr2_be(uint8_t *buf,
  1608. uint8_t *mac_addr)
  1609. {
  1610. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1611. struct __attribute__((__packed__)) hal_addr2 {
  1612. uint16_t ad2_15_0;
  1613. uint32_t ad2_47_16;
  1614. };
  1615. struct hal_addr2 *addr = (struct hal_addr2 *)mac_addr;
  1616. uint32_t mac_addr_ad2_valid;
  1617. mac_addr_ad2_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(rx_pkt_tlvs);
  1618. if (mac_addr_ad2_valid) {
  1619. addr->ad2_15_0 = HAL_RX_TLV_MPDU_AD2_15_0_GET(rx_pkt_tlvs);
  1620. addr->ad2_47_16 = HAL_RX_TLV_MPDU_AD2_47_16_GET(rx_pkt_tlvs);
  1621. return QDF_STATUS_SUCCESS;
  1622. }
  1623. return QDF_STATUS_E_FAILURE;
  1624. }
  1625. /**
  1626. * hal_rx_mpdu_get_addr3_be() - API to get address3 of the mpdu in the
  1627. * packet
  1628. * @buf: pointer to the start of RX PKT TLV header
  1629. * @mac_addr: pointer to mac address
  1630. *
  1631. * Return: success/failure
  1632. */
  1633. static inline QDF_STATUS hal_rx_mpdu_get_addr3_be(uint8_t *buf,
  1634. uint8_t *mac_addr)
  1635. {
  1636. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1637. struct __attribute__((__packed__)) hal_addr3 {
  1638. uint32_t ad3_31_0;
  1639. uint16_t ad3_47_32;
  1640. };
  1641. struct hal_addr3 *addr = (struct hal_addr3 *)mac_addr;
  1642. uint32_t mac_addr_ad3_valid;
  1643. mac_addr_ad3_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD3_VALID_GET(rx_pkt_tlvs);
  1644. if (mac_addr_ad3_valid) {
  1645. addr->ad3_31_0 = HAL_RX_TLV_MPDU_AD3_31_0_GET(rx_pkt_tlvs);
  1646. addr->ad3_47_32 = HAL_RX_TLV_MPDU_AD3_47_32_GET(rx_pkt_tlvs);
  1647. return QDF_STATUS_SUCCESS;
  1648. }
  1649. return QDF_STATUS_E_FAILURE;
  1650. }
  1651. /**
  1652. * hal_rx_get_mpdu_sequence_control_valid_be() - Get mpdu sequence
  1653. * control valid
  1654. * @buf: Network buffer
  1655. *
  1656. * Return: value of sequence control valid field
  1657. */
  1658. static inline uint8_t hal_rx_get_mpdu_sequence_control_valid_be(uint8_t *buf)
  1659. {
  1660. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1661. return HAL_RX_TLV_MPDU_GET_SEQUENCE_CONTROL_VALID(rx_pkt_tlvs);
  1662. }
  1663. /**
  1664. * hal_rx_tid_get_be() - get tid based on qos control valid.
  1665. * @hal_soc_hdl: hal_soc handle
  1666. * @buf: pointer to rx pkt TLV.
  1667. *
  1668. * Return: tid
  1669. */
  1670. static inline uint32_t hal_rx_tid_get_be(hal_soc_handle_t hal_soc_hdl,
  1671. uint8_t *buf)
  1672. {
  1673. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1674. uint8_t qos_control_valid =
  1675. HAL_RX_TLV_MPDU_QOS_CONTROL_VALID_GET(rx_pkt_tlvs);
  1676. if (qos_control_valid)
  1677. return hal_rx_tlv_tid_get_be(buf);
  1678. return HAL_RX_NON_QOS_TID;
  1679. }
  1680. static inline
  1681. uint8_t hal_rx_get_fc_valid_be(uint8_t *buf)
  1682. {
  1683. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1684. return HAL_RX_TLV_GET_FC_VALID(rx_pkt_tlvs);
  1685. }
  1686. static inline uint8_t hal_rx_get_to_ds_flag_be(uint8_t *buf)
  1687. {
  1688. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1689. return HAL_RX_TLV_GET_TO_DS_FLAG(rx_pkt_tlvs);
  1690. }
  1691. static inline uint8_t hal_rx_get_mac_addr2_valid_be(uint8_t *buf)
  1692. {
  1693. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1694. return HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(rx_pkt_tlvs);
  1695. }
  1696. /**
  1697. * hal_rx_msdu_flow_idx_get_be() - API to get flow index from
  1698. * rx_msdu_end TLV
  1699. * @buf: pointer to the start of RX PKT TLV headers
  1700. *
  1701. * Return: flow index value from MSDU END TLV
  1702. */
  1703. static inline uint32_t hal_rx_msdu_flow_idx_get_be(uint8_t *buf)
  1704. {
  1705. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1706. return HAL_RX_TLV_FLOW_IDX_GET(pkt_tlvs);
  1707. }
  1708. /**
  1709. * hal_rx_msdu_get_reo_destination_indication_be() - API to get
  1710. * reo_destination_indication
  1711. * from rx_msdu_end
  1712. * TLV
  1713. * @buf: pointer to the start of RX PKT TLV headers
  1714. * @reo_destination_indication: pointer to return value of
  1715. * reo_destination_indication
  1716. *
  1717. * Return: none
  1718. */
  1719. static inline void
  1720. hal_rx_msdu_get_reo_destination_indication_be(uint8_t *buf,
  1721. uint32_t *reo_destination_indication)
  1722. {
  1723. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1724. *reo_destination_indication = HAL_RX_TLV_REO_DEST_IND_GET(pkt_tlvs);
  1725. }
  1726. /**
  1727. * hal_rx_msdu_flow_idx_invalid_be() - API to get flow index invalid
  1728. * from rx_msdu_end TLV
  1729. * @buf: pointer to the start of RX PKT TLV headers
  1730. *
  1731. * Return: flow index invalid value from MSDU END TLV
  1732. */
  1733. static inline bool hal_rx_msdu_flow_idx_invalid_be(uint8_t *buf)
  1734. {
  1735. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1736. return HAL_RX_TLV_FLOW_IDX_INVALID_GET(pkt_tlvs);
  1737. }
  1738. /**
  1739. * hal_rx_msdu_flow_idx_timeout_be() - API to get flow index timeout
  1740. * from rx_msdu_end TLV
  1741. * @buf: pointer to the start of RX PKT TLV headers
  1742. *
  1743. * Return: flow index timeout value from MSDU END TLV
  1744. */
  1745. static inline bool hal_rx_msdu_flow_idx_timeout_be(uint8_t *buf)
  1746. {
  1747. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1748. return HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(pkt_tlvs);
  1749. }
  1750. /**
  1751. * hal_rx_msdu_fse_metadata_get_be() - API to get FSE metadata from
  1752. * rx_msdu_end TLV
  1753. * @buf: pointer to the start of RX PKT TLV headers
  1754. *
  1755. * Return: fse metadata value from MSDU END TLV
  1756. */
  1757. static inline uint32_t hal_rx_msdu_fse_metadata_get_be(uint8_t *buf)
  1758. {
  1759. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1760. return HAL_RX_TLV_FSE_METADATA_GET(pkt_tlvs);
  1761. }
  1762. /**
  1763. * hal_rx_msdu_cce_metadata_get_be() - API to get CCE metadata from
  1764. * rx_msdu_end TLV
  1765. * @buf: pointer to the start of RX PKT TLV headers
  1766. *
  1767. * Return: cce_metadata
  1768. */
  1769. static inline uint16_t
  1770. hal_rx_msdu_cce_metadata_get_be(uint8_t *buf)
  1771. {
  1772. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1773. return HAL_RX_TLV_CCE_METADATA_GET(pkt_tlvs);
  1774. }
  1775. /**
  1776. * hal_rx_msdu_get_flow_params_be() - API to get flow index, flow
  1777. * index invalid and flow index
  1778. * timeout from rx_msdu_end TLV
  1779. * @buf: pointer to the start of RX PKT TLV headers
  1780. * @flow_invalid: pointer to return value of flow_idx_valid
  1781. * @flow_timeout: pointer to return value of flow_idx_timeout
  1782. * @flow_index: pointer to return value of flow_idx
  1783. *
  1784. * Return: none
  1785. */
  1786. static inline void
  1787. hal_rx_msdu_get_flow_params_be(uint8_t *buf,
  1788. bool *flow_invalid,
  1789. bool *flow_timeout,
  1790. uint32_t *flow_index)
  1791. {
  1792. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1793. *flow_invalid = HAL_RX_TLV_FLOW_IDX_INVALID_GET(pkt_tlvs);
  1794. *flow_timeout = HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(pkt_tlvs);
  1795. *flow_index = HAL_RX_TLV_FLOW_IDX_GET(pkt_tlvs);
  1796. }
  1797. /**
  1798. * hal_rx_tlv_get_tcp_chksum_be() - API to get tcp checksum
  1799. * @buf: rx_tlv_hdr
  1800. *
  1801. * Return: tcp checksum
  1802. */
  1803. static inline uint16_t
  1804. hal_rx_tlv_get_tcp_chksum_be(uint8_t *buf)
  1805. {
  1806. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1807. return HAL_RX_TLV_GET_TCP_CHKSUM(rx_pkt_tlvs);
  1808. }
  1809. /**
  1810. * hal_rx_get_rx_sequence_be() - Function to retrieve rx sequence number
  1811. * @buf: Network buffer
  1812. *
  1813. * Return: rx sequence number
  1814. */
  1815. static inline
  1816. uint16_t hal_rx_get_rx_sequence_be(uint8_t *buf)
  1817. {
  1818. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1819. return HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs);
  1820. }
  1821. #ifdef RECEIVE_OFFLOAD
  1822. #ifdef QCA_WIFI_KIWI_V2
  1823. static inline
  1824. uint16_t hal_rx_get_fisa_cumulative_l4_checksum_be(uint8_t *buf)
  1825. {
  1826. /*
  1827. * cumulative l4 checksum is not supported in V2 and
  1828. * cumulative_l4_checksum field is not present
  1829. */
  1830. return 0;
  1831. }
  1832. #else
  1833. /**
  1834. * hal_rx_get_fisa_cumulative_l4_checksum_be() - Retrieve cumulative
  1835. * checksum
  1836. * @buf: buffer pointer
  1837. *
  1838. * Return: cumulative checksum
  1839. */
  1840. static inline
  1841. uint16_t hal_rx_get_fisa_cumulative_l4_checksum_be(uint8_t *buf)
  1842. {
  1843. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1844. return HAL_RX_TLV_GET_FISA_CUMULATIVE_L4_CHECKSUM(rx_pkt_tlvs);
  1845. }
  1846. #endif
  1847. /**
  1848. * hal_rx_get_fisa_cumulative_ip_length_be() - Retrieve cumulative
  1849. * ip length
  1850. * @buf: buffer pointer
  1851. *
  1852. * Return: cumulative length
  1853. */
  1854. static inline
  1855. uint16_t hal_rx_get_fisa_cumulative_ip_length_be(uint8_t *buf)
  1856. {
  1857. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1858. return HAL_RX_TLV_GET_FISA_CUMULATIVE_IP_LENGTH(rx_pkt_tlvs);
  1859. }
  1860. /**
  1861. * hal_rx_get_udp_proto_be() - Retrieve udp proto value
  1862. * @buf: buffer
  1863. *
  1864. * Return: udp proto bit
  1865. */
  1866. static inline
  1867. bool hal_rx_get_udp_proto_be(uint8_t *buf)
  1868. {
  1869. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1870. return HAL_RX_TLV_GET_UDP_PROTO(rx_pkt_tlvs);
  1871. }
  1872. #endif
  1873. /**
  1874. * hal_rx_get_flow_agg_continuation_be() - retrieve flow agg
  1875. * continuation
  1876. * @buf: buffer
  1877. *
  1878. * Return: flow agg
  1879. */
  1880. static inline
  1881. bool hal_rx_get_flow_agg_continuation_be(uint8_t *buf)
  1882. {
  1883. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1884. return HAL_RX_TLV_GET_FLOW_AGGR_CONT(rx_pkt_tlvs);
  1885. }
  1886. /**
  1887. * hal_rx_get_flow_agg_count_be()- Retrieve flow agg count
  1888. * @buf: buffer
  1889. *
  1890. * Return: flow agg count
  1891. */
  1892. static inline
  1893. uint8_t hal_rx_get_flow_agg_count_be(uint8_t *buf)
  1894. {
  1895. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1896. return HAL_RX_TLV_GET_FLOW_AGGR_COUNT(rx_pkt_tlvs);
  1897. }
  1898. /**
  1899. * hal_rx_get_fisa_timeout_be() - Retrieve fisa timeout
  1900. * @buf: buffer
  1901. *
  1902. * Return: fisa timeout
  1903. */
  1904. static inline
  1905. bool hal_rx_get_fisa_timeout_be(uint8_t *buf)
  1906. {
  1907. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1908. return HAL_RX_TLV_GET_FISA_TIMEOUT(rx_pkt_tlvs);
  1909. }
  1910. /**
  1911. * hal_rx_mpdu_start_tlv_tag_valid_be () - API to check if RX_MPDU_START
  1912. * tlv tag is valid
  1913. *
  1914. *@rx_tlv_hdr: start address of rx_pkt_tlvs
  1915. *
  1916. * Return: true if RX_MPDU_START is valid, else false.
  1917. */
  1918. static inline uint8_t hal_rx_mpdu_start_tlv_tag_valid_be(void *rx_tlv_hdr)
  1919. {
  1920. struct rx_pkt_tlvs *rx_desc = (struct rx_pkt_tlvs *)rx_tlv_hdr;
  1921. uint32_t tlv_tag;
  1922. tlv_tag = HAL_RX_GET_USER_TLV32_TYPE(&rx_desc->mpdu_start_tlv);
  1923. return tlv_tag == WIFIRX_MPDU_START_E ? true : false;
  1924. }
  1925. /**
  1926. * hal_rx_msdu_end_offset_get_generic() - API to get the
  1927. * msdu_end structure offset rx_pkt_tlv structure
  1928. *
  1929. * NOTE: API returns offset of msdu_end TLV from structure
  1930. * rx_pkt_tlvs
  1931. */
  1932. static inline uint32_t hal_rx_msdu_end_offset_get_generic(void)
  1933. {
  1934. return RX_PKT_TLV_OFFSET(msdu_end_tlv);
  1935. }
  1936. /**
  1937. * hal_rx_mpdu_start_offset_get_generic() - API to get the
  1938. * mpdu_start structure offset rx_pkt_tlv structure
  1939. *
  1940. * NOTE: API returns offset of attn TLV from structure
  1941. * rx_pkt_tlvs
  1942. */
  1943. static inline uint32_t hal_rx_mpdu_start_offset_get_generic(void)
  1944. {
  1945. return RX_PKT_TLV_OFFSET(mpdu_start_tlv);
  1946. }
  1947. #ifndef NO_RX_PKT_HDR_TLV
  1948. static inline uint32_t hal_rx_pkt_tlv_offset_get_generic(void)
  1949. {
  1950. return RX_PKT_TLV_OFFSET(pkt_hdr_tlv);
  1951. }
  1952. #endif
  1953. #ifdef CONFIG_WORD_BASED_TLV
  1954. #define MPDU_START_WMASK 0x074C
  1955. #define MSDU_END_WMASK 0x13FC1
  1956. /**
  1957. * hal_rx_mpdu_start_wmask_get_be() - API to get the mpdu_start_tlv word mask
  1958. *
  1959. * return: Word mask for MPDU start tlv
  1960. */
  1961. static inline uint32_t hal_rx_mpdu_start_wmask_get_be(void)
  1962. {
  1963. return MPDU_START_WMASK;
  1964. }
  1965. /**
  1966. * hal_rx_msdu_end_wmask_get_be() - API to get the msdu_end_tlv word mask
  1967. *
  1968. * return: Word mask for MSDU end tlv
  1969. */
  1970. static inline uint32_t hal_rx_msdu_end_wmask_get_be(void)
  1971. {
  1972. return MSDU_END_WMASK;
  1973. }
  1974. #endif
  1975. #ifdef RECEIVE_OFFLOAD
  1976. static inline int
  1977. hal_rx_tlv_get_offload_info_be(uint8_t *rx_tlv,
  1978. struct hal_offload_info *offload_info)
  1979. {
  1980. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)rx_tlv;
  1981. offload_info->lro_eligible = HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_pkt_tlvs);
  1982. offload_info->flow_id = HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_pkt_tlvs);
  1983. offload_info->ipv6_proto = HAL_RX_TLV_GET_IPV6(rx_pkt_tlvs);
  1984. offload_info->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(rx_pkt_tlvs);
  1985. if (offload_info->tcp_proto) {
  1986. offload_info->tcp_pure_ack =
  1987. HAL_RX_TLV_GET_TCP_PURE_ACK(rx_pkt_tlvs);
  1988. offload_info->tcp_offset =
  1989. HAL_RX_TLV_GET_TCP_OFFSET(rx_pkt_tlvs);
  1990. offload_info->tcp_win = HAL_RX_TLV_GET_TCP_WIN(rx_pkt_tlvs);
  1991. offload_info->tcp_seq_num = HAL_RX_TLV_GET_TCP_SEQ(rx_pkt_tlvs);
  1992. offload_info->tcp_ack_num = HAL_RX_TLV_GET_TCP_ACK(rx_pkt_tlvs);
  1993. }
  1994. return 0;
  1995. }
  1996. static inline int hal_rx_get_proto_params_be(uint8_t *buf, void *proto_params)
  1997. {
  1998. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1999. struct hal_proto_params *param =
  2000. (struct hal_proto_params *)proto_params;
  2001. param->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(rx_pkt_tlvs);
  2002. param->udp_proto = HAL_RX_TLV_GET_UDP_PROTO(rx_pkt_tlvs);
  2003. param->ipv6_proto = HAL_RX_TLV_GET_IPV6(rx_pkt_tlvs);
  2004. return 0;
  2005. }
  2006. static inline int hal_rx_get_l3_l4_offsets_be(uint8_t *buf,
  2007. uint32_t *l3_hdr_offset,
  2008. uint32_t *l4_hdr_offset)
  2009. {
  2010. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2011. *l3_hdr_offset = HAL_RX_TLV_GET_IP_OFFSET(rx_pkt_tlvs);
  2012. *l4_hdr_offset = HAL_RX_TLV_GET_TCP_OFFSET(rx_pkt_tlvs);
  2013. return 0;
  2014. }
  2015. #endif
  2016. /**
  2017. * hal_rx_msdu_start_msdu_len_get_be() - API to get the MSDU length from
  2018. * rx_msdu_start TLV
  2019. * @buf: pointer to the start of RX PKT TLV headers
  2020. *
  2021. * Return: msdu length
  2022. */
  2023. static inline uint32_t hal_rx_msdu_start_msdu_len_get_be(uint8_t *buf)
  2024. {
  2025. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2026. uint32_t msdu_len;
  2027. msdu_len = HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs);
  2028. return msdu_len;
  2029. }
  2030. /**
  2031. * hal_rx_get_frame_ctrl_field_be() - Function to retrieve frame control field
  2032. * @buf: Network buffer
  2033. *
  2034. * Return: frame control field
  2035. */
  2036. static inline uint16_t hal_rx_get_frame_ctrl_field_be(uint8_t *buf)
  2037. {
  2038. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2039. uint16_t frame_ctrl = 0;
  2040. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(rx_pkt_tlvs);
  2041. return frame_ctrl;
  2042. }
  2043. /**
  2044. * hal_rx_tlv_get_is_decrypted_be() - API to get the decrypt status of
  2045. * the packet from msdu_end
  2046. * @buf: pointer to the start of RX PKT TLV header
  2047. *
  2048. * Return: uint32_t(decryt status)
  2049. */
  2050. static inline uint32_t hal_rx_tlv_get_is_decrypted_be(uint8_t *buf)
  2051. {
  2052. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2053. uint32_t is_decrypt = 0;
  2054. uint32_t decrypt_status;
  2055. decrypt_status = HAL_RX_TLV_DECRYPT_STATUS_GET(rx_pkt_tlvs);
  2056. if (!decrypt_status)
  2057. is_decrypt = 1;
  2058. return is_decrypt;
  2059. }
  2060. #ifdef NO_RX_PKT_HDR_TLV
  2061. /**
  2062. * hal_rx_pkt_hdr_get_be() - API to get 80211 header
  2063. * @buf: start of rx_pkt_tlv
  2064. *
  2065. * If NO_RX_PKT_HDR_TLV is enabled, then this API assume caller gives a raw
  2066. * data, get 80211 header from packet data directly.
  2067. * If NO_RX_PKT_HDR_TLV is disabled, then get it from rx_pkt_hdr_tlv in
  2068. * rx_pkt_tlvs.
  2069. *
  2070. * Return: pointer to start of 80211 header
  2071. */
  2072. static inline uint8_t *hal_rx_pkt_hdr_get_be(uint8_t *buf)
  2073. {
  2074. return buf + RX_PKT_TLVS_LEN;
  2075. }
  2076. #else
  2077. static inline uint8_t *hal_rx_pkt_hdr_get_be(uint8_t *buf)
  2078. {
  2079. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2080. return pkt_tlvs->pkt_hdr_tlv.rx_pkt_hdr;
  2081. }
  2082. #endif
  2083. /**
  2084. * hal_rx_tlv_csum_err_get_be() - Get IP and tcp-udp checksum fail flag
  2085. * @rx_tlv_hdr: start address of rx_tlv_hdr
  2086. * @ip_csum_err: buffer to return ip_csum_fail flag
  2087. * @tcp_udp_csum_err: placeholder to return tcp-udp checksum fail flag
  2088. *
  2089. * Return: None
  2090. */
  2091. static inline void
  2092. hal_rx_tlv_csum_err_get_be(uint8_t *rx_tlv_hdr, uint32_t *ip_csum_err,
  2093. uint32_t *tcp_udp_csum_err)
  2094. {
  2095. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2096. (struct rx_pkt_tlvs *)rx_tlv_hdr;
  2097. *ip_csum_err = HAL_RX_TLV_IP_CSUM_FAIL_GET(rx_pkt_tlvs);
  2098. *tcp_udp_csum_err = HAL_RX_TLV_TCP_UDP_CSUM_FAIL_GET(rx_pkt_tlvs);
  2099. }
  2100. static inline
  2101. uint32_t hal_rx_tlv_mpdu_len_err_get_be(void *hw_desc_addr)
  2102. {
  2103. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2104. (struct rx_pkt_tlvs *)hw_desc_addr;
  2105. return HAL_RX_TLV_MPDU_LEN_ERR_GET(rx_pkt_tlvs);
  2106. }
  2107. static inline
  2108. uint32_t hal_rx_tlv_mpdu_fcs_err_get_be(void *hw_desc_addr)
  2109. {
  2110. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2111. (struct rx_pkt_tlvs *)hw_desc_addr;
  2112. return HAL_RX_TLV_MPDU_FCS_ERR_GET(rx_pkt_tlvs);
  2113. }
  2114. /**
  2115. * hal_rx_get_rx_more_frag_bit() - Function to retrieve more fragment bit
  2116. * @buf: Network buffer
  2117. *
  2118. * Return: rx more fragment bit
  2119. */
  2120. static inline
  2121. uint8_t hal_rx_get_rx_more_frag_bit(uint8_t *buf)
  2122. {
  2123. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2124. uint16_t frame_ctrl = 0;
  2125. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(pkt_tlvs) >>
  2126. DOT11_FC1_MORE_FRAG_OFFSET;
  2127. /* more fragment bit if at offset bit 4 */
  2128. return frame_ctrl;
  2129. }
  2130. /**
  2131. * hal_rx_msdu_is_wlan_mcast_generic_be() - Check if the buffer is for
  2132. * multicast address
  2133. * @nbuf: Network buffer
  2134. *
  2135. * Return: flag to indicate whether the nbuf has MC/BC address
  2136. */
  2137. static inline uint32_t hal_rx_msdu_is_wlan_mcast_generic_be(qdf_nbuf_t nbuf)
  2138. {
  2139. uint8_t *buf = qdf_nbuf_data(nbuf);
  2140. return HAL_RX_TLV_IS_MCAST_GET(buf);;
  2141. }
  2142. /**
  2143. * hal_rx_msdu_start_msdu_len_set_be() - API to set the MSDU length
  2144. * from rx_msdu_start TLV
  2145. * @buf: pointer to the start of RX PKT TLV headers
  2146. * @len: msdu length
  2147. *
  2148. * Return: none
  2149. */
  2150. static inline void
  2151. hal_rx_msdu_start_msdu_len_set_be(uint8_t *buf, uint32_t len)
  2152. {
  2153. HAL_RX_TLV_MSDU_LEN_GET(buf) = len;
  2154. }
  2155. /**
  2156. * hal_rx_mpdu_start_mpdu_qos_control_valid_get_be() -
  2157. * Retrieve qos control valid bit from the tlv.
  2158. * @buf: pointer to rx pkt TLV.
  2159. *
  2160. * Return: qos control value.
  2161. */
  2162. static inline uint32_t
  2163. hal_rx_mpdu_start_mpdu_qos_control_valid_get_be(uint8_t *buf)
  2164. {
  2165. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2166. return HAL_RX_MPDU_INFO_QOS_CONTROL_VALID_GET(pkt_tlvs);
  2167. }
  2168. /**
  2169. * hal_rx_msdu_end_sa_sw_peer_id_get_be() - API to get the
  2170. * sa_sw_peer_id from rx_msdu_end TLV
  2171. * @buf: pointer to the start of RX PKT TLV headers
  2172. *
  2173. * Return: sa_sw_peer_id index
  2174. */
  2175. static inline uint32_t
  2176. hal_rx_msdu_end_sa_sw_peer_id_get_be(uint8_t *buf)
  2177. {
  2178. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2179. hal_rx_msdu_end_t *msdu_end = &pkt_tlvs->msdu_end_tlv.rx_msdu_end;
  2180. return HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(msdu_end);
  2181. }
  2182. /**
  2183. * hal_rx_parse_eht_sig_hdr_be()
  2184. * - process eht sig header
  2185. * @hal_soc: HAL soc handle
  2186. * @tlv: pointer to EHT SIG TLV buffer
  2187. * @ppdu_info_handle: pointer to ppdu_info
  2188. *
  2189. * Return: None
  2190. */
  2191. static inline
  2192. void hal_rx_parse_eht_sig_hdr_be(struct hal_soc *hal_soc, uint8_t *tlv,
  2193. void *ppdu_info_handle)
  2194. {
  2195. }
  2196. #endif /* _HAL_BE_RX_TLV_H_ */