dp_main.c 269 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  65. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  66. static struct dp_soc *
  67. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  68. struct ol_if_ops *ol_ops, uint16_t device_id);
  69. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  70. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  71. uint8_t *peer_mac_addr,
  72. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  73. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  74. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  75. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  76. #define DP_INTR_POLL_TIMER_MS 10
  77. /* Generic AST entry aging timer value */
  78. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  79. /* WDS AST entry aging timer value */
  80. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  81. #define DP_WDS_AST_AGING_TIMER_CNT \
  82. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  83. #define DP_MCS_LENGTH (6*MAX_MCS)
  84. #define DP_NSS_LENGTH (6*SS_COUNT)
  85. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  86. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  87. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  88. #define DP_MAX_MCS_STRING_LEN 30
  89. #define DP_CURR_FW_STATS_AVAIL 19
  90. #define DP_HTT_DBG_EXT_STATS_MAX 256
  91. #define DP_MAX_SLEEP_TIME 100
  92. #ifndef QCA_WIFI_3_0_EMU
  93. #define SUSPEND_DRAIN_WAIT 500
  94. #else
  95. #define SUSPEND_DRAIN_WAIT 3000
  96. #endif
  97. #ifdef IPA_OFFLOAD
  98. /* Exclude IPA rings from the interrupt context */
  99. #define TX_RING_MASK_VAL 0xb
  100. #define RX_RING_MASK_VAL 0x7
  101. #else
  102. #define TX_RING_MASK_VAL 0xF
  103. #define RX_RING_MASK_VAL 0xF
  104. #endif
  105. #define STR_MAXLEN 64
  106. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  107. /* PPDU stats mask sent to FW to enable enhanced stats */
  108. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  109. /* PPDU stats mask sent to FW to support debug sniffer feature */
  110. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  111. /* PPDU stats mask sent to FW to support BPR feature*/
  112. #define DP_PPDU_STATS_CFG_BPR 0x2000
  113. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  114. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  115. DP_PPDU_STATS_CFG_ENH_STATS)
  116. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  117. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  118. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  119. #define RNG_ERR "SRNG setup failed for"
  120. /**
  121. * default_dscp_tid_map - Default DSCP-TID mapping
  122. *
  123. * DSCP TID
  124. * 000000 0
  125. * 001000 1
  126. * 010000 2
  127. * 011000 3
  128. * 100000 4
  129. * 101000 5
  130. * 110000 6
  131. * 111000 7
  132. */
  133. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  134. 0, 0, 0, 0, 0, 0, 0, 0,
  135. 1, 1, 1, 1, 1, 1, 1, 1,
  136. 2, 2, 2, 2, 2, 2, 2, 2,
  137. 3, 3, 3, 3, 3, 3, 3, 3,
  138. 4, 4, 4, 4, 4, 4, 4, 4,
  139. 5, 5, 5, 5, 5, 5, 5, 5,
  140. 6, 6, 6, 6, 6, 6, 6, 6,
  141. 7, 7, 7, 7, 7, 7, 7, 7,
  142. };
  143. /*
  144. * struct dp_rate_debug
  145. *
  146. * @mcs_type: print string for a given mcs
  147. * @valid: valid mcs rate?
  148. */
  149. struct dp_rate_debug {
  150. char mcs_type[DP_MAX_MCS_STRING_LEN];
  151. uint8_t valid;
  152. };
  153. #define MCS_VALID 1
  154. #define MCS_INVALID 0
  155. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  156. {
  157. {"OFDM 48 Mbps", MCS_VALID},
  158. {"OFDM 24 Mbps", MCS_VALID},
  159. {"OFDM 12 Mbps", MCS_VALID},
  160. {"OFDM 6 Mbps ", MCS_VALID},
  161. {"OFDM 54 Mbps", MCS_VALID},
  162. {"OFDM 36 Mbps", MCS_VALID},
  163. {"OFDM 18 Mbps", MCS_VALID},
  164. {"OFDM 9 Mbps ", MCS_VALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_VALID},
  170. },
  171. {
  172. {"CCK 11 Mbps Long ", MCS_VALID},
  173. {"CCK 5.5 Mbps Long ", MCS_VALID},
  174. {"CCK 2 Mbps Long ", MCS_VALID},
  175. {"CCK 1 Mbps Long ", MCS_VALID},
  176. {"CCK 11 Mbps Short ", MCS_VALID},
  177. {"CCK 5.5 Mbps Short", MCS_VALID},
  178. {"CCK 2 Mbps Short ", MCS_VALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_INVALID},
  183. {"INVALID ", MCS_INVALID},
  184. {"INVALID ", MCS_VALID},
  185. },
  186. {
  187. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  188. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  189. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  190. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  191. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  192. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  193. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  194. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  195. {"INVALID ", MCS_INVALID},
  196. {"INVALID ", MCS_INVALID},
  197. {"INVALID ", MCS_INVALID},
  198. {"INVALID ", MCS_INVALID},
  199. {"INVALID ", MCS_VALID},
  200. },
  201. {
  202. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  203. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  204. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  205. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  206. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  207. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  208. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  209. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  210. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  211. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  212. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  213. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  214. {"INVALID ", MCS_VALID},
  215. },
  216. {
  217. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  218. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  219. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  220. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  221. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  222. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  223. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  224. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  225. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  226. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  227. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  228. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  229. {"INVALID ", MCS_VALID},
  230. }
  231. };
  232. /**
  233. * dp_cpu_ring_map_type - dp tx cpu ring map
  234. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  235. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  236. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  237. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  238. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  239. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  240. */
  241. enum dp_cpu_ring_map_types {
  242. DP_NSS_DEFAULT_MAP,
  243. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  244. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  245. DP_NSS_DBDC_OFFLOADED_MAP,
  246. DP_NSS_DBTC_OFFLOADED_MAP,
  247. DP_NSS_CPU_RING_MAP_MAX
  248. };
  249. /**
  250. * @brief Cpu to tx ring map
  251. */
  252. #ifdef CONFIG_WIN
  253. static uint8_t
  254. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  255. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  256. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  257. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  258. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  259. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  260. };
  261. #else
  262. static uint8_t
  263. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  264. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  265. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  266. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  267. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  268. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  269. };
  270. #endif
  271. /**
  272. * @brief Select the type of statistics
  273. */
  274. enum dp_stats_type {
  275. STATS_FW = 0,
  276. STATS_HOST = 1,
  277. STATS_TYPE_MAX = 2,
  278. };
  279. /**
  280. * @brief General Firmware statistics options
  281. *
  282. */
  283. enum dp_fw_stats {
  284. TXRX_FW_STATS_INVALID = -1,
  285. };
  286. /**
  287. * dp_stats_mapping_table - Firmware and Host statistics
  288. * currently supported
  289. */
  290. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  291. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  292. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  293. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  294. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  295. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  296. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  297. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  298. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  299. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  300. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  301. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  302. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  303. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  304. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  305. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  306. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  307. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  308. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  309. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  310. /* Last ENUM for HTT FW STATS */
  311. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  312. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  313. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  314. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  315. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  316. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  317. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  318. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  319. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  320. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  321. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  322. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  323. };
  324. /* MCL specific functions */
  325. #ifdef CONFIG_MCL
  326. /**
  327. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  328. * @soc: pointer to dp_soc handle
  329. * @intr_ctx_num: interrupt context number for which mon mask is needed
  330. *
  331. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  332. * This function is returning 0, since in interrupt mode(softirq based RX),
  333. * we donot want to process monitor mode rings in a softirq.
  334. *
  335. * So, in case packet log is enabled for SAP/STA/P2P modes,
  336. * regular interrupt processing will not process monitor mode rings. It would be
  337. * done in a separate timer context.
  338. *
  339. * Return: 0
  340. */
  341. static inline
  342. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  343. {
  344. return 0;
  345. }
  346. /*
  347. * dp_service_mon_rings()- timer to reap monitor rings
  348. * reqd as we are not getting ppdu end interrupts
  349. * @arg: SoC Handle
  350. *
  351. * Return:
  352. *
  353. */
  354. static void dp_service_mon_rings(void *arg)
  355. {
  356. struct dp_soc *soc = (struct dp_soc *)arg;
  357. int ring = 0, work_done, mac_id;
  358. struct dp_pdev *pdev = NULL;
  359. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  360. pdev = soc->pdev_list[ring];
  361. if (!pdev)
  362. continue;
  363. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  364. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  365. pdev->pdev_id);
  366. work_done = dp_mon_process(soc, mac_for_pdev,
  367. QCA_NAPI_BUDGET);
  368. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  369. FL("Reaped %d descs from Monitor rings"),
  370. work_done);
  371. }
  372. }
  373. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  374. }
  375. #ifndef REMOVE_PKT_LOG
  376. /**
  377. * dp_pkt_log_init() - API to initialize packet log
  378. * @ppdev: physical device handle
  379. * @scn: HIF context
  380. *
  381. * Return: none
  382. */
  383. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  384. {
  385. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  386. if (handle->pkt_log_init) {
  387. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  388. "%s: Packet log not initialized", __func__);
  389. return;
  390. }
  391. pktlog_sethandle(&handle->pl_dev, scn);
  392. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  393. if (pktlogmod_init(scn)) {
  394. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  395. "%s: pktlogmod_init failed", __func__);
  396. handle->pkt_log_init = false;
  397. } else {
  398. handle->pkt_log_init = true;
  399. }
  400. }
  401. /**
  402. * dp_pkt_log_con_service() - connect packet log service
  403. * @ppdev: physical device handle
  404. * @scn: device context
  405. *
  406. * Return: none
  407. */
  408. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  409. {
  410. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  411. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  412. pktlog_htc_attach();
  413. }
  414. /**
  415. * dp_get_num_rx_contexts() - get number of RX contexts
  416. * @soc_hdl: cdp opaque soc handle
  417. *
  418. * Return: number of RX contexts
  419. */
  420. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  421. {
  422. int i;
  423. int num_rx_contexts = 0;
  424. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  425. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  426. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  427. num_rx_contexts++;
  428. return num_rx_contexts;
  429. }
  430. /**
  431. * dp_pktlogmod_exit() - API to cleanup pktlog info
  432. * @handle: Pdev handle
  433. *
  434. * Return: none
  435. */
  436. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  437. {
  438. void *scn = (void *)handle->soc->hif_handle;
  439. if (!scn) {
  440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  441. "%s: Invalid hif(scn) handle", __func__);
  442. return;
  443. }
  444. pktlogmod_exit(scn);
  445. handle->pkt_log_init = false;
  446. }
  447. #endif
  448. #else
  449. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  450. /**
  451. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  452. * @soc: pointer to dp_soc handle
  453. * @intr_ctx_num: interrupt context number for which mon mask is needed
  454. *
  455. * Return: mon mask value
  456. */
  457. static inline
  458. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  459. {
  460. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  461. }
  462. #endif
  463. /**
  464. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  465. * @cdp_opaque_vdev: pointer to cdp_vdev
  466. *
  467. * Return: pointer to dp_vdev
  468. */
  469. static
  470. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  471. {
  472. return (struct dp_vdev *)cdp_opaque_vdev;
  473. }
  474. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  475. struct cdp_peer *peer_hdl,
  476. uint8_t *mac_addr,
  477. enum cdp_txrx_ast_entry_type type,
  478. uint32_t flags)
  479. {
  480. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  481. (struct dp_peer *)peer_hdl,
  482. mac_addr,
  483. type,
  484. flags);
  485. }
  486. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  487. struct cdp_peer *peer_hdl,
  488. uint8_t *wds_macaddr,
  489. uint32_t flags)
  490. {
  491. int status = -1;
  492. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  493. struct dp_ast_entry *ast_entry = NULL;
  494. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  495. qdf_spin_lock_bh(&soc->ast_lock);
  496. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  497. peer->vdev->pdev->pdev_id);
  498. if (ast_entry) {
  499. status = dp_peer_update_ast(soc,
  500. peer,
  501. ast_entry, flags);
  502. }
  503. qdf_spin_unlock_bh(&soc->ast_lock);
  504. return status;
  505. }
  506. /*
  507. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  508. * @soc_handle: Datapath SOC handle
  509. * @wds_macaddr: WDS entry MAC Address
  510. * Return: None
  511. */
  512. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  513. uint8_t *wds_macaddr, void *vdev_handle)
  514. {
  515. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  516. struct dp_ast_entry *ast_entry = NULL;
  517. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  518. qdf_spin_lock_bh(&soc->ast_lock);
  519. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  520. vdev->pdev->pdev_id);
  521. if (ast_entry) {
  522. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  523. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  524. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  525. ast_entry->is_active = TRUE;
  526. }
  527. }
  528. qdf_spin_unlock_bh(&soc->ast_lock);
  529. }
  530. /*
  531. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  532. * @soc: Datapath SOC handle
  533. *
  534. * Return: None
  535. */
  536. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  537. void *vdev_hdl)
  538. {
  539. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  540. struct dp_pdev *pdev;
  541. struct dp_vdev *vdev;
  542. struct dp_peer *peer;
  543. struct dp_ast_entry *ase, *temp_ase;
  544. int i;
  545. qdf_spin_lock_bh(&soc->ast_lock);
  546. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  547. pdev = soc->pdev_list[i];
  548. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  549. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  550. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  551. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  552. if ((ase->type ==
  553. CDP_TXRX_AST_TYPE_STATIC) ||
  554. (ase->type ==
  555. CDP_TXRX_AST_TYPE_SELF) ||
  556. (ase->type ==
  557. CDP_TXRX_AST_TYPE_STA_BSS))
  558. continue;
  559. ase->is_active = TRUE;
  560. }
  561. }
  562. }
  563. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  564. }
  565. qdf_spin_unlock_bh(&soc->ast_lock);
  566. }
  567. /*
  568. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  569. * @soc: Datapath SOC handle
  570. *
  571. * Return: None
  572. */
  573. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  574. {
  575. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  576. struct dp_pdev *pdev;
  577. struct dp_vdev *vdev;
  578. struct dp_peer *peer;
  579. struct dp_ast_entry *ase, *temp_ase;
  580. int i;
  581. qdf_spin_lock_bh(&soc->ast_lock);
  582. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  583. pdev = soc->pdev_list[i];
  584. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  585. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  586. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  587. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  588. if ((ase->type ==
  589. CDP_TXRX_AST_TYPE_STATIC) ||
  590. (ase->type ==
  591. CDP_TXRX_AST_TYPE_SELF) ||
  592. (ase->type ==
  593. CDP_TXRX_AST_TYPE_STA_BSS))
  594. continue;
  595. dp_peer_del_ast(soc, ase);
  596. }
  597. }
  598. }
  599. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  600. }
  601. qdf_spin_unlock_bh(&soc->ast_lock);
  602. }
  603. /**
  604. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  605. * and return ast entry information
  606. * of first ast entry found in the
  607. * table with given mac address
  608. *
  609. * @soc : data path soc handle
  610. * @ast_mac_addr : AST entry mac address
  611. * @ast_entry_info : ast entry information
  612. *
  613. * return : true if ast entry found with ast_mac_addr
  614. * false if ast entry not found
  615. */
  616. static bool dp_peer_get_ast_info_by_soc_wifi3
  617. (struct cdp_soc_t *soc_hdl,
  618. uint8_t *ast_mac_addr,
  619. struct cdp_ast_entry_info *ast_entry_info)
  620. {
  621. struct dp_ast_entry *ast_entry;
  622. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  623. qdf_spin_lock_bh(&soc->ast_lock);
  624. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  625. if (ast_entry && !ast_entry->delete_in_progress) {
  626. ast_entry_info->type = ast_entry->type;
  627. ast_entry_info->pdev_id = ast_entry->pdev_id;
  628. ast_entry_info->vdev_id = ast_entry->vdev_id;
  629. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  630. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  631. &ast_entry->peer->mac_addr.raw[0],
  632. DP_MAC_ADDR_LEN);
  633. qdf_spin_unlock_bh(&soc->ast_lock);
  634. return true;
  635. }
  636. qdf_spin_unlock_bh(&soc->ast_lock);
  637. return false;
  638. }
  639. /**
  640. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  641. * and return ast entry information
  642. * if mac address and pdev_id matches
  643. *
  644. * @soc : data path soc handle
  645. * @ast_mac_addr : AST entry mac address
  646. * @pdev_id : pdev_id
  647. * @ast_entry_info : ast entry information
  648. *
  649. * return : true if ast entry found with ast_mac_addr
  650. * false if ast entry not found
  651. */
  652. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  653. (struct cdp_soc_t *soc_hdl,
  654. uint8_t *ast_mac_addr,
  655. uint8_t pdev_id,
  656. struct cdp_ast_entry_info *ast_entry_info)
  657. {
  658. struct dp_ast_entry *ast_entry;
  659. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  660. qdf_spin_lock_bh(&soc->ast_lock);
  661. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  662. if (ast_entry && !ast_entry->delete_in_progress) {
  663. ast_entry_info->type = ast_entry->type;
  664. ast_entry_info->pdev_id = ast_entry->pdev_id;
  665. ast_entry_info->vdev_id = ast_entry->vdev_id;
  666. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  667. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  668. &ast_entry->peer->mac_addr.raw[0],
  669. DP_MAC_ADDR_LEN);
  670. qdf_spin_unlock_bh(&soc->ast_lock);
  671. return true;
  672. }
  673. qdf_spin_unlock_bh(&soc->ast_lock);
  674. return false;
  675. }
  676. /**
  677. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  678. * with given mac address
  679. *
  680. * @soc : data path soc handle
  681. * @ast_mac_addr : AST entry mac address
  682. * @callback : callback function to called on ast delete response from FW
  683. * @cookie : argument to be passed to callback
  684. *
  685. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  686. * is sent
  687. * QDF_STATUS_E_INVAL false if ast entry not found
  688. */
  689. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  690. uint8_t *mac_addr,
  691. txrx_ast_free_cb callback,
  692. void *cookie)
  693. {
  694. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  695. struct dp_ast_entry *ast_entry;
  696. txrx_ast_free_cb cb = NULL;
  697. void *arg = NULL;
  698. qdf_spin_lock_bh(&soc->ast_lock);
  699. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  700. if (!ast_entry) {
  701. qdf_spin_unlock_bh(&soc->ast_lock);
  702. return -QDF_STATUS_E_INVAL;
  703. }
  704. if (ast_entry->callback) {
  705. cb = ast_entry->callback;
  706. arg = ast_entry->cookie;
  707. }
  708. ast_entry->callback = callback;
  709. ast_entry->cookie = cookie;
  710. /*
  711. * if delete_in_progress is set AST delete is sent to target
  712. * and host is waiting for response should not send delete
  713. * again
  714. */
  715. if (!ast_entry->delete_in_progress)
  716. dp_peer_del_ast(soc, ast_entry);
  717. qdf_spin_unlock_bh(&soc->ast_lock);
  718. if (cb) {
  719. cb(soc->ctrl_psoc,
  720. soc,
  721. arg,
  722. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  723. }
  724. return QDF_STATUS_SUCCESS;
  725. }
  726. /**
  727. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  728. * table if mac address and pdev_id matches
  729. *
  730. * @soc : data path soc handle
  731. * @ast_mac_addr : AST entry mac address
  732. * @pdev_id : pdev id
  733. * @callback : callback function to called on ast delete response from FW
  734. * @cookie : argument to be passed to callback
  735. *
  736. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  737. * is sent
  738. * QDF_STATUS_E_INVAL false if ast entry not found
  739. */
  740. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  741. uint8_t *mac_addr,
  742. uint8_t pdev_id,
  743. txrx_ast_free_cb callback,
  744. void *cookie)
  745. {
  746. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  747. struct dp_ast_entry *ast_entry;
  748. txrx_ast_free_cb cb = NULL;
  749. void *arg = NULL;
  750. qdf_spin_lock_bh(&soc->ast_lock);
  751. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  752. if (!ast_entry) {
  753. qdf_spin_unlock_bh(&soc->ast_lock);
  754. return -QDF_STATUS_E_INVAL;
  755. }
  756. if (ast_entry->callback) {
  757. cb = ast_entry->callback;
  758. arg = ast_entry->cookie;
  759. }
  760. ast_entry->callback = callback;
  761. ast_entry->cookie = cookie;
  762. /*
  763. * if delete_in_progress is set AST delete is sent to target
  764. * and host is waiting for response should not sent delete
  765. * again
  766. */
  767. if (!ast_entry->delete_in_progress)
  768. dp_peer_del_ast(soc, ast_entry);
  769. qdf_spin_unlock_bh(&soc->ast_lock);
  770. if (cb) {
  771. cb(soc->ctrl_psoc,
  772. soc,
  773. arg,
  774. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  775. }
  776. return QDF_STATUS_SUCCESS;
  777. }
  778. /**
  779. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  780. * @ring_num: ring num of the ring being queried
  781. * @grp_mask: the grp_mask array for the ring type in question.
  782. *
  783. * The grp_mask array is indexed by group number and the bit fields correspond
  784. * to ring numbers. We are finding which interrupt group a ring belongs to.
  785. *
  786. * Return: the index in the grp_mask array with the ring number.
  787. * -QDF_STATUS_E_NOENT if no entry is found
  788. */
  789. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  790. {
  791. int ext_group_num;
  792. int mask = 1 << ring_num;
  793. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  794. ext_group_num++) {
  795. if (mask & grp_mask[ext_group_num])
  796. return ext_group_num;
  797. }
  798. return -QDF_STATUS_E_NOENT;
  799. }
  800. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  801. enum hal_ring_type ring_type,
  802. int ring_num)
  803. {
  804. int *grp_mask;
  805. switch (ring_type) {
  806. case WBM2SW_RELEASE:
  807. /* dp_tx_comp_handler - soc->tx_comp_ring */
  808. if (ring_num < 3)
  809. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  810. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  811. else if (ring_num == 3) {
  812. /* sw treats this as a separate ring type */
  813. grp_mask = &soc->wlan_cfg_ctx->
  814. int_rx_wbm_rel_ring_mask[0];
  815. ring_num = 0;
  816. } else {
  817. qdf_assert(0);
  818. return -QDF_STATUS_E_NOENT;
  819. }
  820. break;
  821. case REO_EXCEPTION:
  822. /* dp_rx_err_process - &soc->reo_exception_ring */
  823. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  824. break;
  825. case REO_DST:
  826. /* dp_rx_process - soc->reo_dest_ring */
  827. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  828. break;
  829. case REO_STATUS:
  830. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  831. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  832. break;
  833. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  834. case RXDMA_MONITOR_STATUS:
  835. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  836. case RXDMA_MONITOR_DST:
  837. /* dp_mon_process */
  838. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  839. break;
  840. case RXDMA_DST:
  841. /* dp_rxdma_err_process */
  842. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  843. break;
  844. case RXDMA_BUF:
  845. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  846. break;
  847. case RXDMA_MONITOR_BUF:
  848. /* TODO: support low_thresh interrupt */
  849. return -QDF_STATUS_E_NOENT;
  850. break;
  851. case TCL_DATA:
  852. case TCL_CMD:
  853. case REO_CMD:
  854. case SW2WBM_RELEASE:
  855. case WBM_IDLE_LINK:
  856. /* normally empty SW_TO_HW rings */
  857. return -QDF_STATUS_E_NOENT;
  858. break;
  859. case TCL_STATUS:
  860. case REO_REINJECT:
  861. /* misc unused rings */
  862. return -QDF_STATUS_E_NOENT;
  863. break;
  864. case CE_SRC:
  865. case CE_DST:
  866. case CE_DST_STATUS:
  867. /* CE_rings - currently handled by hif */
  868. default:
  869. return -QDF_STATUS_E_NOENT;
  870. break;
  871. }
  872. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  873. }
  874. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  875. *ring_params, int ring_type, int ring_num)
  876. {
  877. int msi_group_number;
  878. int msi_data_count;
  879. int ret;
  880. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  881. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  882. &msi_data_count, &msi_data_start,
  883. &msi_irq_start);
  884. if (ret)
  885. return;
  886. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  887. ring_num);
  888. if (msi_group_number < 0) {
  889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  890. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  891. ring_type, ring_num);
  892. ring_params->msi_addr = 0;
  893. ring_params->msi_data = 0;
  894. return;
  895. }
  896. if (msi_group_number > msi_data_count) {
  897. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  898. FL("2 msi_groups will share an msi; msi_group_num %d"),
  899. msi_group_number);
  900. QDF_ASSERT(0);
  901. }
  902. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  903. ring_params->msi_addr = addr_low;
  904. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  905. ring_params->msi_data = (msi_group_number % msi_data_count)
  906. + msi_data_start;
  907. ring_params->flags |= HAL_SRNG_MSI_INTR;
  908. }
  909. /**
  910. * dp_print_ast_stats() - Dump AST table contents
  911. * @soc: Datapath soc handle
  912. *
  913. * return void
  914. */
  915. #ifdef FEATURE_AST
  916. void dp_print_ast_stats(struct dp_soc *soc)
  917. {
  918. uint8_t i;
  919. uint8_t num_entries = 0;
  920. struct dp_vdev *vdev;
  921. struct dp_pdev *pdev;
  922. struct dp_peer *peer;
  923. struct dp_ast_entry *ase, *tmp_ase;
  924. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  925. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  926. "DA", "HMWDS_SEC"};
  927. DP_PRINT_STATS("AST Stats:");
  928. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  929. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  930. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  931. DP_PRINT_STATS("AST Table:");
  932. qdf_spin_lock_bh(&soc->ast_lock);
  933. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  934. pdev = soc->pdev_list[i];
  935. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  936. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  937. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  938. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  939. DP_PRINT_STATS("%6d mac_addr = %pM"
  940. " peer_mac_addr = %pM"
  941. " peer_id = %u"
  942. " type = %s"
  943. " next_hop = %d"
  944. " is_active = %d"
  945. " is_bss = %d"
  946. " ast_idx = %d"
  947. " ast_hash = %d"
  948. " delete_in_progress = %d"
  949. " pdev_id = %d"
  950. " vdev_id = %d",
  951. ++num_entries,
  952. ase->mac_addr.raw,
  953. ase->peer->mac_addr.raw,
  954. ase->peer->peer_ids[0],
  955. type[ase->type],
  956. ase->next_hop,
  957. ase->is_active,
  958. ase->is_bss,
  959. ase->ast_idx,
  960. ase->ast_hash_value,
  961. ase->delete_in_progress,
  962. ase->pdev_id,
  963. ase->vdev_id);
  964. }
  965. }
  966. }
  967. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  968. }
  969. qdf_spin_unlock_bh(&soc->ast_lock);
  970. }
  971. #else
  972. void dp_print_ast_stats(struct dp_soc *soc)
  973. {
  974. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  975. return;
  976. }
  977. #endif
  978. /**
  979. * dp_print_peer_table() - Dump all Peer stats
  980. * @vdev: Datapath Vdev handle
  981. *
  982. * return void
  983. */
  984. static void dp_print_peer_table(struct dp_vdev *vdev)
  985. {
  986. struct dp_peer *peer = NULL;
  987. DP_PRINT_STATS("Dumping Peer Table Stats:");
  988. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  989. if (!peer) {
  990. DP_PRINT_STATS("Invalid Peer");
  991. return;
  992. }
  993. DP_PRINT_STATS(" peer_mac_addr = %pM"
  994. " nawds_enabled = %d"
  995. " bss_peer = %d"
  996. " wapi = %d"
  997. " wds_enabled = %d"
  998. " delete in progress = %d"
  999. " peer id = %d",
  1000. peer->mac_addr.raw,
  1001. peer->nawds_enabled,
  1002. peer->bss_peer,
  1003. peer->wapi,
  1004. peer->wds_enabled,
  1005. peer->delete_in_progress,
  1006. peer->peer_ids[0]);
  1007. }
  1008. }
  1009. /*
  1010. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  1011. */
  1012. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1013. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  1014. {
  1015. void *hal_soc = soc->hal_soc;
  1016. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1017. /* TODO: See if we should get align size from hal */
  1018. uint32_t ring_base_align = 8;
  1019. struct hal_srng_params ring_params;
  1020. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1021. /* TODO: Currently hal layer takes care of endianness related settings.
  1022. * See if these settings need to passed from DP layer
  1023. */
  1024. ring_params.flags = 0;
  1025. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1026. srng->hal_srng = NULL;
  1027. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  1028. srng->num_entries = num_entries;
  1029. if (!soc->dp_soc_reinit) {
  1030. srng->base_vaddr_unaligned =
  1031. qdf_mem_alloc_consistent(soc->osdev,
  1032. soc->osdev->dev,
  1033. srng->alloc_size,
  1034. &srng->base_paddr_unaligned);
  1035. }
  1036. if (!srng->base_vaddr_unaligned) {
  1037. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1038. FL("alloc failed - ring_type: %d, ring_num %d"),
  1039. ring_type, ring_num);
  1040. return QDF_STATUS_E_NOMEM;
  1041. }
  1042. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  1043. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  1044. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  1045. ((unsigned long)(ring_params.ring_base_vaddr) -
  1046. (unsigned long)srng->base_vaddr_unaligned);
  1047. ring_params.num_entries = num_entries;
  1048. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1049. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  1050. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  1051. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  1052. if (soc->intr_mode == DP_INTR_MSI) {
  1053. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1054. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1055. FL("Using MSI for ring_type: %d, ring_num %d"),
  1056. ring_type, ring_num);
  1057. } else {
  1058. ring_params.msi_data = 0;
  1059. ring_params.msi_addr = 0;
  1060. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1061. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  1062. ring_type, ring_num);
  1063. }
  1064. /*
  1065. * Setup interrupt timer and batch counter thresholds for
  1066. * interrupt mitigation based on ring type
  1067. */
  1068. if (ring_type == REO_DST) {
  1069. ring_params.intr_timer_thres_us =
  1070. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1071. ring_params.intr_batch_cntr_thres_entries =
  1072. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1073. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1074. ring_params.intr_timer_thres_us =
  1075. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1076. ring_params.intr_batch_cntr_thres_entries =
  1077. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1078. } else {
  1079. ring_params.intr_timer_thres_us =
  1080. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1081. ring_params.intr_batch_cntr_thres_entries =
  1082. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1083. }
  1084. /* Enable low threshold interrupts for rx buffer rings (regular and
  1085. * monitor buffer rings.
  1086. * TODO: See if this is required for any other ring
  1087. */
  1088. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1089. (ring_type == RXDMA_MONITOR_STATUS)) {
  1090. /* TODO: Setting low threshold to 1/8th of ring size
  1091. * see if this needs to be configurable
  1092. */
  1093. ring_params.low_threshold = num_entries >> 3;
  1094. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1095. ring_params.intr_timer_thres_us =
  1096. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1097. ring_params.intr_batch_cntr_thres_entries = 0;
  1098. }
  1099. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1100. mac_id, &ring_params);
  1101. if (!srng->hal_srng) {
  1102. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1103. srng->alloc_size,
  1104. srng->base_vaddr_unaligned,
  1105. srng->base_paddr_unaligned, 0);
  1106. }
  1107. return 0;
  1108. }
  1109. /*
  1110. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1111. * @soc: DP SOC handle
  1112. * @srng: source ring structure
  1113. * @ring_type: type of ring
  1114. * @ring_num: ring number
  1115. *
  1116. * Return: None
  1117. */
  1118. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1119. int ring_type, int ring_num)
  1120. {
  1121. }
  1122. /**
  1123. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1124. * Any buffers allocated and attached to ring entries are expected to be freed
  1125. * before calling this function.
  1126. */
  1127. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1128. int ring_type, int ring_num)
  1129. {
  1130. if (!srng->hal_srng) {
  1131. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1132. FL("Ring type: %d, num:%d not setup"),
  1133. ring_type, ring_num);
  1134. return;
  1135. }
  1136. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1137. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1138. srng->alloc_size,
  1139. srng->base_vaddr_unaligned,
  1140. srng->base_paddr_unaligned, 0);
  1141. srng->hal_srng = NULL;
  1142. }
  1143. /* TODO: Need this interface from HIF */
  1144. void *hif_get_hal_handle(void *hif_handle);
  1145. /*
  1146. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1147. * @dp_ctx: DP SOC handle
  1148. * @budget: Number of frames/descriptors that can be processed in one shot
  1149. *
  1150. * Return: remaining budget/quota for the soc device
  1151. */
  1152. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1153. {
  1154. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1155. struct dp_soc *soc = int_ctx->soc;
  1156. int ring = 0;
  1157. uint32_t work_done = 0;
  1158. int budget = dp_budget;
  1159. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1160. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1161. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1162. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1163. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1164. uint32_t remaining_quota = dp_budget;
  1165. struct dp_pdev *pdev = NULL;
  1166. int mac_id;
  1167. /* Process Tx completion interrupts first to return back buffers */
  1168. while (tx_mask) {
  1169. if (tx_mask & 0x1) {
  1170. work_done = dp_tx_comp_handler(soc,
  1171. soc->tx_comp_ring[ring].hal_srng,
  1172. remaining_quota);
  1173. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1174. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1175. tx_mask, ring, budget, work_done);
  1176. budget -= work_done;
  1177. if (budget <= 0)
  1178. goto budget_done;
  1179. remaining_quota = budget;
  1180. }
  1181. tx_mask = tx_mask >> 1;
  1182. ring++;
  1183. }
  1184. /* Process REO Exception ring interrupt */
  1185. if (rx_err_mask) {
  1186. work_done = dp_rx_err_process(soc,
  1187. soc->reo_exception_ring.hal_srng,
  1188. remaining_quota);
  1189. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1190. "REO Exception Ring: work_done %d budget %d",
  1191. work_done, budget);
  1192. budget -= work_done;
  1193. if (budget <= 0) {
  1194. goto budget_done;
  1195. }
  1196. remaining_quota = budget;
  1197. }
  1198. /* Process Rx WBM release ring interrupt */
  1199. if (rx_wbm_rel_mask) {
  1200. work_done = dp_rx_wbm_err_process(soc,
  1201. soc->rx_rel_ring.hal_srng, remaining_quota);
  1202. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1203. "WBM Release Ring: work_done %d budget %d",
  1204. work_done, budget);
  1205. budget -= work_done;
  1206. if (budget <= 0) {
  1207. goto budget_done;
  1208. }
  1209. remaining_quota = budget;
  1210. }
  1211. /* Process Rx interrupts */
  1212. if (rx_mask) {
  1213. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1214. if (rx_mask & (1 << ring)) {
  1215. work_done = dp_rx_process(int_ctx,
  1216. soc->reo_dest_ring[ring].hal_srng,
  1217. ring,
  1218. remaining_quota);
  1219. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1220. "rx mask 0x%x ring %d, work_done %d budget %d",
  1221. rx_mask, ring, work_done, budget);
  1222. budget -= work_done;
  1223. if (budget <= 0)
  1224. goto budget_done;
  1225. remaining_quota = budget;
  1226. }
  1227. }
  1228. }
  1229. if (reo_status_mask)
  1230. dp_reo_status_ring_handler(soc);
  1231. /* Process LMAC interrupts */
  1232. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1233. pdev = soc->pdev_list[ring];
  1234. if (pdev == NULL)
  1235. continue;
  1236. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1237. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1238. pdev->pdev_id);
  1239. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1240. work_done = dp_mon_process(soc, mac_for_pdev,
  1241. remaining_quota);
  1242. budget -= work_done;
  1243. if (budget <= 0)
  1244. goto budget_done;
  1245. remaining_quota = budget;
  1246. }
  1247. if (int_ctx->rxdma2host_ring_mask &
  1248. (1 << mac_for_pdev)) {
  1249. work_done = dp_rxdma_err_process(soc,
  1250. mac_for_pdev,
  1251. remaining_quota);
  1252. budget -= work_done;
  1253. if (budget <= 0)
  1254. goto budget_done;
  1255. remaining_quota = budget;
  1256. }
  1257. if (int_ctx->host2rxdma_ring_mask &
  1258. (1 << mac_for_pdev)) {
  1259. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1260. union dp_rx_desc_list_elem_t *tail = NULL;
  1261. struct dp_srng *rx_refill_buf_ring =
  1262. &pdev->rx_refill_buf_ring;
  1263. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1264. 1);
  1265. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1266. rx_refill_buf_ring,
  1267. &soc->rx_desc_buf[mac_for_pdev], 0,
  1268. &desc_list, &tail);
  1269. }
  1270. }
  1271. }
  1272. qdf_lro_flush(int_ctx->lro_ctx);
  1273. budget_done:
  1274. return dp_budget - budget;
  1275. }
  1276. /* dp_interrupt_timer()- timer poll for interrupts
  1277. *
  1278. * @arg: SoC Handle
  1279. *
  1280. * Return:
  1281. *
  1282. */
  1283. static void dp_interrupt_timer(void *arg)
  1284. {
  1285. struct dp_soc *soc = (struct dp_soc *) arg;
  1286. int i;
  1287. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1288. for (i = 0;
  1289. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1290. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1291. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1292. }
  1293. }
  1294. /*
  1295. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1296. * @txrx_soc: DP SOC handle
  1297. *
  1298. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1299. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1300. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1301. *
  1302. * Return: 0 for success, nonzero for failure.
  1303. */
  1304. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1305. {
  1306. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1307. int i;
  1308. soc->intr_mode = DP_INTR_POLL;
  1309. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1310. soc->intr_ctx[i].dp_intr_id = i;
  1311. soc->intr_ctx[i].tx_ring_mask =
  1312. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1313. soc->intr_ctx[i].rx_ring_mask =
  1314. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1315. soc->intr_ctx[i].rx_mon_ring_mask =
  1316. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1317. soc->intr_ctx[i].rx_err_ring_mask =
  1318. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1319. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1320. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1321. soc->intr_ctx[i].reo_status_ring_mask =
  1322. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1323. soc->intr_ctx[i].rxdma2host_ring_mask =
  1324. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1325. soc->intr_ctx[i].soc = soc;
  1326. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1327. }
  1328. qdf_timer_init(soc->osdev, &soc->int_timer,
  1329. dp_interrupt_timer, (void *)soc,
  1330. QDF_TIMER_TYPE_WAKE_APPS);
  1331. return QDF_STATUS_SUCCESS;
  1332. }
  1333. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1334. #if defined(CONFIG_MCL)
  1335. /*
  1336. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1337. * @txrx_soc: DP SOC handle
  1338. *
  1339. * Call the appropriate attach function based on the mode of operation.
  1340. * This is a WAR for enabling monitor mode.
  1341. *
  1342. * Return: 0 for success. nonzero for failure.
  1343. */
  1344. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1345. {
  1346. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1347. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1348. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1349. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1350. "%s: Poll mode", __func__);
  1351. return dp_soc_attach_poll(txrx_soc);
  1352. } else {
  1353. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1354. "%s: Interrupt mode", __func__);
  1355. return dp_soc_interrupt_attach(txrx_soc);
  1356. }
  1357. }
  1358. #else
  1359. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1360. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1361. {
  1362. return dp_soc_attach_poll(txrx_soc);
  1363. }
  1364. #else
  1365. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1366. {
  1367. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1368. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1369. return dp_soc_attach_poll(txrx_soc);
  1370. else
  1371. return dp_soc_interrupt_attach(txrx_soc);
  1372. }
  1373. #endif
  1374. #endif
  1375. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1376. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1377. {
  1378. int j;
  1379. int num_irq = 0;
  1380. int tx_mask =
  1381. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1382. int rx_mask =
  1383. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1384. int rx_mon_mask =
  1385. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1386. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1387. soc->wlan_cfg_ctx, intr_ctx_num);
  1388. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1389. soc->wlan_cfg_ctx, intr_ctx_num);
  1390. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1391. soc->wlan_cfg_ctx, intr_ctx_num);
  1392. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1393. soc->wlan_cfg_ctx, intr_ctx_num);
  1394. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1395. soc->wlan_cfg_ctx, intr_ctx_num);
  1396. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1397. soc->wlan_cfg_ctx, intr_ctx_num);
  1398. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1399. if (tx_mask & (1 << j)) {
  1400. irq_id_map[num_irq++] =
  1401. (wbm2host_tx_completions_ring1 - j);
  1402. }
  1403. if (rx_mask & (1 << j)) {
  1404. irq_id_map[num_irq++] =
  1405. (reo2host_destination_ring1 - j);
  1406. }
  1407. if (rxdma2host_ring_mask & (1 << j)) {
  1408. irq_id_map[num_irq++] =
  1409. rxdma2host_destination_ring_mac1 -
  1410. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1411. }
  1412. if (host2rxdma_ring_mask & (1 << j)) {
  1413. irq_id_map[num_irq++] =
  1414. host2rxdma_host_buf_ring_mac1 -
  1415. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1416. }
  1417. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1418. irq_id_map[num_irq++] =
  1419. host2rxdma_monitor_ring1 -
  1420. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1421. }
  1422. if (rx_mon_mask & (1 << j)) {
  1423. irq_id_map[num_irq++] =
  1424. ppdu_end_interrupts_mac1 -
  1425. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1426. irq_id_map[num_irq++] =
  1427. rxdma2host_monitor_status_ring_mac1 -
  1428. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1429. }
  1430. if (rx_wbm_rel_ring_mask & (1 << j))
  1431. irq_id_map[num_irq++] = wbm2host_rx_release;
  1432. if (rx_err_ring_mask & (1 << j))
  1433. irq_id_map[num_irq++] = reo2host_exception;
  1434. if (reo_status_ring_mask & (1 << j))
  1435. irq_id_map[num_irq++] = reo2host_status;
  1436. }
  1437. *num_irq_r = num_irq;
  1438. }
  1439. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1440. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1441. int msi_vector_count, int msi_vector_start)
  1442. {
  1443. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1444. soc->wlan_cfg_ctx, intr_ctx_num);
  1445. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1446. soc->wlan_cfg_ctx, intr_ctx_num);
  1447. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1448. soc->wlan_cfg_ctx, intr_ctx_num);
  1449. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1450. soc->wlan_cfg_ctx, intr_ctx_num);
  1451. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1452. soc->wlan_cfg_ctx, intr_ctx_num);
  1453. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1454. soc->wlan_cfg_ctx, intr_ctx_num);
  1455. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1456. soc->wlan_cfg_ctx, intr_ctx_num);
  1457. unsigned int vector =
  1458. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1459. int num_irq = 0;
  1460. soc->intr_mode = DP_INTR_MSI;
  1461. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1462. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1463. irq_id_map[num_irq++] =
  1464. pld_get_msi_irq(soc->osdev->dev, vector);
  1465. *num_irq_r = num_irq;
  1466. }
  1467. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1468. int *irq_id_map, int *num_irq)
  1469. {
  1470. int msi_vector_count, ret;
  1471. uint32_t msi_base_data, msi_vector_start;
  1472. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1473. &msi_vector_count,
  1474. &msi_base_data,
  1475. &msi_vector_start);
  1476. if (ret)
  1477. return dp_soc_interrupt_map_calculate_integrated(soc,
  1478. intr_ctx_num, irq_id_map, num_irq);
  1479. else
  1480. dp_soc_interrupt_map_calculate_msi(soc,
  1481. intr_ctx_num, irq_id_map, num_irq,
  1482. msi_vector_count, msi_vector_start);
  1483. }
  1484. /*
  1485. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1486. * @txrx_soc: DP SOC handle
  1487. *
  1488. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1489. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1490. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1491. *
  1492. * Return: 0 for success. nonzero for failure.
  1493. */
  1494. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1495. {
  1496. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1497. int i = 0;
  1498. int num_irq = 0;
  1499. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1500. int ret = 0;
  1501. /* Map of IRQ ids registered with one interrupt context */
  1502. int irq_id_map[HIF_MAX_GRP_IRQ];
  1503. int tx_mask =
  1504. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1505. int rx_mask =
  1506. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1507. int rx_mon_mask =
  1508. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1509. int rx_err_ring_mask =
  1510. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1511. int rx_wbm_rel_ring_mask =
  1512. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1513. int reo_status_ring_mask =
  1514. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1515. int rxdma2host_ring_mask =
  1516. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1517. int host2rxdma_ring_mask =
  1518. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1519. int host2rxdma_mon_ring_mask =
  1520. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1521. soc->wlan_cfg_ctx, i);
  1522. soc->intr_ctx[i].dp_intr_id = i;
  1523. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1524. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1525. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1526. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1527. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1528. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1529. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1530. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1531. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1532. host2rxdma_mon_ring_mask;
  1533. soc->intr_ctx[i].soc = soc;
  1534. num_irq = 0;
  1535. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1536. &num_irq);
  1537. ret = hif_register_ext_group(soc->hif_handle,
  1538. num_irq, irq_id_map, dp_service_srngs,
  1539. &soc->intr_ctx[i], "dp_intr",
  1540. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1541. if (ret) {
  1542. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1543. FL("failed, ret = %d"), ret);
  1544. return QDF_STATUS_E_FAILURE;
  1545. }
  1546. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1547. }
  1548. hif_configure_ext_group_interrupts(soc->hif_handle);
  1549. return QDF_STATUS_SUCCESS;
  1550. }
  1551. /*
  1552. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1553. * @txrx_soc: DP SOC handle
  1554. *
  1555. * Return: void
  1556. */
  1557. static void dp_soc_interrupt_detach(void *txrx_soc)
  1558. {
  1559. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1560. int i;
  1561. if (soc->intr_mode == DP_INTR_POLL) {
  1562. qdf_timer_stop(&soc->int_timer);
  1563. qdf_timer_free(&soc->int_timer);
  1564. } else {
  1565. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1566. }
  1567. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1568. soc->intr_ctx[i].tx_ring_mask = 0;
  1569. soc->intr_ctx[i].rx_ring_mask = 0;
  1570. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1571. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1572. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1573. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1574. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1575. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1576. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1577. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1578. }
  1579. }
  1580. #define AVG_MAX_MPDUS_PER_TID 128
  1581. #define AVG_TIDS_PER_CLIENT 2
  1582. #define AVG_FLOWS_PER_TID 2
  1583. #define AVG_MSDUS_PER_FLOW 128
  1584. #define AVG_MSDUS_PER_MPDU 4
  1585. /*
  1586. * Allocate and setup link descriptor pool that will be used by HW for
  1587. * various link and queue descriptors and managed by WBM
  1588. */
  1589. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1590. {
  1591. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1592. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1593. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1594. uint32_t num_mpdus_per_link_desc =
  1595. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1596. uint32_t num_msdus_per_link_desc =
  1597. hal_num_msdus_per_link_desc(soc->hal_soc);
  1598. uint32_t num_mpdu_links_per_queue_desc =
  1599. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1600. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1601. uint32_t total_link_descs, total_mem_size;
  1602. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1603. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1604. uint32_t num_link_desc_banks;
  1605. uint32_t last_bank_size = 0;
  1606. uint32_t entry_size, num_entries;
  1607. int i;
  1608. uint32_t desc_id = 0;
  1609. qdf_dma_addr_t *baseaddr = NULL;
  1610. /* Only Tx queue descriptors are allocated from common link descriptor
  1611. * pool Rx queue descriptors are not included in this because (REO queue
  1612. * extension descriptors) they are expected to be allocated contiguously
  1613. * with REO queue descriptors
  1614. */
  1615. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1616. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1617. num_mpdu_queue_descs = num_mpdu_link_descs /
  1618. num_mpdu_links_per_queue_desc;
  1619. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1620. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1621. num_msdus_per_link_desc;
  1622. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1623. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1624. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1625. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1626. /* Round up to power of 2 */
  1627. total_link_descs = 1;
  1628. while (total_link_descs < num_entries)
  1629. total_link_descs <<= 1;
  1630. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1631. FL("total_link_descs: %u, link_desc_size: %d"),
  1632. total_link_descs, link_desc_size);
  1633. total_mem_size = total_link_descs * link_desc_size;
  1634. total_mem_size += link_desc_align;
  1635. if (total_mem_size <= max_alloc_size) {
  1636. num_link_desc_banks = 0;
  1637. last_bank_size = total_mem_size;
  1638. } else {
  1639. num_link_desc_banks = (total_mem_size) /
  1640. (max_alloc_size - link_desc_align);
  1641. last_bank_size = total_mem_size %
  1642. (max_alloc_size - link_desc_align);
  1643. }
  1644. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1645. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1646. total_mem_size, num_link_desc_banks);
  1647. for (i = 0; i < num_link_desc_banks; i++) {
  1648. if (!soc->dp_soc_reinit) {
  1649. baseaddr = &soc->link_desc_banks[i].
  1650. base_paddr_unaligned;
  1651. soc->link_desc_banks[i].base_vaddr_unaligned =
  1652. qdf_mem_alloc_consistent(soc->osdev,
  1653. soc->osdev->dev,
  1654. max_alloc_size,
  1655. baseaddr);
  1656. }
  1657. soc->link_desc_banks[i].size = max_alloc_size;
  1658. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1659. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1660. ((unsigned long)(
  1661. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1662. link_desc_align));
  1663. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1664. soc->link_desc_banks[i].base_paddr_unaligned) +
  1665. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1666. (unsigned long)(
  1667. soc->link_desc_banks[i].base_vaddr_unaligned));
  1668. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1669. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1670. FL("Link descriptor memory alloc failed"));
  1671. goto fail;
  1672. }
  1673. }
  1674. if (last_bank_size) {
  1675. /* Allocate last bank in case total memory required is not exact
  1676. * multiple of max_alloc_size
  1677. */
  1678. if (!soc->dp_soc_reinit) {
  1679. baseaddr = &soc->link_desc_banks[i].
  1680. base_paddr_unaligned;
  1681. soc->link_desc_banks[i].base_vaddr_unaligned =
  1682. qdf_mem_alloc_consistent(soc->osdev,
  1683. soc->osdev->dev,
  1684. last_bank_size,
  1685. baseaddr);
  1686. }
  1687. soc->link_desc_banks[i].size = last_bank_size;
  1688. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1689. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1690. ((unsigned long)(
  1691. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1692. link_desc_align));
  1693. soc->link_desc_banks[i].base_paddr =
  1694. (unsigned long)(
  1695. soc->link_desc_banks[i].base_paddr_unaligned) +
  1696. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1697. (unsigned long)(
  1698. soc->link_desc_banks[i].base_vaddr_unaligned));
  1699. }
  1700. /* Allocate and setup link descriptor idle list for HW internal use */
  1701. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1702. total_mem_size = entry_size * total_link_descs;
  1703. if (total_mem_size <= max_alloc_size) {
  1704. void *desc;
  1705. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1706. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1707. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1708. FL("Link desc idle ring setup failed"));
  1709. goto fail;
  1710. }
  1711. hal_srng_access_start_unlocked(soc->hal_soc,
  1712. soc->wbm_idle_link_ring.hal_srng);
  1713. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1714. soc->link_desc_banks[i].base_paddr; i++) {
  1715. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1716. ((unsigned long)(
  1717. soc->link_desc_banks[i].base_vaddr) -
  1718. (unsigned long)(
  1719. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1720. / link_desc_size;
  1721. unsigned long paddr = (unsigned long)(
  1722. soc->link_desc_banks[i].base_paddr);
  1723. while (num_entries && (desc = hal_srng_src_get_next(
  1724. soc->hal_soc,
  1725. soc->wbm_idle_link_ring.hal_srng))) {
  1726. hal_set_link_desc_addr(desc,
  1727. LINK_DESC_COOKIE(desc_id, i), paddr);
  1728. num_entries--;
  1729. desc_id++;
  1730. paddr += link_desc_size;
  1731. }
  1732. }
  1733. hal_srng_access_end_unlocked(soc->hal_soc,
  1734. soc->wbm_idle_link_ring.hal_srng);
  1735. } else {
  1736. uint32_t num_scatter_bufs;
  1737. uint32_t num_entries_per_buf;
  1738. uint32_t rem_entries;
  1739. uint8_t *scatter_buf_ptr;
  1740. uint16_t scatter_buf_num;
  1741. uint32_t buf_size = 0;
  1742. soc->wbm_idle_scatter_buf_size =
  1743. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1744. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1745. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1746. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1747. soc->hal_soc, total_mem_size,
  1748. soc->wbm_idle_scatter_buf_size);
  1749. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1750. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1751. FL("scatter bufs size out of bounds"));
  1752. goto fail;
  1753. }
  1754. for (i = 0; i < num_scatter_bufs; i++) {
  1755. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1756. if (!soc->dp_soc_reinit) {
  1757. buf_size = soc->wbm_idle_scatter_buf_size;
  1758. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1759. qdf_mem_alloc_consistent(soc->osdev,
  1760. soc->osdev->
  1761. dev,
  1762. buf_size,
  1763. baseaddr);
  1764. }
  1765. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1766. QDF_TRACE(QDF_MODULE_ID_DP,
  1767. QDF_TRACE_LEVEL_ERROR,
  1768. FL("Scatter lst memory alloc fail"));
  1769. goto fail;
  1770. }
  1771. }
  1772. /* Populate idle list scatter buffers with link descriptor
  1773. * pointers
  1774. */
  1775. scatter_buf_num = 0;
  1776. scatter_buf_ptr = (uint8_t *)(
  1777. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1778. rem_entries = num_entries_per_buf;
  1779. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1780. soc->link_desc_banks[i].base_paddr; i++) {
  1781. uint32_t num_link_descs =
  1782. (soc->link_desc_banks[i].size -
  1783. ((unsigned long)(
  1784. soc->link_desc_banks[i].base_vaddr) -
  1785. (unsigned long)(
  1786. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1787. / link_desc_size;
  1788. unsigned long paddr = (unsigned long)(
  1789. soc->link_desc_banks[i].base_paddr);
  1790. while (num_link_descs) {
  1791. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1792. LINK_DESC_COOKIE(desc_id, i), paddr);
  1793. num_link_descs--;
  1794. desc_id++;
  1795. paddr += link_desc_size;
  1796. rem_entries--;
  1797. if (rem_entries) {
  1798. scatter_buf_ptr += entry_size;
  1799. } else {
  1800. rem_entries = num_entries_per_buf;
  1801. scatter_buf_num++;
  1802. if (scatter_buf_num >= num_scatter_bufs)
  1803. break;
  1804. scatter_buf_ptr = (uint8_t *)(
  1805. soc->wbm_idle_scatter_buf_base_vaddr[
  1806. scatter_buf_num]);
  1807. }
  1808. }
  1809. }
  1810. /* Setup link descriptor idle list in HW */
  1811. hal_setup_link_idle_list(soc->hal_soc,
  1812. soc->wbm_idle_scatter_buf_base_paddr,
  1813. soc->wbm_idle_scatter_buf_base_vaddr,
  1814. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1815. (uint32_t)(scatter_buf_ptr -
  1816. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1817. scatter_buf_num-1])), total_link_descs);
  1818. }
  1819. return 0;
  1820. fail:
  1821. if (soc->wbm_idle_link_ring.hal_srng) {
  1822. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1823. WBM_IDLE_LINK, 0);
  1824. }
  1825. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1826. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1827. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1828. soc->wbm_idle_scatter_buf_size,
  1829. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1830. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1831. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1832. }
  1833. }
  1834. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1835. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1836. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1837. soc->link_desc_banks[i].size,
  1838. soc->link_desc_banks[i].base_vaddr_unaligned,
  1839. soc->link_desc_banks[i].base_paddr_unaligned,
  1840. 0);
  1841. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1842. }
  1843. }
  1844. return QDF_STATUS_E_FAILURE;
  1845. }
  1846. /*
  1847. * Free link descriptor pool that was setup HW
  1848. */
  1849. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1850. {
  1851. int i;
  1852. if (soc->wbm_idle_link_ring.hal_srng) {
  1853. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1854. WBM_IDLE_LINK, 0);
  1855. }
  1856. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1857. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1858. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1859. soc->wbm_idle_scatter_buf_size,
  1860. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1861. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1862. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1863. }
  1864. }
  1865. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1866. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1867. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1868. soc->link_desc_banks[i].size,
  1869. soc->link_desc_banks[i].base_vaddr_unaligned,
  1870. soc->link_desc_banks[i].base_paddr_unaligned,
  1871. 0);
  1872. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1873. }
  1874. }
  1875. }
  1876. #ifdef IPA_OFFLOAD
  1877. #define REO_DST_RING_SIZE_QCA6290 1023
  1878. #ifndef QCA_WIFI_QCA8074_VP
  1879. #define REO_DST_RING_SIZE_QCA8074 1023
  1880. #else
  1881. #define REO_DST_RING_SIZE_QCA8074 8
  1882. #endif /* QCA_WIFI_QCA8074_VP */
  1883. #else
  1884. #define REO_DST_RING_SIZE_QCA6290 1024
  1885. #ifndef QCA_WIFI_QCA8074_VP
  1886. #define REO_DST_RING_SIZE_QCA8074 2048
  1887. #else
  1888. #define REO_DST_RING_SIZE_QCA8074 8
  1889. #endif /* QCA_WIFI_QCA8074_VP */
  1890. #endif /* IPA_OFFLOAD */
  1891. /*
  1892. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1893. * @soc: Datapath SOC handle
  1894. *
  1895. * This is a timer function used to age out stale AST nodes from
  1896. * AST table
  1897. */
  1898. #ifdef FEATURE_WDS
  1899. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1900. {
  1901. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1902. struct dp_pdev *pdev;
  1903. struct dp_vdev *vdev;
  1904. struct dp_peer *peer;
  1905. struct dp_ast_entry *ase, *temp_ase;
  1906. int i;
  1907. bool check_wds_ase = false;
  1908. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1909. soc->wds_ast_aging_timer_cnt = 0;
  1910. check_wds_ase = true;
  1911. }
  1912. /* Peer list access lock */
  1913. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1914. /* AST list access lock */
  1915. qdf_spin_lock_bh(&soc->ast_lock);
  1916. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1917. pdev = soc->pdev_list[i];
  1918. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1919. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1920. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1921. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1922. /*
  1923. * Do not expire static ast entries
  1924. * and HM WDS entries
  1925. */
  1926. if (ase->type !=
  1927. CDP_TXRX_AST_TYPE_WDS &&
  1928. ase->type !=
  1929. CDP_TXRX_AST_TYPE_MEC &&
  1930. ase->type !=
  1931. CDP_TXRX_AST_TYPE_DA)
  1932. continue;
  1933. /* Expire MEC entry every n sec.
  1934. * This needs to be expired in
  1935. * case if STA backbone is made as
  1936. * AP backbone, In this case it needs
  1937. * to be re-added as a WDS entry.
  1938. */
  1939. if (ase->is_active && ase->type ==
  1940. CDP_TXRX_AST_TYPE_MEC) {
  1941. ase->is_active = FALSE;
  1942. continue;
  1943. } else if (ase->is_active &&
  1944. check_wds_ase) {
  1945. ase->is_active = FALSE;
  1946. continue;
  1947. }
  1948. if (ase->type ==
  1949. CDP_TXRX_AST_TYPE_MEC) {
  1950. DP_STATS_INC(soc,
  1951. ast.aged_out, 1);
  1952. dp_peer_del_ast(soc, ase);
  1953. } else if (check_wds_ase) {
  1954. DP_STATS_INC(soc,
  1955. ast.aged_out, 1);
  1956. dp_peer_del_ast(soc, ase);
  1957. }
  1958. }
  1959. }
  1960. }
  1961. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1962. }
  1963. qdf_spin_unlock_bh(&soc->ast_lock);
  1964. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1965. if (qdf_atomic_read(&soc->cmn_init_done))
  1966. qdf_timer_mod(&soc->ast_aging_timer,
  1967. DP_AST_AGING_TIMER_DEFAULT_MS);
  1968. }
  1969. /*
  1970. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1971. * @soc: Datapath SOC handle
  1972. *
  1973. * Return: None
  1974. */
  1975. static void dp_soc_wds_attach(struct dp_soc *soc)
  1976. {
  1977. soc->wds_ast_aging_timer_cnt = 0;
  1978. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  1979. dp_ast_aging_timer_fn, (void *)soc,
  1980. QDF_TIMER_TYPE_WAKE_APPS);
  1981. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  1982. }
  1983. /*
  1984. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1985. * @txrx_soc: DP SOC handle
  1986. *
  1987. * Return: None
  1988. */
  1989. static void dp_soc_wds_detach(struct dp_soc *soc)
  1990. {
  1991. qdf_timer_stop(&soc->ast_aging_timer);
  1992. qdf_timer_free(&soc->ast_aging_timer);
  1993. }
  1994. #else
  1995. static void dp_soc_wds_attach(struct dp_soc *soc)
  1996. {
  1997. }
  1998. static void dp_soc_wds_detach(struct dp_soc *soc)
  1999. {
  2000. }
  2001. #endif
  2002. /*
  2003. * dp_soc_reset_ring_map() - Reset cpu ring map
  2004. * @soc: Datapath soc handler
  2005. *
  2006. * This api resets the default cpu ring map
  2007. */
  2008. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2009. {
  2010. uint8_t i;
  2011. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2012. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2013. switch (nss_config) {
  2014. case dp_nss_cfg_first_radio:
  2015. /*
  2016. * Setting Tx ring map for one nss offloaded radio
  2017. */
  2018. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2019. break;
  2020. case dp_nss_cfg_second_radio:
  2021. /*
  2022. * Setting Tx ring for two nss offloaded radios
  2023. */
  2024. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2025. break;
  2026. case dp_nss_cfg_dbdc:
  2027. /*
  2028. * Setting Tx ring map for 2 nss offloaded radios
  2029. */
  2030. soc->tx_ring_map[i] =
  2031. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2032. break;
  2033. case dp_nss_cfg_dbtc:
  2034. /*
  2035. * Setting Tx ring map for 3 nss offloaded radios
  2036. */
  2037. soc->tx_ring_map[i] =
  2038. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2039. break;
  2040. default:
  2041. dp_err("tx_ring_map failed due to invalid nss cfg");
  2042. break;
  2043. }
  2044. }
  2045. }
  2046. /*
  2047. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2048. * @dp_soc - DP soc handle
  2049. * @ring_type - ring type
  2050. * @ring_num - ring_num
  2051. *
  2052. * return 0 or 1
  2053. */
  2054. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2055. {
  2056. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2057. uint8_t status = 0;
  2058. switch (ring_type) {
  2059. case WBM2SW_RELEASE:
  2060. case REO_DST:
  2061. case RXDMA_BUF:
  2062. status = ((nss_config) & (1 << ring_num));
  2063. break;
  2064. default:
  2065. break;
  2066. }
  2067. return status;
  2068. }
  2069. /*
  2070. * dp_soc_reset_intr_mask() - reset interrupt mask
  2071. * @dp_soc - DP Soc handle
  2072. *
  2073. * Return: Return void
  2074. */
  2075. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2076. {
  2077. uint8_t j;
  2078. int *grp_mask = NULL;
  2079. int group_number, mask, num_ring;
  2080. /* number of tx ring */
  2081. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2082. /*
  2083. * group mask for tx completion ring.
  2084. */
  2085. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2086. /* loop and reset the mask for only offloaded ring */
  2087. for (j = 0; j < num_ring; j++) {
  2088. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2089. continue;
  2090. }
  2091. /*
  2092. * Group number corresponding to tx offloaded ring.
  2093. */
  2094. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2095. if (group_number < 0) {
  2096. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2097. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2098. WBM2SW_RELEASE, j);
  2099. return;
  2100. }
  2101. /* reset the tx mask for offloaded ring */
  2102. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2103. mask &= (~(1 << j));
  2104. /*
  2105. * reset the interrupt mask for offloaded ring.
  2106. */
  2107. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2108. }
  2109. /* number of rx rings */
  2110. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2111. /*
  2112. * group mask for reo destination ring.
  2113. */
  2114. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2115. /* loop and reset the mask for only offloaded ring */
  2116. for (j = 0; j < num_ring; j++) {
  2117. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2118. continue;
  2119. }
  2120. /*
  2121. * Group number corresponding to rx offloaded ring.
  2122. */
  2123. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2124. if (group_number < 0) {
  2125. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2126. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2127. REO_DST, j);
  2128. return;
  2129. }
  2130. /* set the interrupt mask for offloaded ring */
  2131. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2132. mask &= (~(1 << j));
  2133. /*
  2134. * set the interrupt mask to zero for rx offloaded radio.
  2135. */
  2136. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2137. }
  2138. /*
  2139. * group mask for Rx buffer refill ring
  2140. */
  2141. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2142. /* loop and reset the mask for only offloaded ring */
  2143. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2144. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2145. continue;
  2146. }
  2147. /*
  2148. * Group number corresponding to rx offloaded ring.
  2149. */
  2150. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2151. if (group_number < 0) {
  2152. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2153. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2154. REO_DST, j);
  2155. return;
  2156. }
  2157. /* set the interrupt mask for offloaded ring */
  2158. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2159. group_number);
  2160. mask &= (~(1 << j));
  2161. /*
  2162. * set the interrupt mask to zero for rx offloaded radio.
  2163. */
  2164. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2165. group_number, mask);
  2166. }
  2167. }
  2168. #ifdef IPA_OFFLOAD
  2169. /**
  2170. * dp_reo_remap_config() - configure reo remap register value based
  2171. * nss configuration.
  2172. * based on offload_radio value below remap configuration
  2173. * get applied.
  2174. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2175. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2176. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2177. * 3 - both Radios handled by NSS (remap not required)
  2178. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2179. *
  2180. * @remap1: output parameter indicates reo remap 1 register value
  2181. * @remap2: output parameter indicates reo remap 2 register value
  2182. * Return: bool type, true if remap is configured else false.
  2183. */
  2184. static bool dp_reo_remap_config(struct dp_soc *soc,
  2185. uint32_t *remap1,
  2186. uint32_t *remap2)
  2187. {
  2188. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2189. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2190. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2191. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2192. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2193. return true;
  2194. }
  2195. #else
  2196. static bool dp_reo_remap_config(struct dp_soc *soc,
  2197. uint32_t *remap1,
  2198. uint32_t *remap2)
  2199. {
  2200. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2201. switch (offload_radio) {
  2202. case dp_nss_cfg_default:
  2203. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2204. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2205. (0x3 << 18) | (0x4 << 21)) << 8;
  2206. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2207. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2208. (0x3 << 18) | (0x4 << 21)) << 8;
  2209. break;
  2210. case dp_nss_cfg_first_radio:
  2211. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2212. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2213. (0x2 << 18) | (0x3 << 21)) << 8;
  2214. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2215. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2216. (0x4 << 18) | (0x2 << 21)) << 8;
  2217. break;
  2218. case dp_nss_cfg_second_radio:
  2219. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2220. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2221. (0x1 << 18) | (0x3 << 21)) << 8;
  2222. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2223. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2224. (0x4 << 18) | (0x1 << 21)) << 8;
  2225. break;
  2226. case dp_nss_cfg_dbdc:
  2227. case dp_nss_cfg_dbtc:
  2228. /* return false if both or all are offloaded to NSS */
  2229. return false;
  2230. }
  2231. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2232. *remap1, *remap2, offload_radio);
  2233. return true;
  2234. }
  2235. #endif
  2236. /*
  2237. * dp_reo_frag_dst_set() - configure reo register to set the
  2238. * fragment destination ring
  2239. * @soc : Datapath soc
  2240. * @frag_dst_ring : output parameter to set fragment destination ring
  2241. *
  2242. * Based on offload_radio below fragment destination rings is selected
  2243. * 0 - TCL
  2244. * 1 - SW1
  2245. * 2 - SW2
  2246. * 3 - SW3
  2247. * 4 - SW4
  2248. * 5 - Release
  2249. * 6 - FW
  2250. * 7 - alternate select
  2251. *
  2252. * return: void
  2253. */
  2254. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2255. {
  2256. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2257. switch (offload_radio) {
  2258. case dp_nss_cfg_default:
  2259. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2260. break;
  2261. case dp_nss_cfg_dbdc:
  2262. case dp_nss_cfg_dbtc:
  2263. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2264. break;
  2265. default:
  2266. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2267. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2268. break;
  2269. }
  2270. }
  2271. /*
  2272. * dp_soc_cmn_setup() - Common SoC level initializion
  2273. * @soc: Datapath SOC handle
  2274. *
  2275. * This is an internal function used to setup common SOC data structures,
  2276. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2277. */
  2278. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2279. {
  2280. int i;
  2281. struct hal_reo_params reo_params;
  2282. int tx_ring_size;
  2283. int tx_comp_ring_size;
  2284. int reo_dst_ring_size;
  2285. uint32_t entries;
  2286. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2287. if (qdf_atomic_read(&soc->cmn_init_done))
  2288. return 0;
  2289. if (dp_hw_link_desc_pool_setup(soc))
  2290. goto fail1;
  2291. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2292. /* Setup SRNG rings */
  2293. /* Common rings */
  2294. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2295. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2296. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2297. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2298. goto fail1;
  2299. }
  2300. soc->num_tcl_data_rings = 0;
  2301. /* Tx data rings */
  2302. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2303. soc->num_tcl_data_rings =
  2304. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2305. tx_comp_ring_size =
  2306. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2307. tx_ring_size =
  2308. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2309. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2310. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2311. TCL_DATA, i, 0, tx_ring_size)) {
  2312. QDF_TRACE(QDF_MODULE_ID_DP,
  2313. QDF_TRACE_LEVEL_ERROR,
  2314. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2315. goto fail1;
  2316. }
  2317. /*
  2318. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2319. * count
  2320. */
  2321. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2322. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2323. QDF_TRACE(QDF_MODULE_ID_DP,
  2324. QDF_TRACE_LEVEL_ERROR,
  2325. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2326. goto fail1;
  2327. }
  2328. }
  2329. } else {
  2330. /* This will be incremented during per pdev ring setup */
  2331. soc->num_tcl_data_rings = 0;
  2332. }
  2333. if (dp_tx_soc_attach(soc)) {
  2334. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2335. FL("dp_tx_soc_attach failed"));
  2336. goto fail1;
  2337. }
  2338. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2339. /* TCL command and status rings */
  2340. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2341. entries)) {
  2342. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2343. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2344. goto fail1;
  2345. }
  2346. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2347. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2348. entries)) {
  2349. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2350. FL("dp_srng_setup failed for tcl_status_ring"));
  2351. goto fail1;
  2352. }
  2353. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2354. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2355. * descriptors
  2356. */
  2357. /* Rx data rings */
  2358. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2359. soc->num_reo_dest_rings =
  2360. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2361. QDF_TRACE(QDF_MODULE_ID_DP,
  2362. QDF_TRACE_LEVEL_INFO,
  2363. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2364. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2365. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2366. i, 0, reo_dst_ring_size)) {
  2367. QDF_TRACE(QDF_MODULE_ID_DP,
  2368. QDF_TRACE_LEVEL_ERROR,
  2369. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2370. goto fail1;
  2371. }
  2372. }
  2373. } else {
  2374. /* This will be incremented during per pdev ring setup */
  2375. soc->num_reo_dest_rings = 0;
  2376. }
  2377. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2378. /* LMAC RxDMA to SW Rings configuration */
  2379. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2380. /* Only valid for MCL */
  2381. struct dp_pdev *pdev = soc->pdev_list[0];
  2382. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2383. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2384. RXDMA_DST, 0, i,
  2385. entries)) {
  2386. QDF_TRACE(QDF_MODULE_ID_DP,
  2387. QDF_TRACE_LEVEL_ERROR,
  2388. FL(RNG_ERR "rxdma_err_dst_ring"));
  2389. goto fail1;
  2390. }
  2391. }
  2392. }
  2393. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2394. /* REO reinjection ring */
  2395. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2396. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2397. entries)) {
  2398. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2399. FL("dp_srng_setup failed for reo_reinject_ring"));
  2400. goto fail1;
  2401. }
  2402. /* Rx release ring */
  2403. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2404. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2405. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2406. FL("dp_srng_setup failed for rx_rel_ring"));
  2407. goto fail1;
  2408. }
  2409. /* Rx exception ring */
  2410. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2411. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2412. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2413. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2414. FL("dp_srng_setup failed for reo_exception_ring"));
  2415. goto fail1;
  2416. }
  2417. /* REO command and status rings */
  2418. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2419. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2420. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2421. FL("dp_srng_setup failed for reo_cmd_ring"));
  2422. goto fail1;
  2423. }
  2424. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2425. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2426. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2427. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2428. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2429. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2430. FL("dp_srng_setup failed for reo_status_ring"));
  2431. goto fail1;
  2432. }
  2433. /* Reset the cpu ring map if radio is NSS offloaded */
  2434. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2435. dp_soc_reset_cpu_ring_map(soc);
  2436. dp_soc_reset_intr_mask(soc);
  2437. }
  2438. /* Setup HW REO */
  2439. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2440. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2441. /*
  2442. * Reo ring remap is not required if both radios
  2443. * are offloaded to NSS
  2444. */
  2445. if (!dp_reo_remap_config(soc,
  2446. &reo_params.remap1,
  2447. &reo_params.remap2))
  2448. goto out;
  2449. reo_params.rx_hash_enabled = true;
  2450. }
  2451. /* setup the global rx defrag waitlist */
  2452. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2453. soc->rx.defrag.timeout_ms =
  2454. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2455. soc->rx.flags.defrag_timeout_check =
  2456. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2457. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2458. out:
  2459. /*
  2460. * set the fragment destination ring
  2461. */
  2462. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2463. hal_reo_setup(soc->hal_soc, &reo_params);
  2464. qdf_atomic_set(&soc->cmn_init_done, 1);
  2465. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2466. return 0;
  2467. fail1:
  2468. /*
  2469. * Cleanup will be done as part of soc_detach, which will
  2470. * be called on pdev attach failure
  2471. */
  2472. return QDF_STATUS_E_FAILURE;
  2473. }
  2474. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2475. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2476. {
  2477. struct cdp_lro_hash_config lro_hash;
  2478. QDF_STATUS status;
  2479. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2480. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2481. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2482. dp_err("LRO, GRO and RX hash disabled");
  2483. return QDF_STATUS_E_FAILURE;
  2484. }
  2485. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2486. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2487. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2488. lro_hash.lro_enable = 1;
  2489. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2490. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2491. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2492. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2493. }
  2494. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2495. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2496. LRO_IPV4_SEED_ARR_SZ));
  2497. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2498. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2499. LRO_IPV6_SEED_ARR_SZ));
  2500. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2501. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2502. QDF_BUG(0);
  2503. dp_err("lro_hash_config not configured");
  2504. return QDF_STATUS_E_FAILURE;
  2505. }
  2506. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2507. &lro_hash);
  2508. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2509. dp_err("failed to send lro_hash_config to FW %u", status);
  2510. return status;
  2511. }
  2512. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2513. lro_hash.lro_enable, lro_hash.tcp_flag,
  2514. lro_hash.tcp_flag_mask);
  2515. dp_info("toeplitz_hash_ipv4:");
  2516. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2517. (void *)lro_hash.toeplitz_hash_ipv4,
  2518. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2519. LRO_IPV4_SEED_ARR_SZ));
  2520. dp_info("toeplitz_hash_ipv6:");
  2521. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2522. (void *)lro_hash.toeplitz_hash_ipv6,
  2523. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2524. LRO_IPV6_SEED_ARR_SZ));
  2525. return status;
  2526. }
  2527. /*
  2528. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2529. * @soc: data path SoC handle
  2530. * @pdev: Physical device handle
  2531. *
  2532. * Return: 0 - success, > 0 - failure
  2533. */
  2534. #ifdef QCA_HOST2FW_RXBUF_RING
  2535. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2536. struct dp_pdev *pdev)
  2537. {
  2538. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2539. int max_mac_rings;
  2540. int i;
  2541. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2542. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2543. for (i = 0; i < max_mac_rings; i++) {
  2544. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2545. "%s: pdev_id %d mac_id %d",
  2546. __func__, pdev->pdev_id, i);
  2547. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2548. RXDMA_BUF, 1, i,
  2549. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2550. QDF_TRACE(QDF_MODULE_ID_DP,
  2551. QDF_TRACE_LEVEL_ERROR,
  2552. FL("failed rx mac ring setup"));
  2553. return QDF_STATUS_E_FAILURE;
  2554. }
  2555. }
  2556. return QDF_STATUS_SUCCESS;
  2557. }
  2558. #else
  2559. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2560. struct dp_pdev *pdev)
  2561. {
  2562. return QDF_STATUS_SUCCESS;
  2563. }
  2564. #endif
  2565. /**
  2566. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2567. * @pdev - DP_PDEV handle
  2568. *
  2569. * Return: void
  2570. */
  2571. static inline void
  2572. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2573. {
  2574. uint8_t map_id;
  2575. struct dp_soc *soc = pdev->soc;
  2576. if (!soc)
  2577. return;
  2578. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2579. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2580. default_dscp_tid_map,
  2581. sizeof(default_dscp_tid_map));
  2582. }
  2583. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2584. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2585. default_dscp_tid_map,
  2586. map_id);
  2587. }
  2588. }
  2589. #ifdef IPA_OFFLOAD
  2590. /**
  2591. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2592. * @soc: data path instance
  2593. * @pdev: core txrx pdev context
  2594. *
  2595. * Return: QDF_STATUS_SUCCESS: success
  2596. * QDF_STATUS_E_RESOURCES: Error return
  2597. */
  2598. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2599. struct dp_pdev *pdev)
  2600. {
  2601. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2602. int entries;
  2603. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2604. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2605. /* Setup second Rx refill buffer ring */
  2606. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2607. IPA_RX_REFILL_BUF_RING_IDX,
  2608. pdev->pdev_id,
  2609. entries)) {
  2610. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2611. FL("dp_srng_setup failed second rx refill ring"));
  2612. return QDF_STATUS_E_FAILURE;
  2613. }
  2614. return QDF_STATUS_SUCCESS;
  2615. }
  2616. /**
  2617. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2618. * @soc: data path instance
  2619. * @pdev: core txrx pdev context
  2620. *
  2621. * Return: void
  2622. */
  2623. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2624. struct dp_pdev *pdev)
  2625. {
  2626. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2627. IPA_RX_REFILL_BUF_RING_IDX);
  2628. }
  2629. #else
  2630. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2631. struct dp_pdev *pdev)
  2632. {
  2633. return QDF_STATUS_SUCCESS;
  2634. }
  2635. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2636. struct dp_pdev *pdev)
  2637. {
  2638. }
  2639. #endif
  2640. #if !defined(DISABLE_MON_CONFIG)
  2641. /**
  2642. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2643. * @soc: soc handle
  2644. * @pdev: physical device handle
  2645. *
  2646. * Return: nonzero on failure and zero on success
  2647. */
  2648. static
  2649. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2650. {
  2651. int mac_id = 0;
  2652. int pdev_id = pdev->pdev_id;
  2653. int entries;
  2654. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2655. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2656. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2657. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2658. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2659. entries =
  2660. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2661. if (dp_srng_setup(soc,
  2662. &pdev->rxdma_mon_buf_ring[mac_id],
  2663. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2664. entries)) {
  2665. QDF_TRACE(QDF_MODULE_ID_DP,
  2666. QDF_TRACE_LEVEL_ERROR,
  2667. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2668. return QDF_STATUS_E_NOMEM;
  2669. }
  2670. entries =
  2671. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2672. if (dp_srng_setup(soc,
  2673. &pdev->rxdma_mon_dst_ring[mac_id],
  2674. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2675. entries)) {
  2676. QDF_TRACE(QDF_MODULE_ID_DP,
  2677. QDF_TRACE_LEVEL_ERROR,
  2678. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2679. return QDF_STATUS_E_NOMEM;
  2680. }
  2681. entries =
  2682. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2683. if (dp_srng_setup(soc,
  2684. &pdev->rxdma_mon_status_ring[mac_id],
  2685. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2686. entries)) {
  2687. QDF_TRACE(QDF_MODULE_ID_DP,
  2688. QDF_TRACE_LEVEL_ERROR,
  2689. FL(RNG_ERR "rxdma_mon_status_ring"));
  2690. return QDF_STATUS_E_NOMEM;
  2691. }
  2692. entries =
  2693. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2694. if (dp_srng_setup(soc,
  2695. &pdev->rxdma_mon_desc_ring[mac_id],
  2696. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2697. entries)) {
  2698. QDF_TRACE(QDF_MODULE_ID_DP,
  2699. QDF_TRACE_LEVEL_ERROR,
  2700. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2701. return QDF_STATUS_E_NOMEM;
  2702. }
  2703. } else {
  2704. entries =
  2705. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2706. if (dp_srng_setup(soc,
  2707. &pdev->rxdma_mon_status_ring[mac_id],
  2708. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2709. entries)) {
  2710. QDF_TRACE(QDF_MODULE_ID_DP,
  2711. QDF_TRACE_LEVEL_ERROR,
  2712. FL(RNG_ERR "rxdma_mon_status_ring"));
  2713. return QDF_STATUS_E_NOMEM;
  2714. }
  2715. }
  2716. }
  2717. return QDF_STATUS_SUCCESS;
  2718. }
  2719. #else
  2720. static
  2721. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2722. {
  2723. return QDF_STATUS_SUCCESS;
  2724. }
  2725. #endif
  2726. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2727. * @pdev_hdl: pdev handle
  2728. */
  2729. #ifdef ATH_SUPPORT_EXT_STAT
  2730. void dp_iterate_update_peer_list(void *pdev_hdl)
  2731. {
  2732. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2733. struct dp_soc *soc = pdev->soc;
  2734. struct dp_vdev *vdev = NULL;
  2735. struct dp_peer *peer = NULL;
  2736. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2737. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2738. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2739. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2740. dp_cal_client_update_peer_stats(&peer->stats);
  2741. }
  2742. }
  2743. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2744. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2745. }
  2746. #else
  2747. void dp_iterate_update_peer_list(void *pdev_hdl)
  2748. {
  2749. }
  2750. #endif
  2751. /*
  2752. * dp_pdev_attach_wifi3() - attach txrx pdev
  2753. * @ctrl_pdev: Opaque PDEV object
  2754. * @txrx_soc: Datapath SOC handle
  2755. * @htc_handle: HTC handle for host-target interface
  2756. * @qdf_osdev: QDF OS device
  2757. * @pdev_id: PDEV ID
  2758. *
  2759. * Return: DP PDEV handle on success, NULL on failure
  2760. */
  2761. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2762. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2763. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2764. {
  2765. int tx_ring_size;
  2766. int tx_comp_ring_size;
  2767. int reo_dst_ring_size;
  2768. int entries;
  2769. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2770. int nss_cfg;
  2771. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2772. struct dp_pdev *pdev = NULL;
  2773. if (soc->dp_soc_reinit)
  2774. pdev = soc->pdev_list[pdev_id];
  2775. else
  2776. pdev = qdf_mem_malloc(sizeof(*pdev));
  2777. if (!pdev) {
  2778. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2779. FL("DP PDEV memory allocation failed"));
  2780. goto fail0;
  2781. }
  2782. /*
  2783. * Variable to prevent double pdev deinitialization during
  2784. * radio detach execution .i.e. in the absence of any vdev.
  2785. */
  2786. pdev->pdev_deinit = 0;
  2787. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2788. if (!pdev->invalid_peer) {
  2789. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2790. FL("Invalid peer memory allocation failed"));
  2791. qdf_mem_free(pdev);
  2792. goto fail0;
  2793. }
  2794. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2795. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2796. if (!pdev->wlan_cfg_ctx) {
  2797. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2798. FL("pdev cfg_attach failed"));
  2799. qdf_mem_free(pdev->invalid_peer);
  2800. qdf_mem_free(pdev);
  2801. goto fail0;
  2802. }
  2803. /*
  2804. * set nss pdev config based on soc config
  2805. */
  2806. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2807. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2808. (nss_cfg & (1 << pdev_id)));
  2809. pdev->soc = soc;
  2810. pdev->ctrl_pdev = ctrl_pdev;
  2811. pdev->pdev_id = pdev_id;
  2812. soc->pdev_list[pdev_id] = pdev;
  2813. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2814. soc->pdev_count++;
  2815. TAILQ_INIT(&pdev->vdev_list);
  2816. qdf_spinlock_create(&pdev->vdev_list_lock);
  2817. pdev->vdev_count = 0;
  2818. qdf_spinlock_create(&pdev->tx_mutex);
  2819. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2820. TAILQ_INIT(&pdev->neighbour_peers_list);
  2821. pdev->neighbour_peers_added = false;
  2822. if (dp_soc_cmn_setup(soc)) {
  2823. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2824. FL("dp_soc_cmn_setup failed"));
  2825. goto fail1;
  2826. }
  2827. /* Setup per PDEV TCL rings if configured */
  2828. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2829. tx_ring_size =
  2830. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2831. tx_comp_ring_size =
  2832. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2833. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2834. pdev_id, pdev_id, tx_ring_size)) {
  2835. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2836. FL("dp_srng_setup failed for tcl_data_ring"));
  2837. goto fail1;
  2838. }
  2839. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2840. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2841. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2842. FL("dp_srng_setup failed for tx_comp_ring"));
  2843. goto fail1;
  2844. }
  2845. soc->num_tcl_data_rings++;
  2846. }
  2847. /* Tx specific init */
  2848. if (dp_tx_pdev_attach(pdev)) {
  2849. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2850. FL("dp_tx_pdev_attach failed"));
  2851. goto fail1;
  2852. }
  2853. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2854. /* Setup per PDEV REO rings if configured */
  2855. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2856. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2857. pdev_id, pdev_id, reo_dst_ring_size)) {
  2858. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2859. FL("dp_srng_setup failed for reo_dest_ringn"));
  2860. goto fail1;
  2861. }
  2862. soc->num_reo_dest_rings++;
  2863. }
  2864. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2865. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2866. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2867. FL("dp_srng_setup failed rx refill ring"));
  2868. goto fail1;
  2869. }
  2870. if (dp_rxdma_ring_setup(soc, pdev)) {
  2871. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2872. FL("RXDMA ring config failed"));
  2873. goto fail1;
  2874. }
  2875. if (dp_mon_rings_setup(soc, pdev)) {
  2876. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2877. FL("MONITOR rings setup failed"));
  2878. goto fail1;
  2879. }
  2880. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2881. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2882. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2883. 0, pdev_id,
  2884. entries)) {
  2885. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2886. FL(RNG_ERR "rxdma_err_dst_ring"));
  2887. goto fail1;
  2888. }
  2889. }
  2890. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2891. goto fail1;
  2892. if (dp_ipa_ring_resource_setup(soc, pdev))
  2893. goto fail1;
  2894. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2895. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2896. FL("dp_ipa_uc_attach failed"));
  2897. goto fail1;
  2898. }
  2899. /* Rx specific init */
  2900. if (dp_rx_pdev_attach(pdev)) {
  2901. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2902. FL("dp_rx_pdev_attach failed"));
  2903. goto fail1;
  2904. }
  2905. DP_STATS_INIT(pdev);
  2906. /* Monitor filter init */
  2907. pdev->mon_filter_mode = MON_FILTER_ALL;
  2908. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2909. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2910. pdev->fp_data_filter = FILTER_DATA_ALL;
  2911. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2912. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2913. pdev->mo_data_filter = FILTER_DATA_ALL;
  2914. dp_local_peer_id_pool_init(pdev);
  2915. dp_dscp_tid_map_setup(pdev);
  2916. /* Rx monitor mode specific init */
  2917. if (dp_rx_pdev_mon_attach(pdev)) {
  2918. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2919. "dp_rx_pdev_mon_attach failed");
  2920. goto fail1;
  2921. }
  2922. if (dp_wdi_event_attach(pdev)) {
  2923. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2924. "dp_wdi_evet_attach failed");
  2925. goto fail1;
  2926. }
  2927. /* set the reo destination during initialization */
  2928. pdev->reo_dest = pdev->pdev_id + 1;
  2929. /*
  2930. * initialize ppdu tlv list
  2931. */
  2932. TAILQ_INIT(&pdev->ppdu_info_list);
  2933. pdev->tlv_count = 0;
  2934. pdev->list_depth = 0;
  2935. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2936. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2937. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2938. TRUE);
  2939. /* initlialize cal client timer */
  2940. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2941. &dp_iterate_update_peer_list);
  2942. return (struct cdp_pdev *)pdev;
  2943. fail1:
  2944. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  2945. fail0:
  2946. return NULL;
  2947. }
  2948. /*
  2949. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2950. * @soc: data path SoC handle
  2951. * @pdev: Physical device handle
  2952. *
  2953. * Return: void
  2954. */
  2955. #ifdef QCA_HOST2FW_RXBUF_RING
  2956. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2957. struct dp_pdev *pdev)
  2958. {
  2959. int max_mac_rings =
  2960. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2961. int i;
  2962. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2963. max_mac_rings : MAX_RX_MAC_RINGS;
  2964. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2965. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2966. RXDMA_BUF, 1);
  2967. qdf_timer_free(&soc->mon_reap_timer);
  2968. }
  2969. #else
  2970. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2971. struct dp_pdev *pdev)
  2972. {
  2973. }
  2974. #endif
  2975. /*
  2976. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2977. * @pdev: device object
  2978. *
  2979. * Return: void
  2980. */
  2981. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2982. {
  2983. struct dp_neighbour_peer *peer = NULL;
  2984. struct dp_neighbour_peer *temp_peer = NULL;
  2985. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2986. neighbour_peer_list_elem, temp_peer) {
  2987. /* delete this peer from the list */
  2988. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2989. peer, neighbour_peer_list_elem);
  2990. qdf_mem_free(peer);
  2991. }
  2992. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2993. }
  2994. /**
  2995. * dp_htt_ppdu_stats_detach() - detach stats resources
  2996. * @pdev: Datapath PDEV handle
  2997. *
  2998. * Return: void
  2999. */
  3000. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3001. {
  3002. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3003. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3004. ppdu_info_list_elem, ppdu_info_next) {
  3005. if (!ppdu_info)
  3006. break;
  3007. qdf_assert_always(ppdu_info->nbuf);
  3008. qdf_nbuf_free(ppdu_info->nbuf);
  3009. qdf_mem_free(ppdu_info);
  3010. }
  3011. }
  3012. #if !defined(DISABLE_MON_CONFIG)
  3013. static
  3014. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3015. int mac_id)
  3016. {
  3017. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3018. dp_srng_cleanup(soc,
  3019. &pdev->rxdma_mon_buf_ring[mac_id],
  3020. RXDMA_MONITOR_BUF, 0);
  3021. dp_srng_cleanup(soc,
  3022. &pdev->rxdma_mon_dst_ring[mac_id],
  3023. RXDMA_MONITOR_DST, 0);
  3024. dp_srng_cleanup(soc,
  3025. &pdev->rxdma_mon_status_ring[mac_id],
  3026. RXDMA_MONITOR_STATUS, 0);
  3027. dp_srng_cleanup(soc,
  3028. &pdev->rxdma_mon_desc_ring[mac_id],
  3029. RXDMA_MONITOR_DESC, 0);
  3030. dp_srng_cleanup(soc,
  3031. &pdev->rxdma_err_dst_ring[mac_id],
  3032. RXDMA_DST, 0);
  3033. } else {
  3034. dp_srng_cleanup(soc,
  3035. &pdev->rxdma_mon_status_ring[mac_id],
  3036. RXDMA_MONITOR_STATUS, 0);
  3037. dp_srng_cleanup(soc,
  3038. &pdev->rxdma_err_dst_ring[mac_id],
  3039. RXDMA_DST, 0);
  3040. }
  3041. }
  3042. #else
  3043. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3044. int mac_id)
  3045. {
  3046. }
  3047. #endif
  3048. /**
  3049. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3050. *
  3051. * @soc: soc handle
  3052. * @pdev: datapath physical dev handle
  3053. * @mac_id: mac number
  3054. *
  3055. * Return: None
  3056. */
  3057. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3058. int mac_id)
  3059. {
  3060. }
  3061. /**
  3062. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3063. * @pdev: dp pdev handle
  3064. *
  3065. * Return: None
  3066. */
  3067. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3068. {
  3069. uint16_t len = 0;
  3070. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3071. len = sizeof(struct dp_pdev) -
  3072. offsetof(struct dp_pdev, pdev_deinit) -
  3073. sizeof(pdev->pdev_deinit);
  3074. dp_pdev_offset = dp_pdev_offset +
  3075. offsetof(struct dp_pdev, pdev_deinit) +
  3076. sizeof(pdev->pdev_deinit);
  3077. qdf_mem_zero(dp_pdev_offset, len);
  3078. }
  3079. /**
  3080. * dp_pdev_deinit() - Deinit txrx pdev
  3081. * @txrx_pdev: Datapath PDEV handle
  3082. * @force: Force deinit
  3083. *
  3084. * Return: None
  3085. */
  3086. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3087. {
  3088. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3089. struct dp_soc *soc = pdev->soc;
  3090. qdf_nbuf_t curr_nbuf, next_nbuf;
  3091. int mac_id;
  3092. /*
  3093. * Prevent double pdev deinitialization during radio detach
  3094. * execution .i.e. in the absence of any vdev
  3095. */
  3096. if (pdev->pdev_deinit)
  3097. return;
  3098. pdev->pdev_deinit = 1;
  3099. dp_wdi_event_detach(pdev);
  3100. dp_tx_pdev_detach(pdev);
  3101. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3102. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3103. TCL_DATA, pdev->pdev_id);
  3104. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3105. WBM2SW_RELEASE, pdev->pdev_id);
  3106. }
  3107. dp_pktlogmod_exit(pdev);
  3108. dp_rx_pdev_detach(pdev);
  3109. dp_rx_pdev_mon_detach(pdev);
  3110. dp_neighbour_peers_detach(pdev);
  3111. qdf_spinlock_destroy(&pdev->tx_mutex);
  3112. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3113. dp_ipa_uc_detach(soc, pdev);
  3114. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3115. /* Cleanup per PDEV REO rings if configured */
  3116. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3117. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3118. REO_DST, pdev->pdev_id);
  3119. }
  3120. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3121. dp_rxdma_ring_cleanup(soc, pdev);
  3122. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3123. dp_mon_ring_deinit(soc, pdev, mac_id);
  3124. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3125. RXDMA_DST, 0);
  3126. }
  3127. curr_nbuf = pdev->invalid_peer_head_msdu;
  3128. while (curr_nbuf) {
  3129. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3130. qdf_nbuf_free(curr_nbuf);
  3131. curr_nbuf = next_nbuf;
  3132. }
  3133. pdev->invalid_peer_head_msdu = NULL;
  3134. pdev->invalid_peer_tail_msdu = NULL;
  3135. dp_htt_ppdu_stats_detach(pdev);
  3136. qdf_nbuf_free(pdev->sojourn_buf);
  3137. dp_cal_client_detach(&pdev->cal_client_ctx);
  3138. soc->pdev_count--;
  3139. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3140. qdf_mem_free(pdev->invalid_peer);
  3141. qdf_mem_free(pdev->dp_txrx_handle);
  3142. dp_pdev_mem_reset(pdev);
  3143. }
  3144. /**
  3145. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3146. * @txrx_pdev: Datapath PDEV handle
  3147. * @force: Force deinit
  3148. *
  3149. * Return: None
  3150. */
  3151. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3152. {
  3153. dp_pdev_deinit(txrx_pdev, force);
  3154. }
  3155. /*
  3156. * dp_pdev_detach() - Complete rest of pdev detach
  3157. * @txrx_pdev: Datapath PDEV handle
  3158. * @force: Force deinit
  3159. *
  3160. * Return: None
  3161. */
  3162. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3163. {
  3164. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3165. struct dp_soc *soc = pdev->soc;
  3166. int mac_id;
  3167. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3168. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3169. TCL_DATA, pdev->pdev_id);
  3170. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3171. WBM2SW_RELEASE, pdev->pdev_id);
  3172. }
  3173. dp_mon_link_free(pdev);
  3174. /* Cleanup per PDEV REO rings if configured */
  3175. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3176. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3177. REO_DST, pdev->pdev_id);
  3178. }
  3179. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3180. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3181. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3182. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3183. RXDMA_DST, 0);
  3184. }
  3185. soc->pdev_list[pdev->pdev_id] = NULL;
  3186. qdf_mem_free(pdev);
  3187. }
  3188. /*
  3189. * dp_pdev_detach_wifi3() - detach txrx pdev
  3190. * @txrx_pdev: Datapath PDEV handle
  3191. * @force: Force detach
  3192. *
  3193. * Return: None
  3194. */
  3195. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3196. {
  3197. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3198. struct dp_soc *soc = pdev->soc;
  3199. if (soc->dp_soc_reinit) {
  3200. dp_pdev_detach(txrx_pdev, force);
  3201. } else {
  3202. dp_pdev_deinit(txrx_pdev, force);
  3203. dp_pdev_detach(txrx_pdev, force);
  3204. }
  3205. }
  3206. /*
  3207. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3208. * @soc: DP SOC handle
  3209. */
  3210. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3211. {
  3212. struct reo_desc_list_node *desc;
  3213. struct dp_rx_tid *rx_tid;
  3214. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3215. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3216. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3217. rx_tid = &desc->rx_tid;
  3218. qdf_mem_unmap_nbytes_single(soc->osdev,
  3219. rx_tid->hw_qdesc_paddr,
  3220. QDF_DMA_BIDIRECTIONAL,
  3221. rx_tid->hw_qdesc_alloc_size);
  3222. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3223. qdf_mem_free(desc);
  3224. }
  3225. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3226. qdf_list_destroy(&soc->reo_desc_freelist);
  3227. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3228. }
  3229. /**
  3230. * dp_soc_mem_reset() - Reset Dp Soc memory
  3231. * @soc: DP handle
  3232. *
  3233. * Return: None
  3234. */
  3235. static void dp_soc_mem_reset(struct dp_soc *soc)
  3236. {
  3237. uint16_t len = 0;
  3238. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3239. len = sizeof(struct dp_soc) -
  3240. offsetof(struct dp_soc, dp_soc_reinit) -
  3241. sizeof(soc->dp_soc_reinit);
  3242. dp_soc_offset = dp_soc_offset +
  3243. offsetof(struct dp_soc, dp_soc_reinit) +
  3244. sizeof(soc->dp_soc_reinit);
  3245. qdf_mem_zero(dp_soc_offset, len);
  3246. }
  3247. /**
  3248. * dp_soc_deinit() - Deinitialize txrx SOC
  3249. * @txrx_soc: Opaque DP SOC handle
  3250. *
  3251. * Return: None
  3252. */
  3253. static void dp_soc_deinit(void *txrx_soc)
  3254. {
  3255. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3256. int i;
  3257. qdf_atomic_set(&soc->cmn_init_done, 0);
  3258. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3259. if (soc->pdev_list[i])
  3260. dp_pdev_deinit((struct cdp_pdev *)
  3261. soc->pdev_list[i], 1);
  3262. }
  3263. qdf_flush_work(&soc->htt_stats.work);
  3264. qdf_disable_work(&soc->htt_stats.work);
  3265. /* Free pending htt stats messages */
  3266. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3267. dp_reo_cmdlist_destroy(soc);
  3268. dp_peer_find_detach(soc);
  3269. /* Free the ring memories */
  3270. /* Common rings */
  3271. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3272. /* Tx data rings */
  3273. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3274. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3275. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3276. TCL_DATA, i);
  3277. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3278. WBM2SW_RELEASE, i);
  3279. }
  3280. }
  3281. /* TCL command and status rings */
  3282. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3283. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3284. /* Rx data rings */
  3285. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3286. soc->num_reo_dest_rings =
  3287. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3288. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3289. /* TODO: Get number of rings and ring sizes
  3290. * from wlan_cfg
  3291. */
  3292. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3293. REO_DST, i);
  3294. }
  3295. }
  3296. /* REO reinjection ring */
  3297. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3298. /* Rx release ring */
  3299. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3300. /* Rx exception ring */
  3301. /* TODO: Better to store ring_type and ring_num in
  3302. * dp_srng during setup
  3303. */
  3304. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3305. /* REO command and status rings */
  3306. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3307. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3308. dp_soc_wds_detach(soc);
  3309. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3310. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3311. htt_soc_htc_dealloc(soc->htt_handle);
  3312. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3313. dp_reo_cmdlist_destroy(soc);
  3314. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3315. dp_reo_desc_freelist_destroy(soc);
  3316. qdf_spinlock_destroy(&soc->ast_lock);
  3317. dp_soc_mem_reset(soc);
  3318. }
  3319. /**
  3320. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3321. * @txrx_soc: Opaque DP SOC handle
  3322. *
  3323. * Return: None
  3324. */
  3325. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3326. {
  3327. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3328. soc->dp_soc_reinit = 1;
  3329. dp_soc_deinit(txrx_soc);
  3330. }
  3331. /*
  3332. * dp_soc_detach() - Detach rest of txrx SOC
  3333. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3334. *
  3335. * Return: None
  3336. */
  3337. static void dp_soc_detach(void *txrx_soc)
  3338. {
  3339. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3340. int i;
  3341. qdf_atomic_set(&soc->cmn_init_done, 0);
  3342. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3343. * SW descriptors
  3344. */
  3345. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3346. if (soc->pdev_list[i])
  3347. dp_pdev_detach((struct cdp_pdev *)
  3348. soc->pdev_list[i], 1);
  3349. }
  3350. /* Free the ring memories */
  3351. /* Common rings */
  3352. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3353. dp_tx_soc_detach(soc);
  3354. /* Tx data rings */
  3355. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3356. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3357. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3358. TCL_DATA, i);
  3359. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3360. WBM2SW_RELEASE, i);
  3361. }
  3362. }
  3363. /* TCL command and status rings */
  3364. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3365. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3366. /* Rx data rings */
  3367. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3368. soc->num_reo_dest_rings =
  3369. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3370. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3371. /* TODO: Get number of rings and ring sizes
  3372. * from wlan_cfg
  3373. */
  3374. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3375. REO_DST, i);
  3376. }
  3377. }
  3378. /* REO reinjection ring */
  3379. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3380. /* Rx release ring */
  3381. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3382. /* Rx exception ring */
  3383. /* TODO: Better to store ring_type and ring_num in
  3384. * dp_srng during setup
  3385. */
  3386. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3387. /* REO command and status rings */
  3388. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3389. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3390. dp_hw_link_desc_pool_cleanup(soc);
  3391. htt_soc_detach(soc->htt_handle);
  3392. soc->dp_soc_reinit = 0;
  3393. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3394. qdf_mem_free(soc);
  3395. }
  3396. /*
  3397. * dp_soc_detach_wifi3() - Detach txrx SOC
  3398. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3399. *
  3400. * Return: None
  3401. */
  3402. static void dp_soc_detach_wifi3(void *txrx_soc)
  3403. {
  3404. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3405. if (soc->dp_soc_reinit) {
  3406. dp_soc_detach(txrx_soc);
  3407. } else {
  3408. dp_soc_deinit(txrx_soc);
  3409. dp_soc_detach(txrx_soc);
  3410. }
  3411. }
  3412. #if !defined(DISABLE_MON_CONFIG)
  3413. /**
  3414. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3415. * @soc: soc handle
  3416. * @pdev: physical device handle
  3417. * @mac_id: ring number
  3418. * @mac_for_pdev: mac_id
  3419. *
  3420. * Return: non-zero for failure, zero for success
  3421. */
  3422. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3423. struct dp_pdev *pdev,
  3424. int mac_id,
  3425. int mac_for_pdev)
  3426. {
  3427. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3428. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3429. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3430. pdev->rxdma_mon_buf_ring[mac_id]
  3431. .hal_srng,
  3432. RXDMA_MONITOR_BUF);
  3433. if (status != QDF_STATUS_SUCCESS) {
  3434. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3435. return status;
  3436. }
  3437. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3438. pdev->rxdma_mon_dst_ring[mac_id]
  3439. .hal_srng,
  3440. RXDMA_MONITOR_DST);
  3441. if (status != QDF_STATUS_SUCCESS) {
  3442. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3443. return status;
  3444. }
  3445. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3446. pdev->rxdma_mon_status_ring[mac_id]
  3447. .hal_srng,
  3448. RXDMA_MONITOR_STATUS);
  3449. if (status != QDF_STATUS_SUCCESS) {
  3450. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3451. return status;
  3452. }
  3453. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3454. pdev->rxdma_mon_desc_ring[mac_id]
  3455. .hal_srng,
  3456. RXDMA_MONITOR_DESC);
  3457. if (status != QDF_STATUS_SUCCESS) {
  3458. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3459. return status;
  3460. }
  3461. } else {
  3462. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3463. pdev->rxdma_mon_status_ring[mac_id]
  3464. .hal_srng,
  3465. RXDMA_MONITOR_STATUS);
  3466. if (status != QDF_STATUS_SUCCESS) {
  3467. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3468. return status;
  3469. }
  3470. }
  3471. return status;
  3472. }
  3473. #else
  3474. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3475. struct dp_pdev *pdev,
  3476. int mac_id,
  3477. int mac_for_pdev)
  3478. {
  3479. return QDF_STATUS_SUCCESS;
  3480. }
  3481. #endif
  3482. /*
  3483. * dp_rxdma_ring_config() - configure the RX DMA rings
  3484. *
  3485. * This function is used to configure the MAC rings.
  3486. * On MCL host provides buffers in Host2FW ring
  3487. * FW refills (copies) buffers to the ring and updates
  3488. * ring_idx in register
  3489. *
  3490. * @soc: data path SoC handle
  3491. *
  3492. * Return: zero on success, non-zero on failure
  3493. */
  3494. #ifdef QCA_HOST2FW_RXBUF_RING
  3495. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3496. {
  3497. int i;
  3498. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3499. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3500. struct dp_pdev *pdev = soc->pdev_list[i];
  3501. if (pdev) {
  3502. int mac_id;
  3503. bool dbs_enable = 0;
  3504. int max_mac_rings =
  3505. wlan_cfg_get_num_mac_rings
  3506. (pdev->wlan_cfg_ctx);
  3507. htt_srng_setup(soc->htt_handle, 0,
  3508. pdev->rx_refill_buf_ring.hal_srng,
  3509. RXDMA_BUF);
  3510. if (pdev->rx_refill_buf_ring2.hal_srng)
  3511. htt_srng_setup(soc->htt_handle, 0,
  3512. pdev->rx_refill_buf_ring2.hal_srng,
  3513. RXDMA_BUF);
  3514. if (soc->cdp_soc.ol_ops->
  3515. is_hw_dbs_2x2_capable) {
  3516. dbs_enable = soc->cdp_soc.ol_ops->
  3517. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3518. }
  3519. if (dbs_enable) {
  3520. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3521. QDF_TRACE_LEVEL_ERROR,
  3522. FL("DBS enabled max_mac_rings %d"),
  3523. max_mac_rings);
  3524. } else {
  3525. max_mac_rings = 1;
  3526. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3527. QDF_TRACE_LEVEL_ERROR,
  3528. FL("DBS disabled, max_mac_rings %d"),
  3529. max_mac_rings);
  3530. }
  3531. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3532. FL("pdev_id %d max_mac_rings %d"),
  3533. pdev->pdev_id, max_mac_rings);
  3534. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3535. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3536. mac_id, pdev->pdev_id);
  3537. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3538. QDF_TRACE_LEVEL_ERROR,
  3539. FL("mac_id %d"), mac_for_pdev);
  3540. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3541. pdev->rx_mac_buf_ring[mac_id]
  3542. .hal_srng,
  3543. RXDMA_BUF);
  3544. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3545. pdev->rxdma_err_dst_ring[mac_id]
  3546. .hal_srng,
  3547. RXDMA_DST);
  3548. /* Configure monitor mode rings */
  3549. status = dp_mon_htt_srng_setup(soc, pdev,
  3550. mac_id,
  3551. mac_for_pdev);
  3552. if (status != QDF_STATUS_SUCCESS) {
  3553. dp_err("Failed to send htt monitor messages to target");
  3554. return status;
  3555. }
  3556. }
  3557. }
  3558. }
  3559. /*
  3560. * Timer to reap rxdma status rings.
  3561. * Needed until we enable ppdu end interrupts
  3562. */
  3563. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3564. dp_service_mon_rings, (void *)soc,
  3565. QDF_TIMER_TYPE_WAKE_APPS);
  3566. soc->reap_timer_init = 1;
  3567. return status;
  3568. }
  3569. #else
  3570. /* This is only for WIN */
  3571. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3572. {
  3573. int i;
  3574. int mac_id;
  3575. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3576. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3577. struct dp_pdev *pdev = soc->pdev_list[i];
  3578. if (pdev == NULL)
  3579. continue;
  3580. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3581. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3582. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3583. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3584. #ifndef DISABLE_MON_CONFIG
  3585. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3586. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3587. RXDMA_MONITOR_BUF);
  3588. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3589. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3590. RXDMA_MONITOR_DST);
  3591. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3592. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3593. RXDMA_MONITOR_STATUS);
  3594. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3595. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3596. RXDMA_MONITOR_DESC);
  3597. #endif
  3598. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3599. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3600. RXDMA_DST);
  3601. }
  3602. }
  3603. return status;
  3604. }
  3605. #endif
  3606. /*
  3607. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3608. * @cdp_soc: Opaque Datapath SOC handle
  3609. *
  3610. * Return: zero on success, non-zero on failure
  3611. */
  3612. static QDF_STATUS
  3613. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3614. {
  3615. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3616. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3617. htt_soc_attach_target(soc->htt_handle);
  3618. status = dp_rxdma_ring_config(soc);
  3619. if (status != QDF_STATUS_SUCCESS) {
  3620. dp_err("Failed to send htt srng setup messages to target");
  3621. return status;
  3622. }
  3623. DP_STATS_INIT(soc);
  3624. /* initialize work queue for stats processing */
  3625. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3626. return QDF_STATUS_SUCCESS;
  3627. }
  3628. /*
  3629. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3630. * @txrx_soc: Datapath SOC handle
  3631. */
  3632. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3633. {
  3634. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3635. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3636. }
  3637. /*
  3638. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3639. * @txrx_soc: Datapath SOC handle
  3640. * @nss_cfg: nss config
  3641. */
  3642. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3643. {
  3644. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3645. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3646. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3647. /*
  3648. * TODO: masked out based on the per offloaded radio
  3649. */
  3650. switch (config) {
  3651. case dp_nss_cfg_default:
  3652. break;
  3653. case dp_nss_cfg_dbdc:
  3654. case dp_nss_cfg_dbtc:
  3655. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3656. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3657. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3658. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3659. break;
  3660. default:
  3661. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3662. "Invalid offload config %d", config);
  3663. }
  3664. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3665. FL("nss-wifi<0> nss config is enabled"));
  3666. }
  3667. /*
  3668. * dp_vdev_attach_wifi3() - attach txrx vdev
  3669. * @txrx_pdev: Datapath PDEV handle
  3670. * @vdev_mac_addr: MAC address of the virtual interface
  3671. * @vdev_id: VDEV Id
  3672. * @wlan_op_mode: VDEV operating mode
  3673. *
  3674. * Return: DP VDEV handle on success, NULL on failure
  3675. */
  3676. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3677. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3678. {
  3679. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3680. struct dp_soc *soc = pdev->soc;
  3681. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3682. if (!vdev) {
  3683. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3684. FL("DP VDEV memory allocation failed"));
  3685. goto fail0;
  3686. }
  3687. vdev->pdev = pdev;
  3688. vdev->vdev_id = vdev_id;
  3689. vdev->opmode = op_mode;
  3690. vdev->osdev = soc->osdev;
  3691. vdev->osif_rx = NULL;
  3692. vdev->osif_rsim_rx_decap = NULL;
  3693. vdev->osif_get_key = NULL;
  3694. vdev->osif_rx_mon = NULL;
  3695. vdev->osif_tx_free_ext = NULL;
  3696. vdev->osif_vdev = NULL;
  3697. vdev->delete.pending = 0;
  3698. vdev->safemode = 0;
  3699. vdev->drop_unenc = 1;
  3700. vdev->sec_type = cdp_sec_type_none;
  3701. #ifdef notyet
  3702. vdev->filters_num = 0;
  3703. #endif
  3704. qdf_mem_copy(
  3705. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3706. /* TODO: Initialize default HTT meta data that will be used in
  3707. * TCL descriptors for packets transmitted from this VDEV
  3708. */
  3709. TAILQ_INIT(&vdev->peer_list);
  3710. if ((soc->intr_mode == DP_INTR_POLL) &&
  3711. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3712. if ((pdev->vdev_count == 0) ||
  3713. (wlan_op_mode_monitor == vdev->opmode))
  3714. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3715. }
  3716. if (wlan_op_mode_monitor == vdev->opmode) {
  3717. pdev->monitor_vdev = vdev;
  3718. return (struct cdp_vdev *)vdev;
  3719. }
  3720. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3721. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3722. vdev->dscp_tid_map_id = 0;
  3723. vdev->mcast_enhancement_en = 0;
  3724. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3725. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3726. /* add this vdev into the pdev's list */
  3727. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3728. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3729. pdev->vdev_count++;
  3730. dp_tx_vdev_attach(vdev);
  3731. if (pdev->vdev_count == 1)
  3732. dp_lro_hash_setup(soc, pdev);
  3733. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3734. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3735. DP_STATS_INIT(vdev);
  3736. if (wlan_op_mode_sta == vdev->opmode)
  3737. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3738. vdev->mac_addr.raw,
  3739. NULL);
  3740. return (struct cdp_vdev *)vdev;
  3741. fail0:
  3742. return NULL;
  3743. }
  3744. /**
  3745. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3746. * @vdev: Datapath VDEV handle
  3747. * @osif_vdev: OSIF vdev handle
  3748. * @ctrl_vdev: UMAC vdev handle
  3749. * @txrx_ops: Tx and Rx operations
  3750. *
  3751. * Return: DP VDEV handle on success, NULL on failure
  3752. */
  3753. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3754. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3755. struct ol_txrx_ops *txrx_ops)
  3756. {
  3757. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3758. vdev->osif_vdev = osif_vdev;
  3759. vdev->ctrl_vdev = ctrl_vdev;
  3760. vdev->osif_rx = txrx_ops->rx.rx;
  3761. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3762. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3763. vdev->osif_get_key = txrx_ops->get_key;
  3764. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3765. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3766. #ifdef notyet
  3767. #if ATH_SUPPORT_WAPI
  3768. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3769. #endif
  3770. #endif
  3771. #ifdef UMAC_SUPPORT_PROXY_ARP
  3772. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3773. #endif
  3774. vdev->me_convert = txrx_ops->me_convert;
  3775. /* TODO: Enable the following once Tx code is integrated */
  3776. if (vdev->mesh_vdev)
  3777. txrx_ops->tx.tx = dp_tx_send_mesh;
  3778. else
  3779. txrx_ops->tx.tx = dp_tx_send;
  3780. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3781. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3782. "DP Vdev Register success");
  3783. }
  3784. /**
  3785. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3786. * @vdev: Datapath VDEV handle
  3787. *
  3788. * Return: void
  3789. */
  3790. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3791. {
  3792. struct dp_pdev *pdev = vdev->pdev;
  3793. struct dp_soc *soc = pdev->soc;
  3794. struct dp_peer *peer;
  3795. uint16_t *peer_ids;
  3796. uint8_t i = 0, j = 0;
  3797. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3798. if (!peer_ids) {
  3799. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3800. "DP alloc failure - unable to flush peers");
  3801. return;
  3802. }
  3803. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3804. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3805. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3806. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3807. if (j < soc->max_peers)
  3808. peer_ids[j++] = peer->peer_ids[i];
  3809. }
  3810. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3811. for (i = 0; i < j ; i++) {
  3812. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  3813. if (peer) {
  3814. dp_info("peer: %pM is getting flush",
  3815. peer->mac_addr.raw);
  3816. dp_peer_delete_wifi3(peer, 0);
  3817. /*
  3818. * we need to call dp_peer_unref_del_find_by_id()
  3819. * to remove additional ref count incremented
  3820. * by dp_peer_find_by_id() call.
  3821. *
  3822. * Hold the ref count while executing
  3823. * dp_peer_delete_wifi3() call.
  3824. *
  3825. */
  3826. dp_peer_unref_del_find_by_id(peer);
  3827. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  3828. vdev->vdev_id,
  3829. peer->mac_addr.raw, 0);
  3830. }
  3831. }
  3832. qdf_mem_free(peer_ids);
  3833. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3834. FL("Flushed peers for vdev object %pK "), vdev);
  3835. }
  3836. /*
  3837. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3838. * @txrx_vdev: Datapath VDEV handle
  3839. * @callback: Callback OL_IF on completion of detach
  3840. * @cb_context: Callback context
  3841. *
  3842. */
  3843. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3844. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3845. {
  3846. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3847. struct dp_pdev *pdev = vdev->pdev;
  3848. struct dp_soc *soc = pdev->soc;
  3849. struct dp_neighbour_peer *peer = NULL;
  3850. struct dp_neighbour_peer *temp_peer = NULL;
  3851. /* preconditions */
  3852. qdf_assert(vdev);
  3853. if (wlan_op_mode_monitor == vdev->opmode)
  3854. goto free_vdev;
  3855. if (wlan_op_mode_sta == vdev->opmode)
  3856. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3857. /*
  3858. * If Target is hung, flush all peers before detaching vdev
  3859. * this will free all references held due to missing
  3860. * unmap commands from Target
  3861. */
  3862. if ((hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET) ||
  3863. !hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  3864. dp_vdev_flush_peers(vdev);
  3865. /*
  3866. * Use peer_ref_mutex while accessing peer_list, in case
  3867. * a peer is in the process of being removed from the list.
  3868. */
  3869. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3870. /* check that the vdev has no peers allocated */
  3871. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3872. /* debug print - will be removed later */
  3873. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3874. FL("not deleting vdev object %pK (%pM)"
  3875. "until deletion finishes for all its peers"),
  3876. vdev, vdev->mac_addr.raw);
  3877. /* indicate that the vdev needs to be deleted */
  3878. vdev->delete.pending = 1;
  3879. vdev->delete.callback = callback;
  3880. vdev->delete.context = cb_context;
  3881. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3882. return;
  3883. }
  3884. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3885. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3886. if (!soc->hw_nac_monitor_support) {
  3887. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3888. neighbour_peer_list_elem) {
  3889. QDF_ASSERT(peer->vdev != vdev);
  3890. }
  3891. } else {
  3892. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3893. neighbour_peer_list_elem, temp_peer) {
  3894. if (peer->vdev == vdev) {
  3895. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  3896. neighbour_peer_list_elem);
  3897. qdf_mem_free(peer);
  3898. }
  3899. }
  3900. }
  3901. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3902. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3903. dp_tx_vdev_detach(vdev);
  3904. /* remove the vdev from its parent pdev's list */
  3905. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3906. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3907. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3908. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3909. free_vdev:
  3910. qdf_mem_free(vdev);
  3911. if (callback)
  3912. callback(cb_context);
  3913. }
  3914. /*
  3915. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3916. * @soc - datapath soc handle
  3917. * @peer - datapath peer handle
  3918. *
  3919. * Delete the AST entries belonging to a peer
  3920. */
  3921. #ifdef FEATURE_AST
  3922. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3923. struct dp_peer *peer)
  3924. {
  3925. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3926. qdf_spin_lock_bh(&soc->ast_lock);
  3927. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3928. dp_peer_del_ast(soc, ast_entry);
  3929. peer->self_ast_entry = NULL;
  3930. qdf_spin_unlock_bh(&soc->ast_lock);
  3931. }
  3932. #else
  3933. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3934. struct dp_peer *peer)
  3935. {
  3936. }
  3937. #endif
  3938. #if ATH_SUPPORT_WRAP
  3939. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3940. uint8_t *peer_mac_addr)
  3941. {
  3942. struct dp_peer *peer;
  3943. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3944. 0, vdev->vdev_id);
  3945. if (!peer)
  3946. return NULL;
  3947. if (peer->bss_peer)
  3948. return peer;
  3949. dp_peer_unref_delete(peer);
  3950. return NULL;
  3951. }
  3952. #else
  3953. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3954. uint8_t *peer_mac_addr)
  3955. {
  3956. struct dp_peer *peer;
  3957. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3958. 0, vdev->vdev_id);
  3959. if (!peer)
  3960. return NULL;
  3961. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3962. return peer;
  3963. dp_peer_unref_delete(peer);
  3964. return NULL;
  3965. }
  3966. #endif
  3967. #ifdef FEATURE_AST
  3968. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3969. uint8_t *peer_mac_addr)
  3970. {
  3971. struct dp_ast_entry *ast_entry;
  3972. qdf_spin_lock_bh(&soc->ast_lock);
  3973. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3974. if (ast_entry && ast_entry->next_hop &&
  3975. !ast_entry->delete_in_progress)
  3976. dp_peer_del_ast(soc, ast_entry);
  3977. qdf_spin_unlock_bh(&soc->ast_lock);
  3978. }
  3979. #endif
  3980. /*
  3981. * dp_peer_create_wifi3() - attach txrx peer
  3982. * @txrx_vdev: Datapath VDEV handle
  3983. * @peer_mac_addr: Peer MAC address
  3984. *
  3985. * Return: DP peeer handle on success, NULL on failure
  3986. */
  3987. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3988. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3989. {
  3990. struct dp_peer *peer;
  3991. int i;
  3992. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3993. struct dp_pdev *pdev;
  3994. struct dp_soc *soc;
  3995. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3996. /* preconditions */
  3997. qdf_assert(vdev);
  3998. qdf_assert(peer_mac_addr);
  3999. pdev = vdev->pdev;
  4000. soc = pdev->soc;
  4001. /*
  4002. * If a peer entry with given MAC address already exists,
  4003. * reuse the peer and reset the state of peer.
  4004. */
  4005. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4006. if (peer) {
  4007. qdf_atomic_init(&peer->is_default_route_set);
  4008. dp_peer_cleanup(vdev, peer);
  4009. peer->delete_in_progress = false;
  4010. dp_peer_delete_ast_entries(soc, peer);
  4011. if ((vdev->opmode == wlan_op_mode_sta) &&
  4012. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4013. DP_MAC_ADDR_LEN)) {
  4014. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4015. }
  4016. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4017. /*
  4018. * Control path maintains a node count which is incremented
  4019. * for every new peer create command. Since new peer is not being
  4020. * created and earlier reference is reused here,
  4021. * peer_unref_delete event is sent to control path to
  4022. * increment the count back.
  4023. */
  4024. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4025. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4026. peer->mac_addr.raw, vdev->mac_addr.raw,
  4027. vdev->opmode);
  4028. }
  4029. peer->ctrl_peer = ctrl_peer;
  4030. dp_local_peer_id_alloc(pdev, peer);
  4031. DP_STATS_INIT(peer);
  4032. return (void *)peer;
  4033. } else {
  4034. /*
  4035. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4036. * need to remove the AST entry which was earlier added as a WDS
  4037. * entry.
  4038. * If an AST entry exists, but no peer entry exists with a given
  4039. * MAC addresses, we could deduce it as a WDS entry
  4040. */
  4041. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  4042. }
  4043. #ifdef notyet
  4044. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4045. soc->mempool_ol_ath_peer);
  4046. #else
  4047. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4048. #endif
  4049. if (!peer)
  4050. return NULL; /* failure */
  4051. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4052. TAILQ_INIT(&peer->ast_entry_list);
  4053. /* store provided params */
  4054. peer->vdev = vdev;
  4055. peer->ctrl_peer = ctrl_peer;
  4056. if ((vdev->opmode == wlan_op_mode_sta) &&
  4057. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4058. DP_MAC_ADDR_LEN)) {
  4059. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4060. }
  4061. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4062. qdf_spinlock_create(&peer->peer_info_lock);
  4063. qdf_mem_copy(
  4064. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  4065. /* TODO: See of rx_opt_proc is really required */
  4066. peer->rx_opt_proc = soc->rx_opt_proc;
  4067. /* initialize the peer_id */
  4068. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4069. peer->peer_ids[i] = HTT_INVALID_PEER;
  4070. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4071. qdf_atomic_init(&peer->ref_cnt);
  4072. /* keep one reference for attach */
  4073. qdf_atomic_inc(&peer->ref_cnt);
  4074. /* add this peer into the vdev's list */
  4075. if (wlan_op_mode_sta == vdev->opmode)
  4076. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4077. else
  4078. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4079. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4080. /* TODO: See if hash based search is required */
  4081. dp_peer_find_hash_add(soc, peer);
  4082. /* Initialize the peer state */
  4083. peer->state = OL_TXRX_PEER_STATE_DISC;
  4084. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4085. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4086. vdev, peer, peer->mac_addr.raw,
  4087. qdf_atomic_read(&peer->ref_cnt));
  4088. /*
  4089. * For every peer MAp message search and set if bss_peer
  4090. */
  4091. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  4092. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4093. "vdev bss_peer!!!!");
  4094. peer->bss_peer = 1;
  4095. vdev->vap_bss_peer = peer;
  4096. }
  4097. for (i = 0; i < DP_MAX_TIDS; i++)
  4098. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4099. dp_local_peer_id_alloc(pdev, peer);
  4100. DP_STATS_INIT(peer);
  4101. return (void *)peer;
  4102. }
  4103. /*
  4104. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4105. * @vdev: Datapath VDEV handle
  4106. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4107. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4108. *
  4109. * Return: None
  4110. */
  4111. static
  4112. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4113. enum cdp_host_reo_dest_ring *reo_dest,
  4114. bool *hash_based)
  4115. {
  4116. struct dp_soc *soc;
  4117. struct dp_pdev *pdev;
  4118. pdev = vdev->pdev;
  4119. soc = pdev->soc;
  4120. /*
  4121. * hash based steering is disabled for Radios which are offloaded
  4122. * to NSS
  4123. */
  4124. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4125. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4126. /*
  4127. * Below line of code will ensure the proper reo_dest ring is chosen
  4128. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4129. */
  4130. *reo_dest = pdev->reo_dest;
  4131. }
  4132. #ifdef IPA_OFFLOAD
  4133. /*
  4134. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4135. * @vdev: Datapath VDEV handle
  4136. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4137. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4138. *
  4139. * If IPA is enabled in ini, for SAP mode, disable hash based
  4140. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4141. * Return: None
  4142. */
  4143. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4144. enum cdp_host_reo_dest_ring *reo_dest,
  4145. bool *hash_based)
  4146. {
  4147. struct dp_soc *soc;
  4148. struct dp_pdev *pdev;
  4149. pdev = vdev->pdev;
  4150. soc = pdev->soc;
  4151. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4152. /*
  4153. * If IPA is enabled, disable hash-based flow steering and set
  4154. * reo_dest_ring_4 as the REO ring to receive packets on.
  4155. * IPA is configured to reap reo_dest_ring_4.
  4156. *
  4157. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4158. * value enum value is from 1 - 4.
  4159. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4160. */
  4161. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4162. if (vdev->opmode == wlan_op_mode_ap) {
  4163. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4164. *hash_based = 0;
  4165. }
  4166. }
  4167. }
  4168. #else
  4169. /*
  4170. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4171. * @vdev: Datapath VDEV handle
  4172. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4173. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4174. *
  4175. * Use system config values for hash based steering.
  4176. * Return: None
  4177. */
  4178. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4179. enum cdp_host_reo_dest_ring *reo_dest,
  4180. bool *hash_based)
  4181. {
  4182. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4183. }
  4184. #endif /* IPA_OFFLOAD */
  4185. /*
  4186. * dp_peer_setup_wifi3() - initialize the peer
  4187. * @vdev_hdl: virtual device object
  4188. * @peer: Peer object
  4189. *
  4190. * Return: void
  4191. */
  4192. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4193. {
  4194. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4195. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4196. struct dp_pdev *pdev;
  4197. struct dp_soc *soc;
  4198. bool hash_based = 0;
  4199. enum cdp_host_reo_dest_ring reo_dest;
  4200. /* preconditions */
  4201. qdf_assert(vdev);
  4202. qdf_assert(peer);
  4203. pdev = vdev->pdev;
  4204. soc = pdev->soc;
  4205. peer->last_assoc_rcvd = 0;
  4206. peer->last_disassoc_rcvd = 0;
  4207. peer->last_deauth_rcvd = 0;
  4208. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4209. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4210. pdev->pdev_id, vdev->vdev_id,
  4211. vdev->opmode, hash_based, reo_dest);
  4212. /*
  4213. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4214. * i.e both the devices have same MAC address. In these
  4215. * cases we want such pkts to be processed in NULL Q handler
  4216. * which is REO2TCL ring. for this reason we should
  4217. * not setup reo_queues and default route for bss_peer.
  4218. */
  4219. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4220. return;
  4221. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4222. /* TODO: Check the destination ring number to be passed to FW */
  4223. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4224. pdev->ctrl_pdev, peer->mac_addr.raw,
  4225. peer->vdev->vdev_id, hash_based, reo_dest);
  4226. }
  4227. qdf_atomic_set(&peer->is_default_route_set, 1);
  4228. dp_peer_rx_init(pdev, peer);
  4229. return;
  4230. }
  4231. /*
  4232. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4233. * @vdev_handle: virtual device object
  4234. * @htt_pkt_type: type of pkt
  4235. *
  4236. * Return: void
  4237. */
  4238. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4239. enum htt_cmn_pkt_type val)
  4240. {
  4241. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4242. vdev->tx_encap_type = val;
  4243. }
  4244. /*
  4245. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4246. * @vdev_handle: virtual device object
  4247. * @htt_pkt_type: type of pkt
  4248. *
  4249. * Return: void
  4250. */
  4251. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4252. enum htt_cmn_pkt_type val)
  4253. {
  4254. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4255. vdev->rx_decap_type = val;
  4256. }
  4257. /*
  4258. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4259. * @txrx_soc: cdp soc handle
  4260. * @ac: Access category
  4261. * @value: timeout value in millisec
  4262. *
  4263. * Return: void
  4264. */
  4265. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4266. uint8_t ac, uint32_t value)
  4267. {
  4268. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4269. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4270. }
  4271. /*
  4272. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4273. * @txrx_soc: cdp soc handle
  4274. * @ac: access category
  4275. * @value: timeout value in millisec
  4276. *
  4277. * Return: void
  4278. */
  4279. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4280. uint8_t ac, uint32_t *value)
  4281. {
  4282. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4283. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4284. }
  4285. /*
  4286. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4287. * @pdev_handle: physical device object
  4288. * @val: reo destination ring index (1 - 4)
  4289. *
  4290. * Return: void
  4291. */
  4292. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4293. enum cdp_host_reo_dest_ring val)
  4294. {
  4295. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4296. if (pdev)
  4297. pdev->reo_dest = val;
  4298. }
  4299. /*
  4300. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4301. * @pdev_handle: physical device object
  4302. *
  4303. * Return: reo destination ring index
  4304. */
  4305. static enum cdp_host_reo_dest_ring
  4306. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4307. {
  4308. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4309. if (pdev)
  4310. return pdev->reo_dest;
  4311. else
  4312. return cdp_host_reo_dest_ring_unknown;
  4313. }
  4314. /*
  4315. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4316. * @pdev_handle: device object
  4317. * @val: value to be set
  4318. *
  4319. * Return: void
  4320. */
  4321. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4322. uint32_t val)
  4323. {
  4324. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4325. /* Enable/Disable smart mesh filtering. This flag will be checked
  4326. * during rx processing to check if packets are from NAC clients.
  4327. */
  4328. pdev->filter_neighbour_peers = val;
  4329. return 0;
  4330. }
  4331. /*
  4332. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4333. * address for smart mesh filtering
  4334. * @vdev_handle: virtual device object
  4335. * @cmd: Add/Del command
  4336. * @macaddr: nac client mac address
  4337. *
  4338. * Return: void
  4339. */
  4340. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4341. uint32_t cmd, uint8_t *macaddr)
  4342. {
  4343. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4344. struct dp_pdev *pdev = vdev->pdev;
  4345. struct dp_neighbour_peer *peer = NULL;
  4346. if (!macaddr)
  4347. goto fail0;
  4348. /* Store address of NAC (neighbour peer) which will be checked
  4349. * against TA of received packets.
  4350. */
  4351. if (cmd == DP_NAC_PARAM_ADD) {
  4352. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4353. sizeof(*peer));
  4354. if (!peer) {
  4355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4356. FL("DP neighbour peer node memory allocation failed"));
  4357. goto fail0;
  4358. }
  4359. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4360. macaddr, DP_MAC_ADDR_LEN);
  4361. peer->vdev = vdev;
  4362. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4363. /* add this neighbour peer into the list */
  4364. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4365. neighbour_peer_list_elem);
  4366. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4367. /* first neighbour */
  4368. if (!pdev->neighbour_peers_added) {
  4369. pdev->neighbour_peers_added = true;
  4370. dp_ppdu_ring_cfg(pdev);
  4371. }
  4372. return 1;
  4373. } else if (cmd == DP_NAC_PARAM_DEL) {
  4374. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4375. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4376. neighbour_peer_list_elem) {
  4377. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4378. macaddr, DP_MAC_ADDR_LEN)) {
  4379. /* delete this peer from the list */
  4380. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4381. peer, neighbour_peer_list_elem);
  4382. qdf_mem_free(peer);
  4383. break;
  4384. }
  4385. }
  4386. /* last neighbour deleted */
  4387. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4388. pdev->neighbour_peers_added = false;
  4389. dp_ppdu_ring_cfg(pdev);
  4390. }
  4391. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4392. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4393. !pdev->enhanced_stats_en)
  4394. dp_ppdu_ring_reset(pdev);
  4395. return 1;
  4396. }
  4397. fail0:
  4398. return 0;
  4399. }
  4400. /*
  4401. * dp_get_sec_type() - Get the security type
  4402. * @peer: Datapath peer handle
  4403. * @sec_idx: Security id (mcast, ucast)
  4404. *
  4405. * return sec_type: Security type
  4406. */
  4407. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4408. {
  4409. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4410. return dpeer->security[sec_idx].sec_type;
  4411. }
  4412. /*
  4413. * dp_peer_authorize() - authorize txrx peer
  4414. * @peer_handle: Datapath peer handle
  4415. * @authorize
  4416. *
  4417. */
  4418. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4419. {
  4420. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4421. struct dp_soc *soc;
  4422. if (peer != NULL) {
  4423. soc = peer->vdev->pdev->soc;
  4424. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4425. peer->authorize = authorize ? 1 : 0;
  4426. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4427. }
  4428. }
  4429. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4430. struct dp_pdev *pdev,
  4431. struct dp_peer *peer,
  4432. uint32_t vdev_id)
  4433. {
  4434. struct dp_vdev *vdev = NULL;
  4435. struct dp_peer *bss_peer = NULL;
  4436. uint8_t *m_addr = NULL;
  4437. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4438. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4439. if (vdev->vdev_id == vdev_id)
  4440. break;
  4441. }
  4442. if (!vdev) {
  4443. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4444. "vdev is NULL");
  4445. } else {
  4446. if (vdev->vap_bss_peer == peer)
  4447. vdev->vap_bss_peer = NULL;
  4448. m_addr = peer->mac_addr.raw;
  4449. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4450. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4451. m_addr, vdev->mac_addr.raw, vdev->opmode);
  4452. if (vdev && vdev->vap_bss_peer) {
  4453. bss_peer = vdev->vap_bss_peer;
  4454. DP_UPDATE_STATS(vdev, peer);
  4455. }
  4456. }
  4457. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4458. /*
  4459. * Peer AST list hast to be empty here
  4460. */
  4461. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4462. qdf_mem_free(peer);
  4463. }
  4464. /**
  4465. * dp_delete_pending_vdev() - check and process vdev delete
  4466. * @pdev: DP specific pdev pointer
  4467. * @vdev: DP specific vdev pointer
  4468. * @vdev_id: vdev id corresponding to vdev
  4469. *
  4470. * This API does following:
  4471. * 1) It releases tx flow pools buffers as vdev is
  4472. * going down and no peers are associated.
  4473. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4474. */
  4475. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4476. uint8_t vdev_id)
  4477. {
  4478. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4479. void *vdev_delete_context = NULL;
  4480. vdev_delete_cb = vdev->delete.callback;
  4481. vdev_delete_context = vdev->delete.context;
  4482. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4483. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4484. vdev, vdev->mac_addr.raw);
  4485. /* all peers are gone, go ahead and delete it */
  4486. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4487. FLOW_TYPE_VDEV, vdev_id);
  4488. dp_tx_vdev_detach(vdev);
  4489. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4490. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4491. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4492. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4493. FL("deleting vdev object %pK (%pM)"),
  4494. vdev, vdev->mac_addr.raw);
  4495. qdf_mem_free(vdev);
  4496. vdev = NULL;
  4497. if (vdev_delete_cb)
  4498. vdev_delete_cb(vdev_delete_context);
  4499. }
  4500. /*
  4501. * dp_peer_unref_delete() - unref and delete peer
  4502. * @peer_handle: Datapath peer handle
  4503. *
  4504. */
  4505. void dp_peer_unref_delete(void *peer_handle)
  4506. {
  4507. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4508. struct dp_vdev *vdev = peer->vdev;
  4509. struct dp_pdev *pdev = vdev->pdev;
  4510. struct dp_soc *soc = pdev->soc;
  4511. struct dp_peer *tmppeer;
  4512. int found = 0;
  4513. uint16_t peer_id;
  4514. uint16_t vdev_id;
  4515. bool delete_vdev;
  4516. /*
  4517. * Hold the lock all the way from checking if the peer ref count
  4518. * is zero until the peer references are removed from the hash
  4519. * table and vdev list (if the peer ref count is zero).
  4520. * This protects against a new HL tx operation starting to use the
  4521. * peer object just after this function concludes it's done being used.
  4522. * Furthermore, the lock needs to be held while checking whether the
  4523. * vdev's list of peers is empty, to make sure that list is not modified
  4524. * concurrently with the empty check.
  4525. */
  4526. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4527. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4528. peer_id = peer->peer_ids[0];
  4529. vdev_id = vdev->vdev_id;
  4530. /*
  4531. * Make sure that the reference to the peer in
  4532. * peer object map is removed
  4533. */
  4534. if (peer_id != HTT_INVALID_PEER)
  4535. soc->peer_id_to_obj_map[peer_id] = NULL;
  4536. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4537. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4538. /* remove the reference to the peer from the hash table */
  4539. dp_peer_find_hash_remove(soc, peer);
  4540. qdf_spin_lock_bh(&soc->ast_lock);
  4541. if (peer->self_ast_entry) {
  4542. dp_peer_del_ast(soc, peer->self_ast_entry);
  4543. peer->self_ast_entry = NULL;
  4544. }
  4545. qdf_spin_unlock_bh(&soc->ast_lock);
  4546. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4547. if (tmppeer == peer) {
  4548. found = 1;
  4549. break;
  4550. }
  4551. }
  4552. if (found) {
  4553. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4554. peer_list_elem);
  4555. } else {
  4556. /*Ignoring the remove operation as peer not found*/
  4557. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4558. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4559. peer, vdev, &peer->vdev->peer_list);
  4560. }
  4561. /* cleanup the peer data */
  4562. dp_peer_cleanup(vdev, peer);
  4563. /* check whether the parent vdev has no peers left */
  4564. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4565. /*
  4566. * capture vdev delete pending flag's status
  4567. * while holding peer_ref_mutex lock
  4568. */
  4569. delete_vdev = vdev->delete.pending;
  4570. /*
  4571. * Now that there are no references to the peer, we can
  4572. * release the peer reference lock.
  4573. */
  4574. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4575. /*
  4576. * Check if the parent vdev was waiting for its peers
  4577. * to be deleted, in order for it to be deleted too.
  4578. */
  4579. if (delete_vdev)
  4580. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4581. } else {
  4582. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4583. }
  4584. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4585. } else {
  4586. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4587. }
  4588. }
  4589. /*
  4590. * dp_peer_detach_wifi3() – Detach txrx peer
  4591. * @peer_handle: Datapath peer handle
  4592. * @bitmap: bitmap indicating special handling of request.
  4593. *
  4594. */
  4595. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4596. {
  4597. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4598. /* redirect the peer's rx delivery function to point to a
  4599. * discard func
  4600. */
  4601. peer->rx_opt_proc = dp_rx_discard;
  4602. peer->ctrl_peer = NULL;
  4603. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4604. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4605. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4606. qdf_spinlock_destroy(&peer->peer_info_lock);
  4607. /*
  4608. * Remove the reference added during peer_attach.
  4609. * The peer will still be left allocated until the
  4610. * PEER_UNMAP message arrives to remove the other
  4611. * reference, added by the PEER_MAP message.
  4612. */
  4613. dp_peer_unref_delete(peer_handle);
  4614. }
  4615. /*
  4616. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4617. * @peer_handle: Datapath peer handle
  4618. *
  4619. */
  4620. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4621. {
  4622. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4623. return vdev->mac_addr.raw;
  4624. }
  4625. /*
  4626. * dp_vdev_set_wds() - Enable per packet stats
  4627. * @vdev_handle: DP VDEV handle
  4628. * @val: value
  4629. *
  4630. * Return: none
  4631. */
  4632. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4633. {
  4634. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4635. vdev->wds_enabled = val;
  4636. return 0;
  4637. }
  4638. /*
  4639. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4640. * @peer_handle: Datapath peer handle
  4641. *
  4642. */
  4643. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4644. uint8_t vdev_id)
  4645. {
  4646. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4647. struct dp_vdev *vdev = NULL;
  4648. if (qdf_unlikely(!pdev))
  4649. return NULL;
  4650. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4651. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4652. if (vdev->vdev_id == vdev_id)
  4653. break;
  4654. }
  4655. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4656. return (struct cdp_vdev *)vdev;
  4657. }
  4658. /*
  4659. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4660. * @dev: PDEV handle
  4661. *
  4662. * Return: VDEV handle of monitor mode
  4663. */
  4664. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4665. {
  4666. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4667. if (qdf_unlikely(!pdev))
  4668. return NULL;
  4669. return (struct cdp_vdev *)pdev->monitor_vdev;
  4670. }
  4671. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4672. {
  4673. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4674. return vdev->opmode;
  4675. }
  4676. static
  4677. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4678. ol_txrx_rx_fp *stack_fn_p,
  4679. ol_osif_vdev_handle *osif_vdev_p)
  4680. {
  4681. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4682. qdf_assert(vdev);
  4683. *stack_fn_p = vdev->osif_rx_stack;
  4684. *osif_vdev_p = vdev->osif_vdev;
  4685. }
  4686. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4687. {
  4688. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4689. struct dp_pdev *pdev = vdev->pdev;
  4690. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4691. }
  4692. /**
  4693. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4694. * ring based on target
  4695. * @soc: soc handle
  4696. * @mac_for_pdev: pdev_id
  4697. * @pdev: physical device handle
  4698. * @ring_num: mac id
  4699. * @htt_tlv_filter: tlv filter
  4700. *
  4701. * Return: zero on success, non-zero on failure
  4702. */
  4703. static inline
  4704. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4705. struct dp_pdev *pdev, uint8_t ring_num,
  4706. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4707. {
  4708. QDF_STATUS status;
  4709. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4710. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4711. pdev->rxdma_mon_buf_ring[ring_num]
  4712. .hal_srng,
  4713. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4714. &htt_tlv_filter);
  4715. else
  4716. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4717. pdev->rx_mac_buf_ring[ring_num]
  4718. .hal_srng,
  4719. RXDMA_BUF, RX_BUFFER_SIZE,
  4720. &htt_tlv_filter);
  4721. return status;
  4722. }
  4723. /**
  4724. * dp_reset_monitor_mode() - Disable monitor mode
  4725. * @pdev_handle: Datapath PDEV handle
  4726. *
  4727. * Return: 0 on success, not 0 on failure
  4728. */
  4729. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4730. {
  4731. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4732. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4733. struct dp_soc *soc = pdev->soc;
  4734. uint8_t pdev_id;
  4735. int mac_id;
  4736. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4737. pdev_id = pdev->pdev_id;
  4738. soc = pdev->soc;
  4739. qdf_spin_lock_bh(&pdev->mon_lock);
  4740. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4741. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4742. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4743. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4744. pdev, mac_id,
  4745. htt_tlv_filter);
  4746. if (status != QDF_STATUS_SUCCESS) {
  4747. dp_err("Failed to send tlv filter for monitor mode rings");
  4748. return status;
  4749. }
  4750. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4751. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4752. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4753. &htt_tlv_filter);
  4754. }
  4755. pdev->monitor_vdev = NULL;
  4756. pdev->mcopy_mode = 0;
  4757. qdf_spin_unlock_bh(&pdev->mon_lock);
  4758. return QDF_STATUS_SUCCESS;
  4759. }
  4760. /**
  4761. * dp_set_nac() - set peer_nac
  4762. * @peer_handle: Datapath PEER handle
  4763. *
  4764. * Return: void
  4765. */
  4766. static void dp_set_nac(struct cdp_peer *peer_handle)
  4767. {
  4768. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4769. peer->nac = 1;
  4770. }
  4771. /**
  4772. * dp_get_tx_pending() - read pending tx
  4773. * @pdev_handle: Datapath PDEV handle
  4774. *
  4775. * Return: outstanding tx
  4776. */
  4777. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4778. {
  4779. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4780. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4781. }
  4782. /**
  4783. * dp_get_peer_mac_from_peer_id() - get peer mac
  4784. * @pdev_handle: Datapath PDEV handle
  4785. * @peer_id: Peer ID
  4786. * @peer_mac: MAC addr of PEER
  4787. *
  4788. * Return: void
  4789. */
  4790. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4791. uint32_t peer_id, uint8_t *peer_mac)
  4792. {
  4793. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4794. struct dp_peer *peer;
  4795. if (pdev && peer_mac) {
  4796. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4797. if (peer) {
  4798. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4799. DP_MAC_ADDR_LEN);
  4800. dp_peer_unref_del_find_by_id(peer);
  4801. }
  4802. }
  4803. }
  4804. /**
  4805. * dp_pdev_configure_monitor_rings() - configure monitor rings
  4806. * @vdev_handle: Datapath VDEV handle
  4807. *
  4808. * Return: void
  4809. */
  4810. static QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  4811. {
  4812. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4813. struct dp_soc *soc;
  4814. uint8_t pdev_id;
  4815. int mac_id;
  4816. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4817. pdev_id = pdev->pdev_id;
  4818. soc = pdev->soc;
  4819. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4820. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4821. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4822. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4823. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4824. pdev->mo_data_filter);
  4825. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4826. htt_tlv_filter.mpdu_start = 1;
  4827. htt_tlv_filter.msdu_start = 1;
  4828. htt_tlv_filter.packet = 1;
  4829. htt_tlv_filter.msdu_end = 1;
  4830. htt_tlv_filter.mpdu_end = 1;
  4831. htt_tlv_filter.packet_header = 1;
  4832. htt_tlv_filter.attention = 1;
  4833. htt_tlv_filter.ppdu_start = 0;
  4834. htt_tlv_filter.ppdu_end = 0;
  4835. htt_tlv_filter.ppdu_end_user_stats = 0;
  4836. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4837. htt_tlv_filter.ppdu_end_status_done = 0;
  4838. htt_tlv_filter.header_per_msdu = 1;
  4839. htt_tlv_filter.enable_fp =
  4840. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4841. htt_tlv_filter.enable_md = 0;
  4842. htt_tlv_filter.enable_mo =
  4843. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4844. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4845. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4846. if (pdev->mcopy_mode)
  4847. htt_tlv_filter.fp_data_filter = 0;
  4848. else
  4849. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4850. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4851. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4852. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4853. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4854. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4855. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4856. pdev, mac_id,
  4857. htt_tlv_filter);
  4858. if (status != QDF_STATUS_SUCCESS) {
  4859. dp_err("Failed to send tlv filter for monitor mode rings");
  4860. return status;
  4861. }
  4862. }
  4863. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4864. htt_tlv_filter.mpdu_start = 1;
  4865. htt_tlv_filter.msdu_start = 0;
  4866. htt_tlv_filter.packet = 0;
  4867. htt_tlv_filter.msdu_end = 0;
  4868. htt_tlv_filter.mpdu_end = 0;
  4869. htt_tlv_filter.attention = 0;
  4870. htt_tlv_filter.ppdu_start = 1;
  4871. htt_tlv_filter.ppdu_end = 1;
  4872. htt_tlv_filter.ppdu_end_user_stats = 1;
  4873. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4874. htt_tlv_filter.ppdu_end_status_done = 1;
  4875. htt_tlv_filter.enable_fp = 1;
  4876. htt_tlv_filter.enable_md = 0;
  4877. htt_tlv_filter.enable_mo = 1;
  4878. if (pdev->mcopy_mode) {
  4879. htt_tlv_filter.packet_header = 1;
  4880. }
  4881. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4882. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4883. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4884. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4885. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4886. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4887. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4888. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4889. pdev->pdev_id);
  4890. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4891. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4892. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4893. }
  4894. return status;
  4895. }
  4896. /**
  4897. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4898. * @vdev_handle: Datapath VDEV handle
  4899. * @smart_monitor: Flag to denote if its smart monitor mode
  4900. *
  4901. * Return: 0 on success, not 0 on failure
  4902. */
  4903. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4904. uint8_t smart_monitor)
  4905. {
  4906. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4907. struct dp_pdev *pdev;
  4908. qdf_assert(vdev);
  4909. pdev = vdev->pdev;
  4910. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4911. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  4912. pdev, pdev->pdev_id, pdev->soc, vdev);
  4913. /*Check if current pdev's monitor_vdev exists */
  4914. if (pdev->monitor_vdev || pdev->mcopy_mode) {
  4915. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4916. "monitor vap already created vdev=%pK\n", vdev);
  4917. qdf_assert(vdev);
  4918. return QDF_STATUS_E_RESOURCES;
  4919. }
  4920. pdev->monitor_vdev = vdev;
  4921. /* If smart monitor mode, do not configure monitor ring */
  4922. if (smart_monitor)
  4923. return QDF_STATUS_SUCCESS;
  4924. return dp_pdev_configure_monitor_rings(pdev);
  4925. }
  4926. /**
  4927. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4928. * @pdev_handle: Datapath PDEV handle
  4929. * @filter_val: Flag to select Filter for monitor mode
  4930. * Return: 0 on success, not 0 on failure
  4931. */
  4932. static QDF_STATUS
  4933. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4934. struct cdp_monitor_filter *filter_val)
  4935. {
  4936. /* Many monitor VAPs can exists in a system but only one can be up at
  4937. * anytime
  4938. */
  4939. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4940. struct dp_vdev *vdev = pdev->monitor_vdev;
  4941. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4942. struct dp_soc *soc;
  4943. uint8_t pdev_id;
  4944. int mac_id;
  4945. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4946. pdev_id = pdev->pdev_id;
  4947. soc = pdev->soc;
  4948. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4949. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4950. pdev, pdev_id, soc, vdev);
  4951. /*Check if current pdev's monitor_vdev exists */
  4952. if (!pdev->monitor_vdev) {
  4953. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4954. "vdev=%pK", vdev);
  4955. qdf_assert(vdev);
  4956. }
  4957. /* update filter mode, type in pdev structure */
  4958. pdev->mon_filter_mode = filter_val->mode;
  4959. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4960. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4961. pdev->fp_data_filter = filter_val->fp_data;
  4962. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4963. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4964. pdev->mo_data_filter = filter_val->mo_data;
  4965. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4966. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4967. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4968. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4969. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4970. pdev->mo_data_filter);
  4971. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4972. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4973. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4974. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4975. pdev, mac_id,
  4976. htt_tlv_filter);
  4977. if (status != QDF_STATUS_SUCCESS) {
  4978. dp_err("Failed to send tlv filter for monitor mode rings");
  4979. return status;
  4980. }
  4981. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4982. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4983. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4984. }
  4985. htt_tlv_filter.mpdu_start = 1;
  4986. htt_tlv_filter.msdu_start = 1;
  4987. htt_tlv_filter.packet = 1;
  4988. htt_tlv_filter.msdu_end = 1;
  4989. htt_tlv_filter.mpdu_end = 1;
  4990. htt_tlv_filter.packet_header = 1;
  4991. htt_tlv_filter.attention = 1;
  4992. htt_tlv_filter.ppdu_start = 0;
  4993. htt_tlv_filter.ppdu_end = 0;
  4994. htt_tlv_filter.ppdu_end_user_stats = 0;
  4995. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4996. htt_tlv_filter.ppdu_end_status_done = 0;
  4997. htt_tlv_filter.header_per_msdu = 1;
  4998. htt_tlv_filter.enable_fp =
  4999. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5000. htt_tlv_filter.enable_md = 0;
  5001. htt_tlv_filter.enable_mo =
  5002. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5003. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5004. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5005. if (pdev->mcopy_mode)
  5006. htt_tlv_filter.fp_data_filter = 0;
  5007. else
  5008. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5009. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5010. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5011. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5012. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5013. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5014. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5015. pdev, mac_id,
  5016. htt_tlv_filter);
  5017. if (status != QDF_STATUS_SUCCESS) {
  5018. dp_err("Failed to send tlv filter for monitor mode rings");
  5019. return status;
  5020. }
  5021. }
  5022. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5023. htt_tlv_filter.mpdu_start = 1;
  5024. htt_tlv_filter.msdu_start = 0;
  5025. htt_tlv_filter.packet = 0;
  5026. htt_tlv_filter.msdu_end = 0;
  5027. htt_tlv_filter.mpdu_end = 0;
  5028. htt_tlv_filter.attention = 0;
  5029. htt_tlv_filter.ppdu_start = 1;
  5030. htt_tlv_filter.ppdu_end = 1;
  5031. htt_tlv_filter.ppdu_end_user_stats = 1;
  5032. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5033. htt_tlv_filter.ppdu_end_status_done = 1;
  5034. htt_tlv_filter.enable_fp = 1;
  5035. htt_tlv_filter.enable_md = 0;
  5036. htt_tlv_filter.enable_mo = 1;
  5037. if (pdev->mcopy_mode) {
  5038. htt_tlv_filter.packet_header = 1;
  5039. }
  5040. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5041. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5042. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5043. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5044. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5045. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5046. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5047. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5048. pdev->pdev_id);
  5049. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5050. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5051. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5052. }
  5053. return QDF_STATUS_SUCCESS;
  5054. }
  5055. /**
  5056. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5057. * @pdev_handle: Datapath PDEV handle
  5058. *
  5059. * Return: pdev_id
  5060. */
  5061. static
  5062. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5063. {
  5064. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5065. return pdev->pdev_id;
  5066. }
  5067. /**
  5068. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5069. * @pdev_handle: Datapath PDEV handle
  5070. * @chan_noise_floor: Channel Noise Floor
  5071. *
  5072. * Return: void
  5073. */
  5074. static
  5075. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5076. int16_t chan_noise_floor)
  5077. {
  5078. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5079. pdev->chan_noise_floor = chan_noise_floor;
  5080. }
  5081. /**
  5082. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5083. * @vdev_handle: Datapath VDEV handle
  5084. * Return: true on ucast filter flag set
  5085. */
  5086. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5087. {
  5088. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5089. struct dp_pdev *pdev;
  5090. pdev = vdev->pdev;
  5091. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5092. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5093. return true;
  5094. return false;
  5095. }
  5096. /**
  5097. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5098. * @vdev_handle: Datapath VDEV handle
  5099. * Return: true on mcast filter flag set
  5100. */
  5101. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5102. {
  5103. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5104. struct dp_pdev *pdev;
  5105. pdev = vdev->pdev;
  5106. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5107. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5108. return true;
  5109. return false;
  5110. }
  5111. /**
  5112. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5113. * @vdev_handle: Datapath VDEV handle
  5114. * Return: true on non data filter flag set
  5115. */
  5116. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5117. {
  5118. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5119. struct dp_pdev *pdev;
  5120. pdev = vdev->pdev;
  5121. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5122. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5123. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5124. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5125. return true;
  5126. }
  5127. }
  5128. return false;
  5129. }
  5130. #ifdef MESH_MODE_SUPPORT
  5131. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5132. {
  5133. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5134. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5135. FL("val %d"), val);
  5136. vdev->mesh_vdev = val;
  5137. }
  5138. /*
  5139. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5140. * @vdev_hdl: virtual device object
  5141. * @val: value to be set
  5142. *
  5143. * Return: void
  5144. */
  5145. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5146. {
  5147. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5148. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5149. FL("val %d"), val);
  5150. vdev->mesh_rx_filter = val;
  5151. }
  5152. #endif
  5153. /*
  5154. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5155. * Current scope is bar received count
  5156. *
  5157. * @pdev_handle: DP_PDEV handle
  5158. *
  5159. * Return: void
  5160. */
  5161. #define STATS_PROC_TIMEOUT (HZ/1000)
  5162. static void
  5163. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5164. {
  5165. struct dp_vdev *vdev;
  5166. struct dp_peer *peer;
  5167. uint32_t waitcnt;
  5168. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5169. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5170. if (!peer) {
  5171. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5172. FL("DP Invalid Peer refernce"));
  5173. return;
  5174. }
  5175. if (peer->delete_in_progress) {
  5176. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5177. FL("DP Peer deletion in progress"));
  5178. continue;
  5179. }
  5180. qdf_atomic_inc(&peer->ref_cnt);
  5181. waitcnt = 0;
  5182. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5183. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5184. && waitcnt < 10) {
  5185. schedule_timeout_interruptible(
  5186. STATS_PROC_TIMEOUT);
  5187. waitcnt++;
  5188. }
  5189. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5190. dp_peer_unref_delete(peer);
  5191. }
  5192. }
  5193. }
  5194. /**
  5195. * dp_rx_bar_stats_cb(): BAR received stats callback
  5196. * @soc: SOC handle
  5197. * @cb_ctxt: Call back context
  5198. * @reo_status: Reo status
  5199. *
  5200. * return: void
  5201. */
  5202. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5203. union hal_reo_status *reo_status)
  5204. {
  5205. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5206. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5207. if (!qdf_atomic_read(&soc->cmn_init_done))
  5208. return;
  5209. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5210. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5211. queue_status->header.status);
  5212. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5213. return;
  5214. }
  5215. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5216. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5217. }
  5218. /**
  5219. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5220. * @vdev: DP VDEV handle
  5221. *
  5222. * return: void
  5223. */
  5224. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5225. struct cdp_vdev_stats *vdev_stats)
  5226. {
  5227. struct dp_peer *peer = NULL;
  5228. struct dp_soc *soc = NULL;
  5229. if (!vdev || !vdev->pdev)
  5230. return;
  5231. soc = vdev->pdev->soc;
  5232. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5233. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5234. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5235. dp_update_vdev_stats(vdev_stats, peer);
  5236. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5237. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5238. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5239. vdev_stats, vdev->vdev_id,
  5240. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5241. #endif
  5242. }
  5243. /**
  5244. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5245. * @pdev: DP PDEV handle
  5246. *
  5247. * return: void
  5248. */
  5249. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5250. {
  5251. struct dp_vdev *vdev = NULL;
  5252. struct cdp_vdev_stats *vdev_stats =
  5253. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5254. if (!vdev_stats) {
  5255. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5256. "DP alloc failure - unable to get alloc vdev stats");
  5257. return;
  5258. }
  5259. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  5260. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  5261. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  5262. if (pdev->mcopy_mode)
  5263. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5264. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5265. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5266. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5267. dp_update_pdev_stats(pdev, vdev_stats);
  5268. dp_update_pdev_ingress_stats(pdev, vdev);
  5269. }
  5270. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5271. qdf_mem_free(vdev_stats);
  5272. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5273. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5274. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5275. #endif
  5276. }
  5277. /**
  5278. * dp_vdev_getstats() - get vdev packet level stats
  5279. * @vdev_handle: Datapath VDEV handle
  5280. * @stats: cdp network device stats structure
  5281. *
  5282. * Return: void
  5283. */
  5284. static void dp_vdev_getstats(void *vdev_handle,
  5285. struct cdp_dev_stats *stats)
  5286. {
  5287. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5288. struct cdp_vdev_stats *vdev_stats =
  5289. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5290. if (!vdev_stats) {
  5291. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5292. "DP alloc failure - unable to get alloc vdev stats");
  5293. return;
  5294. }
  5295. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5296. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5297. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5298. stats->tx_errors = vdev_stats->tx.tx_failed +
  5299. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5300. stats->tx_dropped = stats->tx_errors;
  5301. stats->rx_packets = vdev_stats->rx.unicast.num +
  5302. vdev_stats->rx.multicast.num +
  5303. vdev_stats->rx.bcast.num;
  5304. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5305. vdev_stats->rx.multicast.bytes +
  5306. vdev_stats->rx.bcast.bytes;
  5307. }
  5308. /**
  5309. * dp_pdev_getstats() - get pdev packet level stats
  5310. * @pdev_handle: Datapath PDEV handle
  5311. * @stats: cdp network device stats structure
  5312. *
  5313. * Return: void
  5314. */
  5315. static void dp_pdev_getstats(void *pdev_handle,
  5316. struct cdp_dev_stats *stats)
  5317. {
  5318. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5319. dp_aggregate_pdev_stats(pdev);
  5320. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5321. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5322. stats->tx_errors = pdev->stats.tx.tx_failed +
  5323. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5324. stats->tx_dropped = stats->tx_errors;
  5325. stats->rx_packets = pdev->stats.rx.unicast.num +
  5326. pdev->stats.rx.multicast.num +
  5327. pdev->stats.rx.bcast.num;
  5328. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5329. pdev->stats.rx.multicast.bytes +
  5330. pdev->stats.rx.bcast.bytes;
  5331. }
  5332. /**
  5333. * dp_get_device_stats() - get interface level packet stats
  5334. * @handle: device handle
  5335. * @stats: cdp network device stats structure
  5336. * @type: device type pdev/vdev
  5337. *
  5338. * Return: void
  5339. */
  5340. static void dp_get_device_stats(void *handle,
  5341. struct cdp_dev_stats *stats, uint8_t type)
  5342. {
  5343. switch (type) {
  5344. case UPDATE_VDEV_STATS:
  5345. dp_vdev_getstats(handle, stats);
  5346. break;
  5347. case UPDATE_PDEV_STATS:
  5348. dp_pdev_getstats(handle, stats);
  5349. break;
  5350. default:
  5351. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5352. "apstats cannot be updated for this input "
  5353. "type %d", type);
  5354. break;
  5355. }
  5356. }
  5357. /**
  5358. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5359. * @pdev: DP_PDEV Handle
  5360. *
  5361. * Return:void
  5362. */
  5363. static inline void
  5364. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5365. {
  5366. uint8_t index = 0;
  5367. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5368. DP_PRINT_STATS("Received From Stack:");
  5369. DP_PRINT_STATS(" Packets = %d",
  5370. pdev->stats.tx_i.rcvd.num);
  5371. DP_PRINT_STATS(" Bytes = %llu",
  5372. pdev->stats.tx_i.rcvd.bytes);
  5373. DP_PRINT_STATS("Processed:");
  5374. DP_PRINT_STATS(" Packets = %d",
  5375. pdev->stats.tx_i.processed.num);
  5376. DP_PRINT_STATS(" Bytes = %llu",
  5377. pdev->stats.tx_i.processed.bytes);
  5378. DP_PRINT_STATS("Total Completions:");
  5379. DP_PRINT_STATS(" Packets = %u",
  5380. pdev->stats.tx.comp_pkt.num);
  5381. DP_PRINT_STATS(" Bytes = %llu",
  5382. pdev->stats.tx.comp_pkt.bytes);
  5383. DP_PRINT_STATS("Successful Completions:");
  5384. DP_PRINT_STATS(" Packets = %u",
  5385. pdev->stats.tx.tx_success.num);
  5386. DP_PRINT_STATS(" Bytes = %llu",
  5387. pdev->stats.tx.tx_success.bytes);
  5388. DP_PRINT_STATS("Dropped:");
  5389. DP_PRINT_STATS(" Total = %d",
  5390. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5391. DP_PRINT_STATS(" Dma_map_error = %d",
  5392. pdev->stats.tx_i.dropped.dma_error);
  5393. DP_PRINT_STATS(" Ring Full = %d",
  5394. pdev->stats.tx_i.dropped.ring_full);
  5395. DP_PRINT_STATS(" Descriptor Not available = %d",
  5396. pdev->stats.tx_i.dropped.desc_na.num);
  5397. DP_PRINT_STATS(" HW enqueue failed= %d",
  5398. pdev->stats.tx_i.dropped.enqueue_fail);
  5399. DP_PRINT_STATS(" Resources Full = %d",
  5400. pdev->stats.tx_i.dropped.res_full);
  5401. DP_PRINT_STATS(" FW removed Pkts = %u",
  5402. pdev->stats.tx.dropped.fw_rem.num);
  5403. DP_PRINT_STATS(" FW removed bytes= %llu",
  5404. pdev->stats.tx.dropped.fw_rem.bytes);
  5405. DP_PRINT_STATS(" FW removed transmitted = %d",
  5406. pdev->stats.tx.dropped.fw_rem_tx);
  5407. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5408. pdev->stats.tx.dropped.fw_rem_notx);
  5409. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5410. pdev->stats.tx.dropped.fw_reason1);
  5411. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5412. pdev->stats.tx.dropped.fw_reason2);
  5413. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5414. pdev->stats.tx.dropped.fw_reason3);
  5415. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5416. pdev->stats.tx.dropped.age_out);
  5417. DP_PRINT_STATS(" headroom insufficient = %d",
  5418. pdev->stats.tx_i.dropped.headroom_insufficient);
  5419. DP_PRINT_STATS(" Multicast:");
  5420. DP_PRINT_STATS(" Packets: %u",
  5421. pdev->stats.tx.mcast.num);
  5422. DP_PRINT_STATS(" Bytes: %llu",
  5423. pdev->stats.tx.mcast.bytes);
  5424. DP_PRINT_STATS("Scatter Gather:");
  5425. DP_PRINT_STATS(" Packets = %d",
  5426. pdev->stats.tx_i.sg.sg_pkt.num);
  5427. DP_PRINT_STATS(" Bytes = %llu",
  5428. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5429. DP_PRINT_STATS(" Dropped By Host = %d",
  5430. pdev->stats.tx_i.sg.dropped_host.num);
  5431. DP_PRINT_STATS(" Dropped By Target = %d",
  5432. pdev->stats.tx_i.sg.dropped_target);
  5433. DP_PRINT_STATS("TSO:");
  5434. DP_PRINT_STATS(" Number of Segments = %d",
  5435. pdev->stats.tx_i.tso.num_seg);
  5436. DP_PRINT_STATS(" Packets = %d",
  5437. pdev->stats.tx_i.tso.tso_pkt.num);
  5438. DP_PRINT_STATS(" Bytes = %llu",
  5439. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5440. DP_PRINT_STATS(" Dropped By Host = %d",
  5441. pdev->stats.tx_i.tso.dropped_host.num);
  5442. DP_PRINT_STATS("Mcast Enhancement:");
  5443. DP_PRINT_STATS(" Packets = %d",
  5444. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5445. DP_PRINT_STATS(" Bytes = %llu",
  5446. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5447. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5448. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5449. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5450. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5451. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5452. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5453. DP_PRINT_STATS(" Unicast sent = %d",
  5454. pdev->stats.tx_i.mcast_en.ucast);
  5455. DP_PRINT_STATS("Raw:");
  5456. DP_PRINT_STATS(" Packets = %d",
  5457. pdev->stats.tx_i.raw.raw_pkt.num);
  5458. DP_PRINT_STATS(" Bytes = %llu",
  5459. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5460. DP_PRINT_STATS(" DMA map error = %d",
  5461. pdev->stats.tx_i.raw.dma_map_error);
  5462. DP_PRINT_STATS("Reinjected:");
  5463. DP_PRINT_STATS(" Packets = %d",
  5464. pdev->stats.tx_i.reinject_pkts.num);
  5465. DP_PRINT_STATS(" Bytes = %llu\n",
  5466. pdev->stats.tx_i.reinject_pkts.bytes);
  5467. DP_PRINT_STATS("Inspected:");
  5468. DP_PRINT_STATS(" Packets = %d",
  5469. pdev->stats.tx_i.inspect_pkts.num);
  5470. DP_PRINT_STATS(" Bytes = %llu",
  5471. pdev->stats.tx_i.inspect_pkts.bytes);
  5472. DP_PRINT_STATS("Nawds Multicast:");
  5473. DP_PRINT_STATS(" Packets = %d",
  5474. pdev->stats.tx_i.nawds_mcast.num);
  5475. DP_PRINT_STATS(" Bytes = %llu",
  5476. pdev->stats.tx_i.nawds_mcast.bytes);
  5477. DP_PRINT_STATS("CCE Classified:");
  5478. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5479. pdev->stats.tx_i.cce_classified);
  5480. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5481. pdev->stats.tx_i.cce_classified_raw);
  5482. DP_PRINT_STATS("Mesh stats:");
  5483. DP_PRINT_STATS(" frames to firmware: %u",
  5484. pdev->stats.tx_i.mesh.exception_fw);
  5485. DP_PRINT_STATS(" completions from fw: %u",
  5486. pdev->stats.tx_i.mesh.completion_fw);
  5487. DP_PRINT_STATS("PPDU stats counter");
  5488. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5489. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5490. pdev->stats.ppdu_stats_counter[index]);
  5491. }
  5492. }
  5493. /**
  5494. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5495. * @pdev: DP_PDEV Handle
  5496. *
  5497. * Return: void
  5498. */
  5499. static inline void
  5500. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5501. {
  5502. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5503. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5504. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5505. pdev->stats.rx.rcvd_reo[0].num,
  5506. pdev->stats.rx.rcvd_reo[1].num,
  5507. pdev->stats.rx.rcvd_reo[2].num,
  5508. pdev->stats.rx.rcvd_reo[3].num);
  5509. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5510. pdev->stats.rx.rcvd_reo[0].bytes,
  5511. pdev->stats.rx.rcvd_reo[1].bytes,
  5512. pdev->stats.rx.rcvd_reo[2].bytes,
  5513. pdev->stats.rx.rcvd_reo[3].bytes);
  5514. DP_PRINT_STATS("Replenished:");
  5515. DP_PRINT_STATS(" Packets = %d",
  5516. pdev->stats.replenish.pkts.num);
  5517. DP_PRINT_STATS(" Bytes = %llu",
  5518. pdev->stats.replenish.pkts.bytes);
  5519. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5520. pdev->stats.buf_freelist);
  5521. DP_PRINT_STATS(" Low threshold intr = %d",
  5522. pdev->stats.replenish.low_thresh_intrs);
  5523. DP_PRINT_STATS("Dropped:");
  5524. DP_PRINT_STATS(" msdu_not_done = %d",
  5525. pdev->stats.dropped.msdu_not_done);
  5526. DP_PRINT_STATS(" mon_rx_drop = %d",
  5527. pdev->stats.dropped.mon_rx_drop);
  5528. DP_PRINT_STATS(" mec_drop = %d",
  5529. pdev->stats.rx.mec_drop.num);
  5530. DP_PRINT_STATS(" Bytes = %llu",
  5531. pdev->stats.rx.mec_drop.bytes);
  5532. DP_PRINT_STATS("Sent To Stack:");
  5533. DP_PRINT_STATS(" Packets = %d",
  5534. pdev->stats.rx.to_stack.num);
  5535. DP_PRINT_STATS(" Bytes = %llu",
  5536. pdev->stats.rx.to_stack.bytes);
  5537. DP_PRINT_STATS("Multicast/Broadcast:");
  5538. DP_PRINT_STATS(" Packets = %d",
  5539. pdev->stats.rx.multicast.num);
  5540. DP_PRINT_STATS(" Bytes = %llu",
  5541. pdev->stats.rx.multicast.bytes);
  5542. DP_PRINT_STATS("Errors:");
  5543. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5544. pdev->stats.replenish.rxdma_err);
  5545. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5546. pdev->stats.err.desc_alloc_fail);
  5547. DP_PRINT_STATS(" IP checksum error = %d",
  5548. pdev->stats.err.ip_csum_err);
  5549. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5550. pdev->stats.err.tcp_udp_csum_err);
  5551. /* Get bar_recv_cnt */
  5552. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5553. DP_PRINT_STATS("BAR Received Count: = %d",
  5554. pdev->stats.rx.bar_recv_cnt);
  5555. }
  5556. /**
  5557. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5558. * @pdev: DP_PDEV Handle
  5559. *
  5560. * Return: void
  5561. */
  5562. static inline void
  5563. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5564. {
  5565. struct cdp_pdev_mon_stats *rx_mon_stats;
  5566. rx_mon_stats = &pdev->rx_mon_stats;
  5567. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5568. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5569. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5570. rx_mon_stats->status_ppdu_done);
  5571. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5572. rx_mon_stats->dest_ppdu_done);
  5573. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5574. rx_mon_stats->dest_mpdu_done);
  5575. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5576. rx_mon_stats->dest_mpdu_drop);
  5577. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5578. rx_mon_stats->dup_mon_linkdesc_cnt);
  5579. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5580. rx_mon_stats->dup_mon_buf_cnt);
  5581. }
  5582. /**
  5583. * dp_print_soc_tx_stats(): Print SOC level stats
  5584. * @soc DP_SOC Handle
  5585. *
  5586. * Return: void
  5587. */
  5588. static inline void
  5589. dp_print_soc_tx_stats(struct dp_soc *soc)
  5590. {
  5591. uint8_t desc_pool_id;
  5592. soc->stats.tx.desc_in_use = 0;
  5593. DP_PRINT_STATS("SOC Tx Stats:\n");
  5594. for (desc_pool_id = 0;
  5595. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5596. desc_pool_id++)
  5597. soc->stats.tx.desc_in_use +=
  5598. soc->tx_desc[desc_pool_id].num_allocated;
  5599. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5600. soc->stats.tx.desc_in_use);
  5601. DP_PRINT_STATS("Invalid peer:");
  5602. DP_PRINT_STATS(" Packets = %d",
  5603. soc->stats.tx.tx_invalid_peer.num);
  5604. DP_PRINT_STATS(" Bytes = %llu",
  5605. soc->stats.tx.tx_invalid_peer.bytes);
  5606. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5607. soc->stats.tx.tcl_ring_full[0],
  5608. soc->stats.tx.tcl_ring_full[1],
  5609. soc->stats.tx.tcl_ring_full[2]);
  5610. }
  5611. /**
  5612. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5613. * @soc: DP_SOC Handle
  5614. *
  5615. * Return:void
  5616. */
  5617. static inline void
  5618. dp_print_soc_rx_stats(struct dp_soc *soc)
  5619. {
  5620. uint32_t i;
  5621. char reo_error[DP_REO_ERR_LENGTH];
  5622. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5623. uint8_t index = 0;
  5624. DP_PRINT_STATS("SOC Rx Stats:\n");
  5625. DP_PRINT_STATS("Fragmented packets: %u",
  5626. soc->stats.rx.rx_frags);
  5627. DP_PRINT_STATS("Reo reinjected packets: %u",
  5628. soc->stats.rx.reo_reinject);
  5629. DP_PRINT_STATS("Errors:\n");
  5630. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5631. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5632. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5633. DP_PRINT_STATS("Invalid RBM = %d",
  5634. soc->stats.rx.err.invalid_rbm);
  5635. DP_PRINT_STATS("Invalid Vdev = %d",
  5636. soc->stats.rx.err.invalid_vdev);
  5637. DP_PRINT_STATS("Invalid Pdev = %d",
  5638. soc->stats.rx.err.invalid_pdev);
  5639. DP_PRINT_STATS("Invalid Peer = %d",
  5640. soc->stats.rx.err.rx_invalid_peer.num);
  5641. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5642. soc->stats.rx.err.hal_ring_access_fail);
  5643. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5644. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5645. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5646. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5647. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5648. index += qdf_snprint(&rxdma_error[index],
  5649. DP_RXDMA_ERR_LENGTH - index,
  5650. " %d", soc->stats.rx.err.rxdma_error[i]);
  5651. }
  5652. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5653. rxdma_error);
  5654. index = 0;
  5655. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5656. index += qdf_snprint(&reo_error[index],
  5657. DP_REO_ERR_LENGTH - index,
  5658. " %d", soc->stats.rx.err.reo_error[i]);
  5659. }
  5660. DP_PRINT_STATS("REO Error(0-14):%s",
  5661. reo_error);
  5662. }
  5663. /**
  5664. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5665. * @ring_type: Ring
  5666. *
  5667. * Return: char const pointer
  5668. */
  5669. static inline const
  5670. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5671. {
  5672. switch (ring_type) {
  5673. case REO_DST:
  5674. return "Reo_dst";
  5675. case REO_EXCEPTION:
  5676. return "Reo_exception";
  5677. case REO_CMD:
  5678. return "Reo_cmd";
  5679. case REO_REINJECT:
  5680. return "Reo_reinject";
  5681. case REO_STATUS:
  5682. return "Reo_status";
  5683. case WBM2SW_RELEASE:
  5684. return "wbm2sw_release";
  5685. case TCL_DATA:
  5686. return "tcl_data";
  5687. case TCL_CMD:
  5688. return "tcl_cmd";
  5689. case TCL_STATUS:
  5690. return "tcl_status";
  5691. case SW2WBM_RELEASE:
  5692. return "sw2wbm_release";
  5693. case RXDMA_BUF:
  5694. return "Rxdma_buf";
  5695. case RXDMA_DST:
  5696. return "Rxdma_dst";
  5697. case RXDMA_MONITOR_BUF:
  5698. return "Rxdma_monitor_buf";
  5699. case RXDMA_MONITOR_DESC:
  5700. return "Rxdma_monitor_desc";
  5701. case RXDMA_MONITOR_STATUS:
  5702. return "Rxdma_monitor_status";
  5703. default:
  5704. dp_err("Invalid ring type");
  5705. break;
  5706. }
  5707. return "Invalid";
  5708. }
  5709. /**
  5710. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5711. * @soc: DP_SOC handle
  5712. * @srng: DP_SRNG handle
  5713. * @ring_name: SRNG name
  5714. * @ring_type: srng src/dst ring
  5715. *
  5716. * Return: void
  5717. */
  5718. static void
  5719. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5720. enum hal_ring_type ring_type)
  5721. {
  5722. uint32_t tailp;
  5723. uint32_t headp;
  5724. int32_t hw_headp = -1;
  5725. int32_t hw_tailp = -1;
  5726. const char *ring_name;
  5727. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  5728. if (soc && srng && srng->hal_srng) {
  5729. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5730. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5731. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5732. ring_name, headp, tailp);
  5733. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5734. &hw_tailp, ring_type);
  5735. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5736. ring_name, hw_headp, hw_tailp);
  5737. }
  5738. }
  5739. /**
  5740. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5741. * on target
  5742. * @pdev: physical device handle
  5743. * @mac_id: mac id
  5744. *
  5745. * Return: void
  5746. */
  5747. static inline
  5748. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5749. {
  5750. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5751. dp_print_ring_stat_from_hal(pdev->soc,
  5752. &pdev->rxdma_mon_buf_ring[mac_id],
  5753. RXDMA_MONITOR_BUF);
  5754. dp_print_ring_stat_from_hal(pdev->soc,
  5755. &pdev->rxdma_mon_dst_ring[mac_id],
  5756. RXDMA_MONITOR_DST);
  5757. dp_print_ring_stat_from_hal(pdev->soc,
  5758. &pdev->rxdma_mon_desc_ring[mac_id],
  5759. RXDMA_MONITOR_DESC);
  5760. }
  5761. dp_print_ring_stat_from_hal(pdev->soc,
  5762. &pdev->rxdma_mon_status_ring[mac_id],
  5763. RXDMA_MONITOR_STATUS);
  5764. }
  5765. /**
  5766. * dp_print_ring_stats(): Print tail and head pointer
  5767. * @pdev: DP_PDEV handle
  5768. *
  5769. * Return:void
  5770. */
  5771. static inline void
  5772. dp_print_ring_stats(struct dp_pdev *pdev)
  5773. {
  5774. uint32_t i;
  5775. int mac_id;
  5776. dp_print_ring_stat_from_hal(pdev->soc,
  5777. &pdev->soc->reo_exception_ring,
  5778. REO_EXCEPTION);
  5779. dp_print_ring_stat_from_hal(pdev->soc,
  5780. &pdev->soc->reo_reinject_ring,
  5781. REO_REINJECT);
  5782. dp_print_ring_stat_from_hal(pdev->soc,
  5783. &pdev->soc->reo_cmd_ring,
  5784. REO_CMD);
  5785. dp_print_ring_stat_from_hal(pdev->soc,
  5786. &pdev->soc->reo_status_ring,
  5787. REO_STATUS);
  5788. dp_print_ring_stat_from_hal(pdev->soc,
  5789. &pdev->soc->rx_rel_ring,
  5790. WBM2SW_RELEASE);
  5791. dp_print_ring_stat_from_hal(pdev->soc,
  5792. &pdev->soc->tcl_cmd_ring,
  5793. TCL_CMD);
  5794. dp_print_ring_stat_from_hal(pdev->soc,
  5795. &pdev->soc->tcl_status_ring,
  5796. TCL_STATUS);
  5797. dp_print_ring_stat_from_hal(pdev->soc,
  5798. &pdev->soc->wbm_desc_rel_ring,
  5799. SW2WBM_RELEASE);
  5800. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5801. dp_print_ring_stat_from_hal(pdev->soc,
  5802. &pdev->soc->reo_dest_ring[i],
  5803. REO_DST);
  5804. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5805. dp_print_ring_stat_from_hal(pdev->soc,
  5806. &pdev->soc->tcl_data_ring[i],
  5807. TCL_DATA);
  5808. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5809. dp_print_ring_stat_from_hal(pdev->soc,
  5810. &pdev->soc->tx_comp_ring[i],
  5811. WBM2SW_RELEASE);
  5812. dp_print_ring_stat_from_hal(pdev->soc,
  5813. &pdev->rx_refill_buf_ring,
  5814. RXDMA_BUF);
  5815. dp_print_ring_stat_from_hal(pdev->soc,
  5816. &pdev->rx_refill_buf_ring2,
  5817. RXDMA_BUF);
  5818. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5819. dp_print_ring_stat_from_hal(pdev->soc,
  5820. &pdev->rx_mac_buf_ring[i],
  5821. RXDMA_BUF);
  5822. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5823. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5824. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5825. dp_print_ring_stat_from_hal(pdev->soc,
  5826. &pdev->rxdma_err_dst_ring[i],
  5827. RXDMA_DST);
  5828. }
  5829. /**
  5830. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5831. * @vdev: DP_VDEV handle
  5832. *
  5833. * Return:void
  5834. */
  5835. static inline void
  5836. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5837. {
  5838. struct dp_peer *peer = NULL;
  5839. if (!vdev || !vdev->pdev)
  5840. return;
  5841. DP_STATS_CLR(vdev->pdev);
  5842. DP_STATS_CLR(vdev->pdev->soc);
  5843. DP_STATS_CLR(vdev);
  5844. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5845. if (!peer)
  5846. return;
  5847. DP_STATS_CLR(peer);
  5848. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5849. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5850. &peer->stats, peer->peer_ids[0],
  5851. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5852. #endif
  5853. }
  5854. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5855. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5856. &vdev->stats, vdev->vdev_id,
  5857. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5858. #endif
  5859. }
  5860. /**
  5861. * dp_print_common_rates_info(): Print common rate for tx or rx
  5862. * @pkt_type_array: rate type array contains rate info
  5863. *
  5864. * Return:void
  5865. */
  5866. static inline void
  5867. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5868. {
  5869. uint8_t mcs, pkt_type;
  5870. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5871. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5872. if (!dp_rate_string[pkt_type][mcs].valid)
  5873. continue;
  5874. DP_PRINT_STATS(" %s = %d",
  5875. dp_rate_string[pkt_type][mcs].mcs_type,
  5876. pkt_type_array[pkt_type].mcs_count[mcs]);
  5877. }
  5878. DP_PRINT_STATS("\n");
  5879. }
  5880. }
  5881. /**
  5882. * dp_print_rx_rates(): Print Rx rate stats
  5883. * @vdev: DP_VDEV handle
  5884. *
  5885. * Return:void
  5886. */
  5887. static inline void
  5888. dp_print_rx_rates(struct dp_vdev *vdev)
  5889. {
  5890. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5891. uint8_t i;
  5892. uint8_t index = 0;
  5893. char nss[DP_NSS_LENGTH];
  5894. DP_PRINT_STATS("Rx Rate Info:\n");
  5895. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5896. index = 0;
  5897. for (i = 0; i < SS_COUNT; i++) {
  5898. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5899. " %d", pdev->stats.rx.nss[i]);
  5900. }
  5901. DP_PRINT_STATS("NSS(1-8) = %s",
  5902. nss);
  5903. DP_PRINT_STATS("SGI ="
  5904. " 0.8us %d,"
  5905. " 0.4us %d,"
  5906. " 1.6us %d,"
  5907. " 3.2us %d,",
  5908. pdev->stats.rx.sgi_count[0],
  5909. pdev->stats.rx.sgi_count[1],
  5910. pdev->stats.rx.sgi_count[2],
  5911. pdev->stats.rx.sgi_count[3]);
  5912. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5913. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5914. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5915. DP_PRINT_STATS("Reception Type ="
  5916. " SU: %d,"
  5917. " MU_MIMO:%d,"
  5918. " MU_OFDMA:%d,"
  5919. " MU_OFDMA_MIMO:%d\n",
  5920. pdev->stats.rx.reception_type[0],
  5921. pdev->stats.rx.reception_type[1],
  5922. pdev->stats.rx.reception_type[2],
  5923. pdev->stats.rx.reception_type[3]);
  5924. DP_PRINT_STATS("Aggregation:\n");
  5925. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5926. pdev->stats.rx.ampdu_cnt);
  5927. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5928. pdev->stats.rx.non_ampdu_cnt);
  5929. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5930. pdev->stats.rx.amsdu_cnt);
  5931. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5932. pdev->stats.rx.non_amsdu_cnt);
  5933. }
  5934. /**
  5935. * dp_print_tx_rates(): Print tx rates
  5936. * @vdev: DP_VDEV handle
  5937. *
  5938. * Return:void
  5939. */
  5940. static inline void
  5941. dp_print_tx_rates(struct dp_vdev *vdev)
  5942. {
  5943. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5944. uint8_t index;
  5945. char nss[DP_NSS_LENGTH];
  5946. int nss_index;
  5947. DP_PRINT_STATS("Tx Rate Info:\n");
  5948. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5949. DP_PRINT_STATS("SGI ="
  5950. " 0.8us %d"
  5951. " 0.4us %d"
  5952. " 1.6us %d"
  5953. " 3.2us %d",
  5954. pdev->stats.tx.sgi_count[0],
  5955. pdev->stats.tx.sgi_count[1],
  5956. pdev->stats.tx.sgi_count[2],
  5957. pdev->stats.tx.sgi_count[3]);
  5958. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5959. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5960. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5961. index = 0;
  5962. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5963. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5964. " %d", pdev->stats.tx.nss[nss_index]);
  5965. }
  5966. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5967. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5968. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5969. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5970. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5971. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5972. DP_PRINT_STATS("Aggregation:\n");
  5973. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5974. pdev->stats.tx.amsdu_cnt);
  5975. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5976. pdev->stats.tx.non_amsdu_cnt);
  5977. }
  5978. /**
  5979. * dp_print_peer_stats():print peer stats
  5980. * @peer: DP_PEER handle
  5981. *
  5982. * return void
  5983. */
  5984. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5985. {
  5986. uint8_t i;
  5987. uint32_t index;
  5988. char nss[DP_NSS_LENGTH];
  5989. DP_PRINT_STATS("Node Tx Stats:\n");
  5990. DP_PRINT_STATS("Total Packet Completions = %d",
  5991. peer->stats.tx.comp_pkt.num);
  5992. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5993. peer->stats.tx.comp_pkt.bytes);
  5994. DP_PRINT_STATS("Success Packets = %d",
  5995. peer->stats.tx.tx_success.num);
  5996. DP_PRINT_STATS("Success Bytes = %llu",
  5997. peer->stats.tx.tx_success.bytes);
  5998. DP_PRINT_STATS("Unicast Success Packets = %d",
  5999. peer->stats.tx.ucast.num);
  6000. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  6001. peer->stats.tx.ucast.bytes);
  6002. DP_PRINT_STATS("Multicast Success Packets = %d",
  6003. peer->stats.tx.mcast.num);
  6004. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  6005. peer->stats.tx.mcast.bytes);
  6006. DP_PRINT_STATS("Broadcast Success Packets = %d",
  6007. peer->stats.tx.bcast.num);
  6008. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  6009. peer->stats.tx.bcast.bytes);
  6010. DP_PRINT_STATS("Packets Failed = %d",
  6011. peer->stats.tx.tx_failed);
  6012. DP_PRINT_STATS("Packets In OFDMA = %d",
  6013. peer->stats.tx.ofdma);
  6014. DP_PRINT_STATS("Packets In STBC = %d",
  6015. peer->stats.tx.stbc);
  6016. DP_PRINT_STATS("Packets In LDPC = %d",
  6017. peer->stats.tx.ldpc);
  6018. DP_PRINT_STATS("Packet Retries = %d",
  6019. peer->stats.tx.retries);
  6020. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  6021. peer->stats.tx.amsdu_cnt);
  6022. DP_PRINT_STATS("Last Packet RSSI = %d",
  6023. peer->stats.tx.last_ack_rssi);
  6024. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  6025. peer->stats.tx.dropped.fw_rem.num);
  6026. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  6027. peer->stats.tx.dropped.fw_rem.bytes);
  6028. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  6029. peer->stats.tx.dropped.fw_rem_tx);
  6030. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  6031. peer->stats.tx.dropped.fw_rem_notx);
  6032. DP_PRINT_STATS("Dropped : Age Out = %d",
  6033. peer->stats.tx.dropped.age_out);
  6034. DP_PRINT_STATS("NAWDS : ");
  6035. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  6036. peer->stats.tx.nawds_mcast_drop);
  6037. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  6038. peer->stats.tx.nawds_mcast.num);
  6039. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  6040. peer->stats.tx.nawds_mcast.bytes);
  6041. DP_PRINT_STATS("Rate Info:");
  6042. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  6043. DP_PRINT_STATS("SGI = "
  6044. " 0.8us %d"
  6045. " 0.4us %d"
  6046. " 1.6us %d"
  6047. " 3.2us %d",
  6048. peer->stats.tx.sgi_count[0],
  6049. peer->stats.tx.sgi_count[1],
  6050. peer->stats.tx.sgi_count[2],
  6051. peer->stats.tx.sgi_count[3]);
  6052. DP_PRINT_STATS("Excess Retries per AC ");
  6053. DP_PRINT_STATS(" Best effort = %d",
  6054. peer->stats.tx.excess_retries_per_ac[0]);
  6055. DP_PRINT_STATS(" Background= %d",
  6056. peer->stats.tx.excess_retries_per_ac[1]);
  6057. DP_PRINT_STATS(" Video = %d",
  6058. peer->stats.tx.excess_retries_per_ac[2]);
  6059. DP_PRINT_STATS(" Voice = %d",
  6060. peer->stats.tx.excess_retries_per_ac[3]);
  6061. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  6062. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  6063. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  6064. index = 0;
  6065. for (i = 0; i < SS_COUNT; i++) {
  6066. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6067. " %d", peer->stats.tx.nss[i]);
  6068. }
  6069. DP_PRINT_STATS("NSS(1-8) = %s",
  6070. nss);
  6071. DP_PRINT_STATS("Aggregation:");
  6072. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6073. peer->stats.tx.amsdu_cnt);
  6074. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6075. peer->stats.tx.non_amsdu_cnt);
  6076. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6077. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6078. peer->stats.tx.tx_byte_rate);
  6079. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6080. peer->stats.tx.tx_data_rate);
  6081. DP_PRINT_STATS("Node Rx Stats:");
  6082. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6083. peer->stats.rx.to_stack.num);
  6084. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6085. peer->stats.rx.to_stack.bytes);
  6086. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6087. DP_PRINT_STATS("Ring Id = %d", i);
  6088. DP_PRINT_STATS(" Packets Received = %d",
  6089. peer->stats.rx.rcvd_reo[i].num);
  6090. DP_PRINT_STATS(" Bytes Received = %llu",
  6091. peer->stats.rx.rcvd_reo[i].bytes);
  6092. }
  6093. DP_PRINT_STATS("Multicast Packets Received = %d",
  6094. peer->stats.rx.multicast.num);
  6095. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6096. peer->stats.rx.multicast.bytes);
  6097. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6098. peer->stats.rx.bcast.num);
  6099. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6100. peer->stats.rx.bcast.bytes);
  6101. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6102. peer->stats.rx.intra_bss.pkts.num);
  6103. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6104. peer->stats.rx.intra_bss.pkts.bytes);
  6105. DP_PRINT_STATS("Raw Packets Received = %d",
  6106. peer->stats.rx.raw.num);
  6107. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6108. peer->stats.rx.raw.bytes);
  6109. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6110. peer->stats.rx.err.mic_err);
  6111. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6112. peer->stats.rx.err.decrypt_err);
  6113. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6114. peer->stats.rx.non_ampdu_cnt);
  6115. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6116. peer->stats.rx.ampdu_cnt);
  6117. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6118. peer->stats.rx.non_amsdu_cnt);
  6119. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6120. peer->stats.rx.amsdu_cnt);
  6121. DP_PRINT_STATS("NAWDS : ");
  6122. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6123. peer->stats.rx.nawds_mcast_drop);
  6124. DP_PRINT_STATS("SGI ="
  6125. " 0.8us %d"
  6126. " 0.4us %d"
  6127. " 1.6us %d"
  6128. " 3.2us %d",
  6129. peer->stats.rx.sgi_count[0],
  6130. peer->stats.rx.sgi_count[1],
  6131. peer->stats.rx.sgi_count[2],
  6132. peer->stats.rx.sgi_count[3]);
  6133. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6134. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6135. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6136. DP_PRINT_STATS("Reception Type ="
  6137. " SU %d,"
  6138. " MU_MIMO %d,"
  6139. " MU_OFDMA %d,"
  6140. " MU_OFDMA_MIMO %d",
  6141. peer->stats.rx.reception_type[0],
  6142. peer->stats.rx.reception_type[1],
  6143. peer->stats.rx.reception_type[2],
  6144. peer->stats.rx.reception_type[3]);
  6145. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6146. index = 0;
  6147. for (i = 0; i < SS_COUNT; i++) {
  6148. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6149. " %d", peer->stats.rx.nss[i]);
  6150. }
  6151. DP_PRINT_STATS("NSS(1-8) = %s",
  6152. nss);
  6153. DP_PRINT_STATS("Aggregation:");
  6154. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6155. peer->stats.rx.ampdu_cnt);
  6156. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6157. peer->stats.rx.non_ampdu_cnt);
  6158. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6159. peer->stats.rx.amsdu_cnt);
  6160. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6161. peer->stats.rx.non_amsdu_cnt);
  6162. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6163. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6164. peer->stats.rx.rx_byte_rate);
  6165. DP_PRINT_STATS(" Data received in last sec: %d",
  6166. peer->stats.rx.rx_data_rate);
  6167. }
  6168. /*
  6169. * dp_get_host_peer_stats()- function to print peer stats
  6170. * @pdev_handle: DP_PDEV handle
  6171. * @mac_addr: mac address of the peer
  6172. *
  6173. * Return: void
  6174. */
  6175. static void
  6176. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6177. {
  6178. struct dp_peer *peer;
  6179. uint8_t local_id;
  6180. if (!mac_addr) {
  6181. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6182. "Invalid MAC address\n");
  6183. return;
  6184. }
  6185. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6186. &local_id);
  6187. if (!peer) {
  6188. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6189. "%s: Invalid peer\n", __func__);
  6190. return;
  6191. }
  6192. dp_print_peer_stats(peer);
  6193. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6194. }
  6195. /**
  6196. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6197. * @soc_handle: Soc handle
  6198. *
  6199. * Return: void
  6200. */
  6201. static void
  6202. dp_print_soc_cfg_params(struct dp_soc *soc)
  6203. {
  6204. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6205. uint8_t index = 0, i = 0;
  6206. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6207. int num_of_int_contexts;
  6208. if (!soc) {
  6209. dp_err("Context is null");
  6210. return;
  6211. }
  6212. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6213. if (!soc_cfg_ctx) {
  6214. dp_err("Context is null");
  6215. return;
  6216. }
  6217. num_of_int_contexts =
  6218. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6219. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6220. soc_cfg_ctx->num_int_ctxts);
  6221. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6222. soc_cfg_ctx->max_clients);
  6223. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6224. soc_cfg_ctx->max_alloc_size);
  6225. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6226. soc_cfg_ctx->per_pdev_tx_ring);
  6227. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6228. soc_cfg_ctx->num_tcl_data_rings);
  6229. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6230. soc_cfg_ctx->per_pdev_rx_ring);
  6231. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6232. soc_cfg_ctx->per_pdev_lmac_ring);
  6233. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6234. soc_cfg_ctx->num_reo_dest_rings);
  6235. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6236. soc_cfg_ctx->num_tx_desc_pool);
  6237. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6238. soc_cfg_ctx->num_tx_ext_desc_pool);
  6239. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6240. soc_cfg_ctx->num_tx_desc);
  6241. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6242. soc_cfg_ctx->num_tx_ext_desc);
  6243. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6244. soc_cfg_ctx->htt_packet_type);
  6245. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6246. soc_cfg_ctx->max_peer_id);
  6247. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6248. soc_cfg_ctx->tx_ring_size);
  6249. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6250. soc_cfg_ctx->tx_comp_ring_size);
  6251. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6252. soc_cfg_ctx->tx_comp_ring_size_nss);
  6253. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6254. soc_cfg_ctx->int_batch_threshold_tx);
  6255. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6256. soc_cfg_ctx->int_timer_threshold_tx);
  6257. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6258. soc_cfg_ctx->int_batch_threshold_rx);
  6259. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6260. soc_cfg_ctx->int_timer_threshold_rx);
  6261. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6262. soc_cfg_ctx->int_batch_threshold_other);
  6263. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6264. soc_cfg_ctx->int_timer_threshold_other);
  6265. for (i = 0; i < num_of_int_contexts; i++) {
  6266. index += qdf_snprint(&ring_mask[index],
  6267. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6268. " %d",
  6269. soc_cfg_ctx->int_tx_ring_mask[i]);
  6270. }
  6271. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6272. num_of_int_contexts, ring_mask);
  6273. index = 0;
  6274. for (i = 0; i < num_of_int_contexts; i++) {
  6275. index += qdf_snprint(&ring_mask[index],
  6276. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6277. " %d",
  6278. soc_cfg_ctx->int_rx_ring_mask[i]);
  6279. }
  6280. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6281. num_of_int_contexts, ring_mask);
  6282. index = 0;
  6283. for (i = 0; i < num_of_int_contexts; i++) {
  6284. index += qdf_snprint(&ring_mask[index],
  6285. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6286. " %d",
  6287. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6288. }
  6289. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6290. num_of_int_contexts, ring_mask);
  6291. index = 0;
  6292. for (i = 0; i < num_of_int_contexts; i++) {
  6293. index += qdf_snprint(&ring_mask[index],
  6294. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6295. " %d",
  6296. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6297. }
  6298. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6299. num_of_int_contexts, ring_mask);
  6300. index = 0;
  6301. for (i = 0; i < num_of_int_contexts; i++) {
  6302. index += qdf_snprint(&ring_mask[index],
  6303. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6304. " %d",
  6305. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6306. }
  6307. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6308. num_of_int_contexts, ring_mask);
  6309. index = 0;
  6310. for (i = 0; i < num_of_int_contexts; i++) {
  6311. index += qdf_snprint(&ring_mask[index],
  6312. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6313. " %d",
  6314. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6315. }
  6316. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6317. num_of_int_contexts, ring_mask);
  6318. index = 0;
  6319. for (i = 0; i < num_of_int_contexts; i++) {
  6320. index += qdf_snprint(&ring_mask[index],
  6321. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6322. " %d",
  6323. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6324. }
  6325. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6326. num_of_int_contexts, ring_mask);
  6327. index = 0;
  6328. for (i = 0; i < num_of_int_contexts; i++) {
  6329. index += qdf_snprint(&ring_mask[index],
  6330. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6331. " %d",
  6332. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6333. }
  6334. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6335. num_of_int_contexts, ring_mask);
  6336. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6337. soc_cfg_ctx->rx_hash);
  6338. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6339. soc_cfg_ctx->tso_enabled);
  6340. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6341. soc_cfg_ctx->lro_enabled);
  6342. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6343. soc_cfg_ctx->sg_enabled);
  6344. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6345. soc_cfg_ctx->gro_enabled);
  6346. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6347. soc_cfg_ctx->rawmode_enabled);
  6348. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6349. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6350. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6351. soc_cfg_ctx->napi_enabled);
  6352. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6353. soc_cfg_ctx->tcp_udp_checksumoffload);
  6354. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6355. soc_cfg_ctx->defrag_timeout_check);
  6356. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6357. soc_cfg_ctx->rx_defrag_min_timeout);
  6358. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6359. soc_cfg_ctx->wbm_release_ring);
  6360. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6361. soc_cfg_ctx->tcl_cmd_ring);
  6362. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6363. soc_cfg_ctx->tcl_status_ring);
  6364. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6365. soc_cfg_ctx->reo_reinject_ring);
  6366. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6367. soc_cfg_ctx->rx_release_ring);
  6368. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6369. soc_cfg_ctx->reo_exception_ring);
  6370. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6371. soc_cfg_ctx->reo_cmd_ring);
  6372. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6373. soc_cfg_ctx->reo_status_ring);
  6374. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6375. soc_cfg_ctx->rxdma_refill_ring);
  6376. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6377. soc_cfg_ctx->rxdma_err_dst_ring);
  6378. }
  6379. /**
  6380. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6381. * @pdev_handle: DP pdev handle
  6382. *
  6383. * Return - void
  6384. */
  6385. static void
  6386. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6387. {
  6388. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6389. if (!pdev) {
  6390. dp_err("Context is null");
  6391. return;
  6392. }
  6393. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6394. if (!pdev_cfg_ctx) {
  6395. dp_err("Context is null");
  6396. return;
  6397. }
  6398. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6399. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6400. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6401. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6402. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6403. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6404. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6405. pdev_cfg_ctx->dma_mon_status_ring_size);
  6406. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6407. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6408. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6409. pdev_cfg_ctx->num_mac_rings);
  6410. }
  6411. /**
  6412. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6413. *
  6414. * Return: None
  6415. */
  6416. static void dp_txrx_stats_help(void)
  6417. {
  6418. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6419. dp_info("stats_option:");
  6420. dp_info(" 1 -- HTT Tx Statistics");
  6421. dp_info(" 2 -- HTT Rx Statistics");
  6422. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6423. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6424. dp_info(" 5 -- HTT Error Statistics");
  6425. dp_info(" 6 -- HTT TQM Statistics");
  6426. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6427. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6428. dp_info(" 9 -- HTT Tx Rate Statistics");
  6429. dp_info(" 10 -- HTT Rx Rate Statistics");
  6430. dp_info(" 11 -- HTT Peer Statistics");
  6431. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6432. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6433. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6434. dp_info(" 15 -- HTT SRNG Statistics");
  6435. dp_info(" 16 -- HTT SFM Info Statistics");
  6436. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6437. dp_info(" 18 -- HTT Peer List Details");
  6438. dp_info(" 20 -- Clear Host Statistics");
  6439. dp_info(" 21 -- Host Rx Rate Statistics");
  6440. dp_info(" 22 -- Host Tx Rate Statistics");
  6441. dp_info(" 23 -- Host Tx Statistics");
  6442. dp_info(" 24 -- Host Rx Statistics");
  6443. dp_info(" 25 -- Host AST Statistics");
  6444. dp_info(" 26 -- Host SRNG PTR Statistics");
  6445. dp_info(" 27 -- Host Mon Statistics");
  6446. dp_info(" 28 -- Host REO Queue Statistics");
  6447. dp_info(" 29 -- Host Soc cfg param Statistics");
  6448. dp_info(" 30 -- Host pdev cfg param Statistics");
  6449. }
  6450. /**
  6451. * dp_print_host_stats()- Function to print the stats aggregated at host
  6452. * @vdev_handle: DP_VDEV handle
  6453. * @type: host stats type
  6454. *
  6455. * Return: 0 on success, print error message in case of failure
  6456. */
  6457. static int
  6458. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6459. struct cdp_txrx_stats_req *req)
  6460. {
  6461. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6462. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6463. enum cdp_host_txrx_stats type =
  6464. dp_stats_mapping_table[req->stats][STATS_HOST];
  6465. dp_aggregate_pdev_stats(pdev);
  6466. switch (type) {
  6467. case TXRX_CLEAR_STATS:
  6468. dp_txrx_host_stats_clr(vdev);
  6469. break;
  6470. case TXRX_RX_RATE_STATS:
  6471. dp_print_rx_rates(vdev);
  6472. break;
  6473. case TXRX_TX_RATE_STATS:
  6474. dp_print_tx_rates(vdev);
  6475. break;
  6476. case TXRX_TX_HOST_STATS:
  6477. dp_print_pdev_tx_stats(pdev);
  6478. dp_print_soc_tx_stats(pdev->soc);
  6479. break;
  6480. case TXRX_RX_HOST_STATS:
  6481. dp_print_pdev_rx_stats(pdev);
  6482. dp_print_soc_rx_stats(pdev->soc);
  6483. break;
  6484. case TXRX_AST_STATS:
  6485. dp_print_ast_stats(pdev->soc);
  6486. dp_print_peer_table(vdev);
  6487. break;
  6488. case TXRX_SRNG_PTR_STATS:
  6489. dp_print_ring_stats(pdev);
  6490. break;
  6491. case TXRX_RX_MON_STATS:
  6492. dp_print_pdev_rx_mon_stats(pdev);
  6493. break;
  6494. case TXRX_REO_QUEUE_STATS:
  6495. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6496. break;
  6497. case TXRX_SOC_CFG_PARAMS:
  6498. dp_print_soc_cfg_params(pdev->soc);
  6499. break;
  6500. case TXRX_PDEV_CFG_PARAMS:
  6501. dp_print_pdev_cfg_params(pdev);
  6502. break;
  6503. default:
  6504. dp_info("Wrong Input For TxRx Host Stats");
  6505. dp_txrx_stats_help();
  6506. break;
  6507. }
  6508. return 0;
  6509. }
  6510. /*
  6511. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6512. * @pdev: DP_PDEV handle
  6513. *
  6514. * Return: void
  6515. */
  6516. static void
  6517. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6518. {
  6519. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6520. int mac_id;
  6521. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  6522. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6523. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6524. pdev->pdev_id);
  6525. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6526. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6527. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6528. }
  6529. }
  6530. /*
  6531. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6532. * @pdev: DP_PDEV handle
  6533. *
  6534. * Return: void
  6535. */
  6536. static void
  6537. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6538. {
  6539. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6540. int mac_id;
  6541. htt_tlv_filter.mpdu_start = 1;
  6542. htt_tlv_filter.msdu_start = 0;
  6543. htt_tlv_filter.packet = 0;
  6544. htt_tlv_filter.msdu_end = 0;
  6545. htt_tlv_filter.mpdu_end = 0;
  6546. htt_tlv_filter.attention = 0;
  6547. htt_tlv_filter.ppdu_start = 1;
  6548. htt_tlv_filter.ppdu_end = 1;
  6549. htt_tlv_filter.ppdu_end_user_stats = 1;
  6550. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6551. htt_tlv_filter.ppdu_end_status_done = 1;
  6552. htt_tlv_filter.enable_fp = 1;
  6553. htt_tlv_filter.enable_md = 0;
  6554. if (pdev->neighbour_peers_added &&
  6555. pdev->soc->hw_nac_monitor_support) {
  6556. htt_tlv_filter.enable_md = 1;
  6557. htt_tlv_filter.packet_header = 1;
  6558. }
  6559. if (pdev->mcopy_mode) {
  6560. htt_tlv_filter.packet_header = 1;
  6561. htt_tlv_filter.enable_mo = 1;
  6562. }
  6563. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6564. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6565. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6566. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6567. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6568. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6569. if (pdev->neighbour_peers_added &&
  6570. pdev->soc->hw_nac_monitor_support)
  6571. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6572. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6573. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6574. pdev->pdev_id);
  6575. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6576. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6577. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6578. }
  6579. }
  6580. /*
  6581. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6582. * modes are enabled or not.
  6583. * @dp_pdev: dp pdev handle.
  6584. *
  6585. * Return: bool
  6586. */
  6587. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6588. {
  6589. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6590. !pdev->mcopy_mode)
  6591. return true;
  6592. else
  6593. return false;
  6594. }
  6595. /*
  6596. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6597. *@pdev_handle: DP_PDEV handle.
  6598. *@val: Provided value.
  6599. *
  6600. *Return: 0 for success. nonzero for failure.
  6601. */
  6602. static QDF_STATUS
  6603. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6604. {
  6605. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6606. switch (val) {
  6607. case CDP_BPR_DISABLE:
  6608. pdev->bpr_enable = CDP_BPR_DISABLE;
  6609. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6610. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6611. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6612. } else if (pdev->enhanced_stats_en &&
  6613. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6614. !pdev->pktlog_ppdu_stats) {
  6615. dp_h2t_cfg_stats_msg_send(pdev,
  6616. DP_PPDU_STATS_CFG_ENH_STATS,
  6617. pdev->pdev_id);
  6618. }
  6619. break;
  6620. case CDP_BPR_ENABLE:
  6621. pdev->bpr_enable = CDP_BPR_ENABLE;
  6622. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6623. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6624. dp_h2t_cfg_stats_msg_send(pdev,
  6625. DP_PPDU_STATS_CFG_BPR,
  6626. pdev->pdev_id);
  6627. } else if (pdev->enhanced_stats_en &&
  6628. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6629. !pdev->pktlog_ppdu_stats) {
  6630. dp_h2t_cfg_stats_msg_send(pdev,
  6631. DP_PPDU_STATS_CFG_BPR_ENH,
  6632. pdev->pdev_id);
  6633. } else if (pdev->pktlog_ppdu_stats) {
  6634. dp_h2t_cfg_stats_msg_send(pdev,
  6635. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6636. pdev->pdev_id);
  6637. }
  6638. break;
  6639. default:
  6640. break;
  6641. }
  6642. return QDF_STATUS_SUCCESS;
  6643. }
  6644. /*
  6645. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6646. * @pdev_handle: DP_PDEV handle
  6647. * @val: user provided value
  6648. *
  6649. * Return: 0 for success. nonzero for failure.
  6650. */
  6651. static QDF_STATUS
  6652. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6653. {
  6654. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6655. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6656. if (pdev->mcopy_mode)
  6657. dp_reset_monitor_mode(pdev_handle);
  6658. switch (val) {
  6659. case 0:
  6660. pdev->tx_sniffer_enable = 0;
  6661. pdev->mcopy_mode = 0;
  6662. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6663. !pdev->bpr_enable) {
  6664. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6665. dp_ppdu_ring_reset(pdev);
  6666. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6667. dp_h2t_cfg_stats_msg_send(pdev,
  6668. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6669. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6670. dp_h2t_cfg_stats_msg_send(pdev,
  6671. DP_PPDU_STATS_CFG_BPR_ENH,
  6672. pdev->pdev_id);
  6673. } else {
  6674. dp_h2t_cfg_stats_msg_send(pdev,
  6675. DP_PPDU_STATS_CFG_BPR,
  6676. pdev->pdev_id);
  6677. }
  6678. break;
  6679. case 1:
  6680. pdev->tx_sniffer_enable = 1;
  6681. pdev->mcopy_mode = 0;
  6682. if (!pdev->pktlog_ppdu_stats)
  6683. dp_h2t_cfg_stats_msg_send(pdev,
  6684. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6685. break;
  6686. case 2:
  6687. if (pdev->monitor_vdev) {
  6688. status = QDF_STATUS_E_RESOURCES;
  6689. break;
  6690. }
  6691. pdev->mcopy_mode = 1;
  6692. dp_pdev_configure_monitor_rings(pdev);
  6693. pdev->tx_sniffer_enable = 0;
  6694. if (!pdev->pktlog_ppdu_stats)
  6695. dp_h2t_cfg_stats_msg_send(pdev,
  6696. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6697. break;
  6698. default:
  6699. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6700. "Invalid value");
  6701. break;
  6702. }
  6703. return status;
  6704. }
  6705. /*
  6706. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6707. * @pdev_handle: DP_PDEV handle
  6708. *
  6709. * Return: void
  6710. */
  6711. static void
  6712. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6713. {
  6714. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6715. if (pdev->enhanced_stats_en == 0)
  6716. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6717. pdev->enhanced_stats_en = 1;
  6718. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6719. !pdev->monitor_vdev)
  6720. dp_ppdu_ring_cfg(pdev);
  6721. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6722. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6723. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6724. dp_h2t_cfg_stats_msg_send(pdev,
  6725. DP_PPDU_STATS_CFG_BPR_ENH,
  6726. pdev->pdev_id);
  6727. }
  6728. }
  6729. /*
  6730. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6731. * @pdev_handle: DP_PDEV handle
  6732. *
  6733. * Return: void
  6734. */
  6735. static void
  6736. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6737. {
  6738. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6739. if (pdev->enhanced_stats_en == 1)
  6740. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6741. pdev->enhanced_stats_en = 0;
  6742. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6743. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6744. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6745. dp_h2t_cfg_stats_msg_send(pdev,
  6746. DP_PPDU_STATS_CFG_BPR,
  6747. pdev->pdev_id);
  6748. }
  6749. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6750. !pdev->monitor_vdev)
  6751. dp_ppdu_ring_reset(pdev);
  6752. }
  6753. /*
  6754. * dp_get_fw_peer_stats()- function to print peer stats
  6755. * @pdev_handle: DP_PDEV handle
  6756. * @mac_addr: mac address of the peer
  6757. * @cap: Type of htt stats requested
  6758. *
  6759. * Currently Supporting only MAC ID based requests Only
  6760. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6761. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6762. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6763. *
  6764. * Return: void
  6765. */
  6766. static void
  6767. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6768. uint32_t cap)
  6769. {
  6770. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6771. int i;
  6772. uint32_t config_param0 = 0;
  6773. uint32_t config_param1 = 0;
  6774. uint32_t config_param2 = 0;
  6775. uint32_t config_param3 = 0;
  6776. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6777. config_param0 |= (1 << (cap + 1));
  6778. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6779. config_param1 |= (1 << i);
  6780. }
  6781. config_param2 |= (mac_addr[0] & 0x000000ff);
  6782. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6783. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6784. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6785. config_param3 |= (mac_addr[4] & 0x000000ff);
  6786. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6787. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6788. config_param0, config_param1, config_param2,
  6789. config_param3, 0, 0, 0);
  6790. }
  6791. /* This struct definition will be removed from here
  6792. * once it get added in FW headers*/
  6793. struct httstats_cmd_req {
  6794. uint32_t config_param0;
  6795. uint32_t config_param1;
  6796. uint32_t config_param2;
  6797. uint32_t config_param3;
  6798. int cookie;
  6799. u_int8_t stats_id;
  6800. };
  6801. /*
  6802. * dp_get_htt_stats: function to process the httstas request
  6803. * @pdev_handle: DP pdev handle
  6804. * @data: pointer to request data
  6805. * @data_len: length for request data
  6806. *
  6807. * return: void
  6808. */
  6809. static void
  6810. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6811. {
  6812. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6813. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6814. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6815. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6816. req->config_param0, req->config_param1,
  6817. req->config_param2, req->config_param3,
  6818. req->cookie, 0, 0);
  6819. }
  6820. /*
  6821. * dp_set_pdev_param: function to set parameters in pdev
  6822. * @pdev_handle: DP pdev handle
  6823. * @param: parameter type to be set
  6824. * @val: value of parameter to be set
  6825. *
  6826. * Return: 0 for success. nonzero for failure.
  6827. */
  6828. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6829. enum cdp_pdev_param_type param,
  6830. uint8_t val)
  6831. {
  6832. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6833. switch (param) {
  6834. case CDP_CONFIG_DEBUG_SNIFFER:
  6835. return dp_config_debug_sniffer(pdev_handle, val);
  6836. case CDP_CONFIG_BPR_ENABLE:
  6837. return dp_set_bpr_enable(pdev_handle, val);
  6838. case CDP_CONFIG_PRIMARY_RADIO:
  6839. pdev->is_primary = val;
  6840. break;
  6841. default:
  6842. return QDF_STATUS_E_INVAL;
  6843. }
  6844. return QDF_STATUS_SUCCESS;
  6845. }
  6846. /*
  6847. * dp_get_vdev_param: function to get parameters from vdev
  6848. * @param: parameter type to get value
  6849. *
  6850. * return: void
  6851. */
  6852. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6853. enum cdp_vdev_param_type param)
  6854. {
  6855. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6856. uint32_t val;
  6857. switch (param) {
  6858. case CDP_ENABLE_WDS:
  6859. val = vdev->wds_enabled;
  6860. break;
  6861. case CDP_ENABLE_MEC:
  6862. val = vdev->mec_enabled;
  6863. break;
  6864. case CDP_ENABLE_DA_WAR:
  6865. val = vdev->da_war_enabled;
  6866. break;
  6867. default:
  6868. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6869. "param value %d is wrong\n",
  6870. param);
  6871. val = -1;
  6872. break;
  6873. }
  6874. return val;
  6875. }
  6876. /*
  6877. * dp_set_vdev_param: function to set parameters in vdev
  6878. * @param: parameter type to be set
  6879. * @val: value of parameter to be set
  6880. *
  6881. * return: void
  6882. */
  6883. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6884. enum cdp_vdev_param_type param, uint32_t val)
  6885. {
  6886. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6887. switch (param) {
  6888. case CDP_ENABLE_WDS:
  6889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6890. "wds_enable %d for vdev(%p) id(%d)\n",
  6891. val, vdev, vdev->vdev_id);
  6892. vdev->wds_enabled = val;
  6893. break;
  6894. case CDP_ENABLE_MEC:
  6895. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6896. "mec_enable %d for vdev(%p) id(%d)\n",
  6897. val, vdev, vdev->vdev_id);
  6898. vdev->mec_enabled = val;
  6899. break;
  6900. case CDP_ENABLE_DA_WAR:
  6901. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6902. "da_war_enable %d for vdev(%p) id(%d)\n",
  6903. val, vdev, vdev->vdev_id);
  6904. vdev->da_war_enabled = val;
  6905. break;
  6906. case CDP_ENABLE_NAWDS:
  6907. vdev->nawds_enabled = val;
  6908. break;
  6909. case CDP_ENABLE_MCAST_EN:
  6910. vdev->mcast_enhancement_en = val;
  6911. break;
  6912. case CDP_ENABLE_PROXYSTA:
  6913. vdev->proxysta_vdev = val;
  6914. break;
  6915. case CDP_UPDATE_TDLS_FLAGS:
  6916. vdev->tdls_link_connected = val;
  6917. break;
  6918. case CDP_CFG_WDS_AGING_TIMER:
  6919. if (val == 0)
  6920. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  6921. else if (val != vdev->wds_aging_timer_val)
  6922. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  6923. vdev->wds_aging_timer_val = val;
  6924. break;
  6925. case CDP_ENABLE_AP_BRIDGE:
  6926. if (wlan_op_mode_sta != vdev->opmode)
  6927. vdev->ap_bridge_enabled = val;
  6928. else
  6929. vdev->ap_bridge_enabled = false;
  6930. break;
  6931. case CDP_ENABLE_CIPHER:
  6932. vdev->sec_type = val;
  6933. break;
  6934. case CDP_ENABLE_QWRAP_ISOLATION:
  6935. vdev->isolation_vdev = val;
  6936. break;
  6937. default:
  6938. break;
  6939. }
  6940. dp_tx_vdev_update_search_flags(vdev);
  6941. }
  6942. /**
  6943. * dp_peer_set_nawds: set nawds bit in peer
  6944. * @peer_handle: pointer to peer
  6945. * @value: enable/disable nawds
  6946. *
  6947. * return: void
  6948. */
  6949. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6950. {
  6951. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6952. peer->nawds_enabled = value;
  6953. }
  6954. /*
  6955. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6956. * @vdev_handle: DP_VDEV handle
  6957. * @map_id:ID of map that needs to be updated
  6958. *
  6959. * Return: void
  6960. */
  6961. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6962. uint8_t map_id)
  6963. {
  6964. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6965. vdev->dscp_tid_map_id = map_id;
  6966. return;
  6967. }
  6968. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6969. * @peer_handle: DP pdev handle
  6970. *
  6971. * return : cdp_pdev_stats pointer
  6972. */
  6973. static struct cdp_pdev_stats*
  6974. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6975. {
  6976. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6977. dp_aggregate_pdev_stats(pdev);
  6978. return &pdev->stats;
  6979. }
  6980. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6981. * @peer_handle: DP_PEER handle
  6982. *
  6983. * return : cdp_peer_stats pointer
  6984. */
  6985. static struct cdp_peer_stats*
  6986. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6987. {
  6988. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6989. qdf_assert(peer);
  6990. return &peer->stats;
  6991. }
  6992. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6993. * @peer_handle: DP_PEER handle
  6994. *
  6995. * return : void
  6996. */
  6997. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6998. {
  6999. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7000. qdf_assert(peer);
  7001. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  7002. }
  7003. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  7004. * @vdev_handle: DP_VDEV handle
  7005. * @buf: buffer for vdev stats
  7006. *
  7007. * return : int
  7008. */
  7009. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  7010. bool is_aggregate)
  7011. {
  7012. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7013. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  7014. if (is_aggregate)
  7015. dp_aggregate_vdev_stats(vdev, buf);
  7016. else
  7017. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  7018. return 0;
  7019. }
  7020. /*
  7021. * dp_get_total_per(): get total per
  7022. * @pdev_handle: DP_PDEV handle
  7023. *
  7024. * Return: % error rate using retries per packet and success packets
  7025. */
  7026. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  7027. {
  7028. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7029. dp_aggregate_pdev_stats(pdev);
  7030. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  7031. return 0;
  7032. return ((pdev->stats.tx.retries * 100) /
  7033. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  7034. }
  7035. /*
  7036. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  7037. * @pdev_handle: DP_PDEV handle
  7038. * @buf: to hold pdev_stats
  7039. *
  7040. * Return: int
  7041. */
  7042. static int
  7043. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  7044. {
  7045. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7046. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  7047. struct cdp_txrx_stats_req req = {0,};
  7048. dp_aggregate_pdev_stats(pdev);
  7049. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7050. req.cookie_val = 1;
  7051. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7052. req.param1, req.param2, req.param3, 0,
  7053. req.cookie_val, 0);
  7054. msleep(DP_MAX_SLEEP_TIME);
  7055. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7056. req.cookie_val = 1;
  7057. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7058. req.param1, req.param2, req.param3, 0,
  7059. req.cookie_val, 0);
  7060. msleep(DP_MAX_SLEEP_TIME);
  7061. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7062. return TXRX_STATS_LEVEL;
  7063. }
  7064. /**
  7065. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7066. * @pdev: DP_PDEV handle
  7067. * @map_id: ID of map that needs to be updated
  7068. * @tos: index value in map
  7069. * @tid: tid value passed by the user
  7070. *
  7071. * Return: void
  7072. */
  7073. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7074. uint8_t map_id, uint8_t tos, uint8_t tid)
  7075. {
  7076. uint8_t dscp;
  7077. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7078. struct dp_soc *soc = pdev->soc;
  7079. if (!soc)
  7080. return;
  7081. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7082. pdev->dscp_tid_map[map_id][dscp] = tid;
  7083. if (map_id < soc->num_hw_dscp_tid_map)
  7084. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7085. map_id, dscp);
  7086. return;
  7087. }
  7088. /**
  7089. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7090. * @pdev_handle: pdev handle
  7091. * @val: hmmc-dscp flag value
  7092. *
  7093. * Return: void
  7094. */
  7095. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7096. bool val)
  7097. {
  7098. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7099. pdev->hmmc_tid_override_en = val;
  7100. }
  7101. /**
  7102. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7103. * @pdev_handle: pdev handle
  7104. * @tid: tid value
  7105. *
  7106. * Return: void
  7107. */
  7108. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7109. uint8_t tid)
  7110. {
  7111. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7112. pdev->hmmc_tid = tid;
  7113. }
  7114. /**
  7115. * dp_fw_stats_process(): Process TxRX FW stats request
  7116. * @vdev_handle: DP VDEV handle
  7117. * @req: stats request
  7118. *
  7119. * return: int
  7120. */
  7121. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7122. struct cdp_txrx_stats_req *req)
  7123. {
  7124. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7125. struct dp_pdev *pdev = NULL;
  7126. uint32_t stats = req->stats;
  7127. uint8_t mac_id = req->mac_id;
  7128. if (!vdev) {
  7129. DP_TRACE(NONE, "VDEV not found");
  7130. return 1;
  7131. }
  7132. pdev = vdev->pdev;
  7133. /*
  7134. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7135. * from param0 to param3 according to below rule:
  7136. *
  7137. * PARAM:
  7138. * - config_param0 : start_offset (stats type)
  7139. * - config_param1 : stats bmask from start offset
  7140. * - config_param2 : stats bmask from start offset + 32
  7141. * - config_param3 : stats bmask from start offset + 64
  7142. */
  7143. if (req->stats == CDP_TXRX_STATS_0) {
  7144. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7145. req->param1 = 0xFFFFFFFF;
  7146. req->param2 = 0xFFFFFFFF;
  7147. req->param3 = 0xFFFFFFFF;
  7148. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7149. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7150. }
  7151. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7152. req->param1, req->param2, req->param3,
  7153. 0, 0, mac_id);
  7154. }
  7155. /**
  7156. * dp_txrx_stats_request - function to map to firmware and host stats
  7157. * @vdev: virtual handle
  7158. * @req: stats request
  7159. *
  7160. * Return: QDF_STATUS
  7161. */
  7162. static
  7163. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7164. struct cdp_txrx_stats_req *req)
  7165. {
  7166. int host_stats;
  7167. int fw_stats;
  7168. enum cdp_stats stats;
  7169. int num_stats;
  7170. if (!vdev || !req) {
  7171. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7172. "Invalid vdev/req instance");
  7173. return QDF_STATUS_E_INVAL;
  7174. }
  7175. stats = req->stats;
  7176. if (stats >= CDP_TXRX_MAX_STATS)
  7177. return QDF_STATUS_E_INVAL;
  7178. /*
  7179. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7180. * has to be updated if new FW HTT stats added
  7181. */
  7182. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7183. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7184. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7185. if (stats >= num_stats) {
  7186. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7187. "%s: Invalid stats option: %d", __func__, stats);
  7188. return QDF_STATUS_E_INVAL;
  7189. }
  7190. req->stats = stats;
  7191. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7192. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7193. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7194. "stats: %u fw_stats_type: %d host_stats: %d",
  7195. stats, fw_stats, host_stats);
  7196. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7197. /* update request with FW stats type */
  7198. req->stats = fw_stats;
  7199. return dp_fw_stats_process(vdev, req);
  7200. }
  7201. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7202. (host_stats <= TXRX_HOST_STATS_MAX))
  7203. return dp_print_host_stats(vdev, req);
  7204. else
  7205. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7206. "Wrong Input for TxRx Stats");
  7207. return QDF_STATUS_SUCCESS;
  7208. }
  7209. /*
  7210. * dp_print_napi_stats(): NAPI stats
  7211. * @soc - soc handle
  7212. */
  7213. static void dp_print_napi_stats(struct dp_soc *soc)
  7214. {
  7215. hif_print_napi_stats(soc->hif_handle);
  7216. }
  7217. /*
  7218. * dp_print_per_ring_stats(): Packet count per ring
  7219. * @soc - soc handle
  7220. */
  7221. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7222. {
  7223. uint8_t ring;
  7224. uint16_t core;
  7225. uint64_t total_packets;
  7226. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7227. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7228. total_packets = 0;
  7229. DP_TRACE_STATS(INFO_HIGH,
  7230. "Packets on ring %u:", ring);
  7231. for (core = 0; core < NR_CPUS; core++) {
  7232. DP_TRACE_STATS(INFO_HIGH,
  7233. "Packets arriving on core %u: %llu",
  7234. core,
  7235. soc->stats.rx.ring_packets[core][ring]);
  7236. total_packets += soc->stats.rx.ring_packets[core][ring];
  7237. }
  7238. DP_TRACE_STATS(INFO_HIGH,
  7239. "Total packets on ring %u: %llu",
  7240. ring, total_packets);
  7241. }
  7242. }
  7243. /*
  7244. * dp_txrx_path_stats() - Function to display dump stats
  7245. * @soc - soc handle
  7246. *
  7247. * return: none
  7248. */
  7249. static void dp_txrx_path_stats(struct dp_soc *soc)
  7250. {
  7251. uint8_t error_code;
  7252. uint8_t loop_pdev;
  7253. struct dp_pdev *pdev;
  7254. uint8_t i;
  7255. if (!soc) {
  7256. DP_TRACE(ERROR, "%s: Invalid access",
  7257. __func__);
  7258. return;
  7259. }
  7260. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7261. pdev = soc->pdev_list[loop_pdev];
  7262. dp_aggregate_pdev_stats(pdev);
  7263. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7264. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7265. pdev->stats.tx_i.rcvd.num,
  7266. pdev->stats.tx_i.rcvd.bytes);
  7267. DP_TRACE_STATS(INFO_HIGH,
  7268. "processed from host: %u msdus (%llu bytes)",
  7269. pdev->stats.tx_i.processed.num,
  7270. pdev->stats.tx_i.processed.bytes);
  7271. DP_TRACE_STATS(INFO_HIGH,
  7272. "successfully transmitted: %u msdus (%llu bytes)",
  7273. pdev->stats.tx.tx_success.num,
  7274. pdev->stats.tx.tx_success.bytes);
  7275. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7276. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7277. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7278. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7279. pdev->stats.tx_i.dropped.desc_na.num);
  7280. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7281. pdev->stats.tx_i.dropped.ring_full);
  7282. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7283. pdev->stats.tx_i.dropped.enqueue_fail);
  7284. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7285. pdev->stats.tx_i.dropped.dma_error);
  7286. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7287. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7288. pdev->stats.tx.tx_failed);
  7289. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7290. pdev->stats.tx.dropped.age_out);
  7291. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7292. pdev->stats.tx.dropped.fw_rem.num);
  7293. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7294. pdev->stats.tx.dropped.fw_rem.bytes);
  7295. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7296. pdev->stats.tx.dropped.fw_rem_tx);
  7297. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7298. pdev->stats.tx.dropped.fw_rem_notx);
  7299. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  7300. pdev->soc->stats.tx.tx_invalid_peer.num);
  7301. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7302. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7303. pdev->stats.tx_comp_histogram.pkts_1);
  7304. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7305. pdev->stats.tx_comp_histogram.pkts_2_20);
  7306. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7307. pdev->stats.tx_comp_histogram.pkts_21_40);
  7308. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7309. pdev->stats.tx_comp_histogram.pkts_41_60);
  7310. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7311. pdev->stats.tx_comp_histogram.pkts_61_80);
  7312. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7313. pdev->stats.tx_comp_histogram.pkts_81_100);
  7314. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7315. pdev->stats.tx_comp_histogram.pkts_101_200);
  7316. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7317. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7318. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7319. DP_TRACE_STATS(INFO_HIGH,
  7320. "delivered %u msdus ( %llu bytes),",
  7321. pdev->stats.rx.to_stack.num,
  7322. pdev->stats.rx.to_stack.bytes);
  7323. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7324. DP_TRACE_STATS(INFO_HIGH,
  7325. "received on reo[%d] %u msdus( %llu bytes),",
  7326. i, pdev->stats.rx.rcvd_reo[i].num,
  7327. pdev->stats.rx.rcvd_reo[i].bytes);
  7328. DP_TRACE_STATS(INFO_HIGH,
  7329. "intra-bss packets %u msdus ( %llu bytes),",
  7330. pdev->stats.rx.intra_bss.pkts.num,
  7331. pdev->stats.rx.intra_bss.pkts.bytes);
  7332. DP_TRACE_STATS(INFO_HIGH,
  7333. "intra-bss fails %u msdus ( %llu bytes),",
  7334. pdev->stats.rx.intra_bss.fail.num,
  7335. pdev->stats.rx.intra_bss.fail.bytes);
  7336. DP_TRACE_STATS(INFO_HIGH,
  7337. "raw packets %u msdus ( %llu bytes),",
  7338. pdev->stats.rx.raw.num,
  7339. pdev->stats.rx.raw.bytes);
  7340. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7341. pdev->stats.rx.err.mic_err);
  7342. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  7343. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7344. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7345. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7346. pdev->soc->stats.rx.err.invalid_rbm);
  7347. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7348. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7349. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7350. error_code++) {
  7351. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7352. continue;
  7353. DP_TRACE_STATS(INFO_HIGH,
  7354. "Reo error number (%u): %u msdus",
  7355. error_code,
  7356. pdev->soc->stats.rx.err
  7357. .reo_error[error_code]);
  7358. }
  7359. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7360. error_code++) {
  7361. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7362. continue;
  7363. DP_TRACE_STATS(INFO_HIGH,
  7364. "Rxdma error number (%u): %u msdus",
  7365. error_code,
  7366. pdev->soc->stats.rx.err
  7367. .rxdma_error[error_code]);
  7368. }
  7369. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7370. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7371. pdev->stats.rx_ind_histogram.pkts_1);
  7372. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7373. pdev->stats.rx_ind_histogram.pkts_2_20);
  7374. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7375. pdev->stats.rx_ind_histogram.pkts_21_40);
  7376. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7377. pdev->stats.rx_ind_histogram.pkts_41_60);
  7378. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7379. pdev->stats.rx_ind_histogram.pkts_61_80);
  7380. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7381. pdev->stats.rx_ind_histogram.pkts_81_100);
  7382. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7383. pdev->stats.rx_ind_histogram.pkts_101_200);
  7384. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7385. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7386. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7387. __func__,
  7388. pdev->soc->wlan_cfg_ctx
  7389. ->tso_enabled,
  7390. pdev->soc->wlan_cfg_ctx
  7391. ->lro_enabled,
  7392. pdev->soc->wlan_cfg_ctx
  7393. ->rx_hash,
  7394. pdev->soc->wlan_cfg_ctx
  7395. ->napi_enabled);
  7396. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7397. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7398. __func__,
  7399. pdev->soc->wlan_cfg_ctx
  7400. ->tx_flow_stop_queue_threshold,
  7401. pdev->soc->wlan_cfg_ctx
  7402. ->tx_flow_start_queue_offset);
  7403. #endif
  7404. }
  7405. }
  7406. /*
  7407. * dp_txrx_dump_stats() - Dump statistics
  7408. * @value - Statistics option
  7409. */
  7410. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7411. enum qdf_stats_verbosity_level level)
  7412. {
  7413. struct dp_soc *soc =
  7414. (struct dp_soc *)psoc;
  7415. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7416. if (!soc) {
  7417. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7418. "%s: soc is NULL", __func__);
  7419. return QDF_STATUS_E_INVAL;
  7420. }
  7421. switch (value) {
  7422. case CDP_TXRX_PATH_STATS:
  7423. dp_txrx_path_stats(soc);
  7424. break;
  7425. case CDP_RX_RING_STATS:
  7426. dp_print_per_ring_stats(soc);
  7427. break;
  7428. case CDP_TXRX_TSO_STATS:
  7429. /* TODO: NOT IMPLEMENTED */
  7430. break;
  7431. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7432. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7433. break;
  7434. case CDP_DP_NAPI_STATS:
  7435. dp_print_napi_stats(soc);
  7436. break;
  7437. case CDP_TXRX_DESC_STATS:
  7438. /* TODO: NOT IMPLEMENTED */
  7439. break;
  7440. default:
  7441. status = QDF_STATUS_E_INVAL;
  7442. break;
  7443. }
  7444. return status;
  7445. }
  7446. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7447. /**
  7448. * dp_update_flow_control_parameters() - API to store datapath
  7449. * config parameters
  7450. * @soc: soc handle
  7451. * @cfg: ini parameter handle
  7452. *
  7453. * Return: void
  7454. */
  7455. static inline
  7456. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7457. struct cdp_config_params *params)
  7458. {
  7459. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7460. params->tx_flow_stop_queue_threshold;
  7461. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7462. params->tx_flow_start_queue_offset;
  7463. }
  7464. #else
  7465. static inline
  7466. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7467. struct cdp_config_params *params)
  7468. {
  7469. }
  7470. #endif
  7471. /**
  7472. * dp_update_config_parameters() - API to store datapath
  7473. * config parameters
  7474. * @soc: soc handle
  7475. * @cfg: ini parameter handle
  7476. *
  7477. * Return: status
  7478. */
  7479. static
  7480. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7481. struct cdp_config_params *params)
  7482. {
  7483. struct dp_soc *soc = (struct dp_soc *)psoc;
  7484. if (!(soc)) {
  7485. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7486. "%s: Invalid handle", __func__);
  7487. return QDF_STATUS_E_INVAL;
  7488. }
  7489. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7490. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7491. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7492. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7493. params->tcp_udp_checksumoffload;
  7494. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7495. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7496. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7497. dp_update_flow_control_parameters(soc, params);
  7498. return QDF_STATUS_SUCCESS;
  7499. }
  7500. /**
  7501. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7502. * config parameters
  7503. * @vdev_handle - datapath vdev handle
  7504. * @cfg: ini parameter handle
  7505. *
  7506. * Return: status
  7507. */
  7508. #ifdef WDS_VENDOR_EXTENSION
  7509. void
  7510. dp_txrx_set_wds_rx_policy(
  7511. struct cdp_vdev *vdev_handle,
  7512. u_int32_t val)
  7513. {
  7514. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7515. struct dp_peer *peer;
  7516. if (vdev->opmode == wlan_op_mode_ap) {
  7517. /* for ap, set it on bss_peer */
  7518. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7519. if (peer->bss_peer) {
  7520. peer->wds_ecm.wds_rx_filter = 1;
  7521. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7522. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7523. break;
  7524. }
  7525. }
  7526. } else if (vdev->opmode == wlan_op_mode_sta) {
  7527. peer = TAILQ_FIRST(&vdev->peer_list);
  7528. peer->wds_ecm.wds_rx_filter = 1;
  7529. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7530. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7531. }
  7532. }
  7533. /**
  7534. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7535. *
  7536. * @peer_handle - datapath peer handle
  7537. * @wds_tx_ucast: policy for unicast transmission
  7538. * @wds_tx_mcast: policy for multicast transmission
  7539. *
  7540. * Return: void
  7541. */
  7542. void
  7543. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7544. int wds_tx_ucast, int wds_tx_mcast)
  7545. {
  7546. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7547. if (wds_tx_ucast || wds_tx_mcast) {
  7548. peer->wds_enabled = 1;
  7549. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7550. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7551. } else {
  7552. peer->wds_enabled = 0;
  7553. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7554. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7555. }
  7556. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7557. FL("Policy Update set to :\
  7558. peer->wds_enabled %d\
  7559. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7560. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7561. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7562. peer->wds_ecm.wds_tx_mcast_4addr);
  7563. return;
  7564. }
  7565. #endif
  7566. static struct cdp_wds_ops dp_ops_wds = {
  7567. .vdev_set_wds = dp_vdev_set_wds,
  7568. #ifdef WDS_VENDOR_EXTENSION
  7569. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7570. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7571. #endif
  7572. };
  7573. /*
  7574. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7575. * @vdev_handle - datapath vdev handle
  7576. * @callback - callback function
  7577. * @ctxt: callback context
  7578. *
  7579. */
  7580. static void
  7581. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7582. ol_txrx_data_tx_cb callback, void *ctxt)
  7583. {
  7584. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7585. vdev->tx_non_std_data_callback.func = callback;
  7586. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7587. }
  7588. /**
  7589. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7590. * @pdev_hdl: datapath pdev handle
  7591. *
  7592. * Return: opaque pointer to dp txrx handle
  7593. */
  7594. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7595. {
  7596. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7597. return pdev->dp_txrx_handle;
  7598. }
  7599. /**
  7600. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7601. * @pdev_hdl: datapath pdev handle
  7602. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7603. *
  7604. * Return: void
  7605. */
  7606. static void
  7607. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7608. {
  7609. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7610. pdev->dp_txrx_handle = dp_txrx_hdl;
  7611. }
  7612. /**
  7613. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7614. * @soc_handle: datapath soc handle
  7615. *
  7616. * Return: opaque pointer to external dp (non-core DP)
  7617. */
  7618. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7619. {
  7620. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7621. return soc->external_txrx_handle;
  7622. }
  7623. /**
  7624. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7625. * @soc_handle: datapath soc handle
  7626. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7627. *
  7628. * Return: void
  7629. */
  7630. static void
  7631. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7632. {
  7633. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7634. soc->external_txrx_handle = txrx_handle;
  7635. }
  7636. /**
  7637. * dp_get_cfg_capabilities() - get dp capabilities
  7638. * @soc_handle: datapath soc handle
  7639. * @dp_caps: enum for dp capabilities
  7640. *
  7641. * Return: bool to determine if dp caps is enabled
  7642. */
  7643. static bool
  7644. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7645. enum cdp_capabilities dp_caps)
  7646. {
  7647. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7648. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7649. }
  7650. #ifdef FEATURE_AST
  7651. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7652. {
  7653. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7654. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7655. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7656. /*
  7657. * For BSS peer, new peer is not created on alloc_node if the
  7658. * peer with same address already exists , instead refcnt is
  7659. * increased for existing peer. Correspondingly in delete path,
  7660. * only refcnt is decreased; and peer is only deleted , when all
  7661. * references are deleted. So delete_in_progress should not be set
  7662. * for bss_peer, unless only 2 reference remains (peer map reference
  7663. * and peer hash table reference).
  7664. */
  7665. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7666. return;
  7667. }
  7668. peer->delete_in_progress = true;
  7669. dp_peer_delete_ast_entries(soc, peer);
  7670. }
  7671. #endif
  7672. #ifdef ATH_SUPPORT_NAC_RSSI
  7673. /**
  7674. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7675. * @vdev_hdl: DP vdev handle
  7676. * @rssi: rssi value
  7677. *
  7678. * Return: 0 for success. nonzero for failure.
  7679. */
  7680. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7681. char *mac_addr,
  7682. uint8_t *rssi)
  7683. {
  7684. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7685. struct dp_pdev *pdev = vdev->pdev;
  7686. struct dp_neighbour_peer *peer = NULL;
  7687. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7688. *rssi = 0;
  7689. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7690. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7691. neighbour_peer_list_elem) {
  7692. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7693. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7694. *rssi = peer->rssi;
  7695. status = QDF_STATUS_SUCCESS;
  7696. break;
  7697. }
  7698. }
  7699. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7700. return status;
  7701. }
  7702. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7703. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7704. uint8_t chan_num)
  7705. {
  7706. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7707. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7708. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7709. pdev->nac_rssi_filtering = 1;
  7710. /* Store address of NAC (neighbour peer) which will be checked
  7711. * against TA of received packets.
  7712. */
  7713. if (cmd == CDP_NAC_PARAM_ADD) {
  7714. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7715. client_macaddr);
  7716. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7717. dp_update_filter_neighbour_peers(vdev_handle,
  7718. DP_NAC_PARAM_DEL,
  7719. client_macaddr);
  7720. }
  7721. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7722. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7723. ((void *)vdev->pdev->ctrl_pdev,
  7724. vdev->vdev_id, cmd, bssid);
  7725. return QDF_STATUS_SUCCESS;
  7726. }
  7727. #endif
  7728. /**
  7729. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7730. * for pktlog
  7731. * @txrx_pdev_handle: cdp_pdev handle
  7732. * @enb_dsb: Enable or disable peer based filtering
  7733. *
  7734. * Return: QDF_STATUS
  7735. */
  7736. static int
  7737. dp_enable_peer_based_pktlog(
  7738. struct cdp_pdev *txrx_pdev_handle,
  7739. char *mac_addr, uint8_t enb_dsb)
  7740. {
  7741. struct dp_peer *peer;
  7742. uint8_t local_id;
  7743. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7744. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7745. mac_addr, &local_id);
  7746. if (!peer) {
  7747. dp_err("Invalid Peer");
  7748. return QDF_STATUS_E_FAILURE;
  7749. }
  7750. peer->peer_based_pktlog_filter = enb_dsb;
  7751. pdev->dp_peer_based_pktlog = enb_dsb;
  7752. return QDF_STATUS_SUCCESS;
  7753. }
  7754. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7755. uint32_t max_peers,
  7756. bool peer_map_unmap_v2)
  7757. {
  7758. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7759. soc->max_peers = max_peers;
  7760. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7761. if (dp_peer_find_attach(soc))
  7762. return QDF_STATUS_E_FAILURE;
  7763. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7764. return QDF_STATUS_SUCCESS;
  7765. }
  7766. /**
  7767. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7768. * @dp_pdev: dp pdev handle
  7769. * @ctrl_pdev: UMAC ctrl pdev handle
  7770. *
  7771. * Return: void
  7772. */
  7773. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7774. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7775. {
  7776. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7777. pdev->ctrl_pdev = ctrl_pdev;
  7778. }
  7779. /*
  7780. * dp_get_cfg() - get dp cfg
  7781. * @soc: cdp soc handle
  7782. * @cfg: cfg enum
  7783. *
  7784. * Return: cfg value
  7785. */
  7786. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7787. {
  7788. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7789. uint32_t value = 0;
  7790. switch (cfg) {
  7791. case cfg_dp_enable_data_stall:
  7792. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7793. break;
  7794. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7795. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7796. break;
  7797. case cfg_dp_tso_enable:
  7798. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7799. break;
  7800. case cfg_dp_lro_enable:
  7801. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7802. break;
  7803. case cfg_dp_gro_enable:
  7804. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7805. break;
  7806. case cfg_dp_tx_flow_start_queue_offset:
  7807. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7808. break;
  7809. case cfg_dp_tx_flow_stop_queue_threshold:
  7810. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7811. break;
  7812. case cfg_dp_disable_intra_bss_fwd:
  7813. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7814. break;
  7815. default:
  7816. value = 0;
  7817. }
  7818. return value;
  7819. }
  7820. static struct cdp_cmn_ops dp_ops_cmn = {
  7821. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7822. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7823. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7824. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7825. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7826. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  7827. .txrx_peer_create = dp_peer_create_wifi3,
  7828. .txrx_peer_setup = dp_peer_setup_wifi3,
  7829. #ifdef FEATURE_AST
  7830. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7831. #else
  7832. .txrx_peer_teardown = NULL,
  7833. #endif
  7834. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7835. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7836. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  7837. .txrx_peer_get_ast_info_by_pdev =
  7838. dp_peer_get_ast_info_by_pdevid_wifi3,
  7839. .txrx_peer_ast_delete_by_soc =
  7840. dp_peer_ast_entry_del_by_soc,
  7841. .txrx_peer_ast_delete_by_pdev =
  7842. dp_peer_ast_entry_del_by_pdev,
  7843. .txrx_peer_delete = dp_peer_delete_wifi3,
  7844. .txrx_vdev_register = dp_vdev_register_wifi3,
  7845. .txrx_soc_detach = dp_soc_detach_wifi3,
  7846. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  7847. .txrx_soc_init = dp_soc_init_wifi3,
  7848. .txrx_tso_soc_attach = dp_tso_soc_attach,
  7849. .txrx_tso_soc_detach = dp_tso_soc_detach,
  7850. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7851. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7852. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7853. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7854. .txrx_ath_getstats = dp_get_device_stats,
  7855. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7856. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7857. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7858. .delba_process = dp_delba_process_wifi3,
  7859. .set_addba_response = dp_set_addba_response,
  7860. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7861. .flush_cache_rx_queue = NULL,
  7862. /* TODO: get API's for dscp-tid need to be added*/
  7863. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7864. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7865. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7866. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7867. .txrx_get_total_per = dp_get_total_per,
  7868. .txrx_stats_request = dp_txrx_stats_request,
  7869. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7870. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7871. .txrx_get_vow_config_frm_pdev = NULL,
  7872. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7873. .txrx_set_nac = dp_set_nac,
  7874. .txrx_get_tx_pending = dp_get_tx_pending,
  7875. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7876. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7877. .display_stats = dp_txrx_dump_stats,
  7878. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7879. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7880. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7881. .txrx_intr_detach = dp_soc_interrupt_detach,
  7882. .set_pn_check = dp_set_pn_check_wifi3,
  7883. .update_config_parameters = dp_update_config_parameters,
  7884. /* TODO: Add other functions */
  7885. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7886. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7887. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7888. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7889. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7890. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7891. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7892. .tx_send = dp_tx_send,
  7893. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7894. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7895. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7896. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7897. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7898. .txrx_get_os_rx_handles_from_vdev =
  7899. dp_get_os_rx_handles_from_vdev_wifi3,
  7900. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7901. .get_dp_capabilities = dp_get_cfg_capabilities,
  7902. .txrx_get_cfg = dp_get_cfg,
  7903. };
  7904. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7905. .txrx_peer_authorize = dp_peer_authorize,
  7906. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7907. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7908. #ifdef MESH_MODE_SUPPORT
  7909. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7910. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7911. #endif
  7912. .txrx_set_vdev_param = dp_set_vdev_param,
  7913. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7914. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7915. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7916. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7917. .txrx_update_filter_neighbour_peers =
  7918. dp_update_filter_neighbour_peers,
  7919. .txrx_get_sec_type = dp_get_sec_type,
  7920. /* TODO: Add other functions */
  7921. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7922. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7923. #ifdef WDI_EVENT_ENABLE
  7924. .txrx_get_pldev = dp_get_pldev,
  7925. #endif
  7926. .txrx_set_pdev_param = dp_set_pdev_param,
  7927. #ifdef ATH_SUPPORT_NAC_RSSI
  7928. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7929. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7930. #endif
  7931. .set_key = dp_set_michael_key,
  7932. .txrx_get_vdev_param = dp_get_vdev_param,
  7933. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  7934. };
  7935. static struct cdp_me_ops dp_ops_me = {
  7936. #ifdef ATH_SUPPORT_IQUE
  7937. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7938. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7939. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7940. #endif
  7941. .tx_me_find_ast_entry = NULL,
  7942. };
  7943. static struct cdp_mon_ops dp_ops_mon = {
  7944. .txrx_monitor_set_filter_ucast_data = NULL,
  7945. .txrx_monitor_set_filter_mcast_data = NULL,
  7946. .txrx_monitor_set_filter_non_data = NULL,
  7947. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7948. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7949. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7950. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7951. /* Added support for HK advance filter */
  7952. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7953. };
  7954. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7955. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7956. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7957. .get_htt_stats = dp_get_htt_stats,
  7958. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7959. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7960. .txrx_stats_publish = dp_txrx_stats_publish,
  7961. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7962. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7963. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7964. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7965. /* TODO */
  7966. };
  7967. static struct cdp_raw_ops dp_ops_raw = {
  7968. /* TODO */
  7969. };
  7970. #ifdef CONFIG_WIN
  7971. static struct cdp_pflow_ops dp_ops_pflow = {
  7972. /* TODO */
  7973. };
  7974. #endif /* CONFIG_WIN */
  7975. #ifdef FEATURE_RUNTIME_PM
  7976. /**
  7977. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7978. * @opaque_pdev: DP pdev context
  7979. *
  7980. * DP is ready to runtime suspend if there are no pending TX packets.
  7981. *
  7982. * Return: QDF_STATUS
  7983. */
  7984. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7985. {
  7986. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7987. struct dp_soc *soc = pdev->soc;
  7988. /* Abort if there are any pending TX packets */
  7989. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7990. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7991. FL("Abort suspend due to pending TX packets"));
  7992. return QDF_STATUS_E_AGAIN;
  7993. }
  7994. if (soc->intr_mode == DP_INTR_POLL)
  7995. qdf_timer_stop(&soc->int_timer);
  7996. return QDF_STATUS_SUCCESS;
  7997. }
  7998. /**
  7999. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8000. * @opaque_pdev: DP pdev context
  8001. *
  8002. * Resume DP for runtime PM.
  8003. *
  8004. * Return: QDF_STATUS
  8005. */
  8006. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8007. {
  8008. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8009. struct dp_soc *soc = pdev->soc;
  8010. void *hal_srng;
  8011. int i;
  8012. if (soc->intr_mode == DP_INTR_POLL)
  8013. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8014. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8015. hal_srng = soc->tcl_data_ring[i].hal_srng;
  8016. if (hal_srng) {
  8017. /* We actually only need to acquire the lock */
  8018. hal_srng_access_start(soc->hal_soc, hal_srng);
  8019. /* Update SRC ring head pointer for HW to send
  8020. all pending packets */
  8021. hal_srng_access_end(soc->hal_soc, hal_srng);
  8022. }
  8023. }
  8024. return QDF_STATUS_SUCCESS;
  8025. }
  8026. #endif /* FEATURE_RUNTIME_PM */
  8027. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  8028. {
  8029. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8030. struct dp_soc *soc = pdev->soc;
  8031. int timeout = SUSPEND_DRAIN_WAIT;
  8032. int drain_wait_delay = 50; /* 50 ms */
  8033. /* Abort if there are any pending TX packets */
  8034. while (dp_get_tx_pending(opaque_pdev) > 0) {
  8035. qdf_sleep(drain_wait_delay);
  8036. if (timeout <= 0) {
  8037. dp_err("TX frames are pending, abort suspend");
  8038. return QDF_STATUS_E_TIMEOUT;
  8039. }
  8040. timeout = timeout - drain_wait_delay;
  8041. }
  8042. if (soc->intr_mode == DP_INTR_POLL)
  8043. qdf_timer_stop(&soc->int_timer);
  8044. return QDF_STATUS_SUCCESS;
  8045. }
  8046. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8047. {
  8048. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8049. struct dp_soc *soc = pdev->soc;
  8050. if (soc->intr_mode == DP_INTR_POLL)
  8051. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8052. return QDF_STATUS_SUCCESS;
  8053. }
  8054. #ifndef CONFIG_WIN
  8055. static struct cdp_misc_ops dp_ops_misc = {
  8056. .tx_non_std = dp_tx_non_std,
  8057. .get_opmode = dp_get_opmode,
  8058. #ifdef FEATURE_RUNTIME_PM
  8059. .runtime_suspend = dp_runtime_suspend,
  8060. .runtime_resume = dp_runtime_resume,
  8061. #endif /* FEATURE_RUNTIME_PM */
  8062. .pkt_log_init = dp_pkt_log_init,
  8063. .pkt_log_con_service = dp_pkt_log_con_service,
  8064. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8065. };
  8066. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8067. /* WIFI 3.0 DP implement as required. */
  8068. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8069. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8070. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8071. .register_pause_cb = dp_txrx_register_pause_cb,
  8072. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8073. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8074. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8075. };
  8076. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8077. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8078. };
  8079. #ifdef IPA_OFFLOAD
  8080. static struct cdp_ipa_ops dp_ops_ipa = {
  8081. .ipa_get_resource = dp_ipa_get_resource,
  8082. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8083. .ipa_op_response = dp_ipa_op_response,
  8084. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8085. .ipa_get_stat = dp_ipa_get_stat,
  8086. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8087. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8088. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8089. .ipa_setup = dp_ipa_setup,
  8090. .ipa_cleanup = dp_ipa_cleanup,
  8091. .ipa_setup_iface = dp_ipa_setup_iface,
  8092. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8093. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8094. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8095. .ipa_set_perf_level = dp_ipa_set_perf_level
  8096. };
  8097. #endif
  8098. static struct cdp_bus_ops dp_ops_bus = {
  8099. .bus_suspend = dp_bus_suspend,
  8100. .bus_resume = dp_bus_resume
  8101. };
  8102. static struct cdp_ocb_ops dp_ops_ocb = {
  8103. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8104. };
  8105. static struct cdp_throttle_ops dp_ops_throttle = {
  8106. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8107. };
  8108. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8109. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8110. };
  8111. static struct cdp_cfg_ops dp_ops_cfg = {
  8112. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8113. };
  8114. /*
  8115. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8116. * @dev: physical device instance
  8117. * @peer_mac_addr: peer mac address
  8118. * @local_id: local id for the peer
  8119. * @debug_id: to track enum peer access
  8120. *
  8121. * Return: peer instance pointer
  8122. */
  8123. static inline void *
  8124. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8125. uint8_t *local_id,
  8126. enum peer_debug_id_type debug_id)
  8127. {
  8128. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8129. struct dp_peer *peer;
  8130. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8131. if (!peer)
  8132. return NULL;
  8133. *local_id = peer->local_id;
  8134. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8135. return peer;
  8136. }
  8137. /*
  8138. * dp_peer_release_ref - release peer ref count
  8139. * @peer: peer handle
  8140. * @debug_id: to track enum peer access
  8141. *
  8142. * Return: None
  8143. */
  8144. static inline
  8145. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8146. {
  8147. dp_peer_unref_delete(peer);
  8148. }
  8149. static struct cdp_peer_ops dp_ops_peer = {
  8150. .register_peer = dp_register_peer,
  8151. .clear_peer = dp_clear_peer,
  8152. .find_peer_by_addr = dp_find_peer_by_addr,
  8153. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8154. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8155. .peer_release_ref = dp_peer_release_ref,
  8156. .local_peer_id = dp_local_peer_id,
  8157. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8158. .peer_state_update = dp_peer_state_update,
  8159. .get_vdevid = dp_get_vdevid,
  8160. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8161. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8162. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8163. .get_peer_state = dp_get_peer_state,
  8164. };
  8165. #endif
  8166. static struct cdp_ops dp_txrx_ops = {
  8167. .cmn_drv_ops = &dp_ops_cmn,
  8168. .ctrl_ops = &dp_ops_ctrl,
  8169. .me_ops = &dp_ops_me,
  8170. .mon_ops = &dp_ops_mon,
  8171. .host_stats_ops = &dp_ops_host_stats,
  8172. .wds_ops = &dp_ops_wds,
  8173. .raw_ops = &dp_ops_raw,
  8174. #ifdef CONFIG_WIN
  8175. .pflow_ops = &dp_ops_pflow,
  8176. #endif /* CONFIG_WIN */
  8177. #ifndef CONFIG_WIN
  8178. .misc_ops = &dp_ops_misc,
  8179. .cfg_ops = &dp_ops_cfg,
  8180. .flowctl_ops = &dp_ops_flowctl,
  8181. .l_flowctl_ops = &dp_ops_l_flowctl,
  8182. #ifdef IPA_OFFLOAD
  8183. .ipa_ops = &dp_ops_ipa,
  8184. #endif
  8185. .bus_ops = &dp_ops_bus,
  8186. .ocb_ops = &dp_ops_ocb,
  8187. .peer_ops = &dp_ops_peer,
  8188. .throttle_ops = &dp_ops_throttle,
  8189. .mob_stats_ops = &dp_ops_mob_stats,
  8190. #endif
  8191. };
  8192. /*
  8193. * dp_soc_set_txrx_ring_map()
  8194. * @dp_soc: DP handler for soc
  8195. *
  8196. * Return: Void
  8197. */
  8198. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8199. {
  8200. uint32_t i;
  8201. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8202. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8203. }
  8204. }
  8205. #ifdef QCA_WIFI_QCA8074
  8206. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8207. /**
  8208. * dp_soc_attach_wifi3() - Attach txrx SOC
  8209. * @ctrl_psoc: Opaque SOC handle from control plane
  8210. * @htc_handle: Opaque HTC handle
  8211. * @hif_handle: Opaque HIF handle
  8212. * @qdf_osdev: QDF device
  8213. * @ol_ops: Offload Operations
  8214. * @device_id: Device ID
  8215. *
  8216. * Return: DP SOC handle on success, NULL on failure
  8217. */
  8218. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8219. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8220. struct ol_if_ops *ol_ops, uint16_t device_id)
  8221. {
  8222. struct dp_soc *dp_soc = NULL;
  8223. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8224. ol_ops, device_id);
  8225. if (!dp_soc)
  8226. return NULL;
  8227. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8228. return NULL;
  8229. return (void *)dp_soc;
  8230. }
  8231. #else
  8232. /**
  8233. * dp_soc_attach_wifi3() - Attach txrx SOC
  8234. * @ctrl_psoc: Opaque SOC handle from control plane
  8235. * @htc_handle: Opaque HTC handle
  8236. * @hif_handle: Opaque HIF handle
  8237. * @qdf_osdev: QDF device
  8238. * @ol_ops: Offload Operations
  8239. * @device_id: Device ID
  8240. *
  8241. * Return: DP SOC handle on success, NULL on failure
  8242. */
  8243. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8244. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8245. struct ol_if_ops *ol_ops, uint16_t device_id)
  8246. {
  8247. struct dp_soc *dp_soc = NULL;
  8248. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8249. ol_ops, device_id);
  8250. return (void *)dp_soc;
  8251. }
  8252. #endif
  8253. /**
  8254. * dp_soc_attach() - Attach txrx SOC
  8255. * @ctrl_psoc: Opaque SOC handle from control plane
  8256. * @htc_handle: Opaque HTC handle
  8257. * @qdf_osdev: QDF device
  8258. * @ol_ops: Offload Operations
  8259. * @device_id: Device ID
  8260. *
  8261. * Return: DP SOC handle on success, NULL on failure
  8262. */
  8263. static struct dp_soc *
  8264. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8265. struct ol_if_ops *ol_ops, uint16_t device_id)
  8266. {
  8267. int int_ctx;
  8268. struct dp_soc *soc = NULL;
  8269. struct htt_soc *htt_soc = NULL;
  8270. soc = qdf_mem_malloc(sizeof(*soc));
  8271. if (!soc) {
  8272. dp_err("DP SOC memory allocation failed");
  8273. goto fail0;
  8274. }
  8275. int_ctx = 0;
  8276. soc->device_id = device_id;
  8277. soc->cdp_soc.ops = &dp_txrx_ops;
  8278. soc->cdp_soc.ol_ops = ol_ops;
  8279. soc->ctrl_psoc = ctrl_psoc;
  8280. soc->osdev = qdf_osdev;
  8281. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8282. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8283. if (!soc->wlan_cfg_ctx) {
  8284. dp_err("wlan_cfg_ctx failed\n");
  8285. goto fail1;
  8286. }
  8287. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8288. if (!htt_soc) {
  8289. dp_err("HTT attach failed");
  8290. goto fail1;
  8291. }
  8292. soc->htt_handle = htt_soc;
  8293. htt_soc->dp_soc = soc;
  8294. htt_soc->htc_soc = htc_handle;
  8295. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8296. goto fail2;
  8297. return (void *)soc;
  8298. fail2:
  8299. qdf_mem_free(htt_soc);
  8300. fail1:
  8301. qdf_mem_free(soc);
  8302. fail0:
  8303. return NULL;
  8304. }
  8305. /**
  8306. * dp_soc_init() - Initialize txrx SOC
  8307. * @dp_soc: Opaque DP SOC handle
  8308. * @htc_handle: Opaque HTC handle
  8309. * @hif_handle: Opaque HIF handle
  8310. *
  8311. * Return: DP SOC handle on success, NULL on failure
  8312. */
  8313. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8314. {
  8315. int target_type;
  8316. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8317. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8318. htt_soc->htc_soc = htc_handle;
  8319. soc->hif_handle = hif_handle;
  8320. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8321. if (!soc->hal_soc)
  8322. return NULL;
  8323. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8324. soc->hal_soc, soc->osdev);
  8325. target_type = hal_get_target_type(soc->hal_soc);
  8326. switch (target_type) {
  8327. case TARGET_TYPE_QCA6290:
  8328. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8329. REO_DST_RING_SIZE_QCA6290);
  8330. soc->ast_override_support = 1;
  8331. break;
  8332. #ifdef QCA_WIFI_QCA6390
  8333. case TARGET_TYPE_QCA6390:
  8334. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8335. REO_DST_RING_SIZE_QCA6290);
  8336. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8337. soc->ast_override_support = 1;
  8338. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8339. int int_ctx;
  8340. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8341. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8342. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8343. }
  8344. }
  8345. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8346. break;
  8347. #endif
  8348. case TARGET_TYPE_QCA8074:
  8349. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8350. REO_DST_RING_SIZE_QCA8074);
  8351. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8352. break;
  8353. case TARGET_TYPE_QCA8074V2:
  8354. case TARGET_TYPE_QCA6018:
  8355. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8356. REO_DST_RING_SIZE_QCA8074);
  8357. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8358. soc->hw_nac_monitor_support = 1;
  8359. soc->ast_override_support = 1;
  8360. soc->per_tid_basize_max_tid = 8;
  8361. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8362. break;
  8363. default:
  8364. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8365. qdf_assert_always(0);
  8366. break;
  8367. }
  8368. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8369. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8370. soc->cce_disable = false;
  8371. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8372. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8373. CDP_CFG_MAX_PEER_ID);
  8374. if (ret != -EINVAL) {
  8375. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8376. }
  8377. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8378. CDP_CFG_CCE_DISABLE);
  8379. if (ret == 1)
  8380. soc->cce_disable = true;
  8381. }
  8382. qdf_spinlock_create(&soc->peer_ref_mutex);
  8383. qdf_spinlock_create(&soc->ast_lock);
  8384. dp_soc_wds_attach(soc);
  8385. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8386. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8387. /* fill the tx/rx cpu ring map*/
  8388. dp_soc_set_txrx_ring_map(soc);
  8389. qdf_spinlock_create(&soc->htt_stats.lock);
  8390. /* initialize work queue for stats processing */
  8391. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8392. return soc;
  8393. }
  8394. /**
  8395. * dp_soc_init_wifi3() - Initialize txrx SOC
  8396. * @dp_soc: Opaque DP SOC handle
  8397. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8398. * @hif_handle: Opaque HIF handle
  8399. * @htc_handle: Opaque HTC handle
  8400. * @qdf_osdev: QDF device (Unused)
  8401. * @ol_ops: Offload Operations (Unused)
  8402. * @device_id: Device ID (Unused)
  8403. *
  8404. * Return: DP SOC handle on success, NULL on failure
  8405. */
  8406. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8407. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8408. struct ol_if_ops *ol_ops, uint16_t device_id)
  8409. {
  8410. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8411. }
  8412. #endif
  8413. /*
  8414. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8415. *
  8416. * @soc: handle to DP soc
  8417. * @mac_id: MAC id
  8418. *
  8419. * Return: Return pdev corresponding to MAC
  8420. */
  8421. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8422. {
  8423. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8424. return soc->pdev_list[mac_id];
  8425. /* Typically for MCL as there only 1 PDEV*/
  8426. return soc->pdev_list[0];
  8427. }
  8428. /*
  8429. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8430. * @soc: DP SoC context
  8431. * @max_mac_rings: No of MAC rings
  8432. *
  8433. * Return: None
  8434. */
  8435. static
  8436. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8437. int *max_mac_rings)
  8438. {
  8439. bool dbs_enable = false;
  8440. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8441. dbs_enable = soc->cdp_soc.ol_ops->
  8442. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8443. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8444. }
  8445. /*
  8446. * dp_set_pktlog_wifi3() - attach txrx vdev
  8447. * @pdev: Datapath PDEV handle
  8448. * @event: which event's notifications are being subscribed to
  8449. * @enable: WDI event subscribe or not. (True or False)
  8450. *
  8451. * Return: Success, NULL on failure
  8452. */
  8453. #ifdef WDI_EVENT_ENABLE
  8454. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8455. bool enable)
  8456. {
  8457. struct dp_soc *soc = NULL;
  8458. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8459. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8460. (pdev->wlan_cfg_ctx);
  8461. uint8_t mac_id = 0;
  8462. soc = pdev->soc;
  8463. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8464. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8465. FL("Max_mac_rings %d "),
  8466. max_mac_rings);
  8467. if (enable) {
  8468. switch (event) {
  8469. case WDI_EVENT_RX_DESC:
  8470. if (pdev->monitor_vdev) {
  8471. /* Nothing needs to be done if monitor mode is
  8472. * enabled
  8473. */
  8474. return 0;
  8475. }
  8476. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8477. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8478. htt_tlv_filter.mpdu_start = 1;
  8479. htt_tlv_filter.msdu_start = 1;
  8480. htt_tlv_filter.msdu_end = 1;
  8481. htt_tlv_filter.mpdu_end = 1;
  8482. htt_tlv_filter.packet_header = 1;
  8483. htt_tlv_filter.attention = 1;
  8484. htt_tlv_filter.ppdu_start = 1;
  8485. htt_tlv_filter.ppdu_end = 1;
  8486. htt_tlv_filter.ppdu_end_user_stats = 1;
  8487. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8488. htt_tlv_filter.ppdu_end_status_done = 1;
  8489. htt_tlv_filter.enable_fp = 1;
  8490. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8491. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8492. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8493. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8494. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8495. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8496. for (mac_id = 0; mac_id < max_mac_rings;
  8497. mac_id++) {
  8498. int mac_for_pdev =
  8499. dp_get_mac_id_for_pdev(mac_id,
  8500. pdev->pdev_id);
  8501. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8502. mac_for_pdev,
  8503. pdev->rxdma_mon_status_ring[mac_id]
  8504. .hal_srng,
  8505. RXDMA_MONITOR_STATUS,
  8506. RX_BUFFER_SIZE,
  8507. &htt_tlv_filter);
  8508. }
  8509. if (soc->reap_timer_init)
  8510. qdf_timer_mod(&soc->mon_reap_timer,
  8511. DP_INTR_POLL_TIMER_MS);
  8512. }
  8513. break;
  8514. case WDI_EVENT_LITE_RX:
  8515. if (pdev->monitor_vdev) {
  8516. /* Nothing needs to be done if monitor mode is
  8517. * enabled
  8518. */
  8519. return 0;
  8520. }
  8521. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8522. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8523. htt_tlv_filter.ppdu_start = 1;
  8524. htt_tlv_filter.ppdu_end = 1;
  8525. htt_tlv_filter.ppdu_end_user_stats = 1;
  8526. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8527. htt_tlv_filter.ppdu_end_status_done = 1;
  8528. htt_tlv_filter.mpdu_start = 1;
  8529. htt_tlv_filter.enable_fp = 1;
  8530. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8531. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8532. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8533. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8534. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8535. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8536. for (mac_id = 0; mac_id < max_mac_rings;
  8537. mac_id++) {
  8538. int mac_for_pdev =
  8539. dp_get_mac_id_for_pdev(mac_id,
  8540. pdev->pdev_id);
  8541. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8542. mac_for_pdev,
  8543. pdev->rxdma_mon_status_ring[mac_id]
  8544. .hal_srng,
  8545. RXDMA_MONITOR_STATUS,
  8546. RX_BUFFER_SIZE_PKTLOG_LITE,
  8547. &htt_tlv_filter);
  8548. }
  8549. if (soc->reap_timer_init)
  8550. qdf_timer_mod(&soc->mon_reap_timer,
  8551. DP_INTR_POLL_TIMER_MS);
  8552. }
  8553. break;
  8554. case WDI_EVENT_LITE_T2H:
  8555. if (pdev->monitor_vdev) {
  8556. /* Nothing needs to be done if monitor mode is
  8557. * enabled
  8558. */
  8559. return 0;
  8560. }
  8561. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8562. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8563. mac_id, pdev->pdev_id);
  8564. pdev->pktlog_ppdu_stats = true;
  8565. dp_h2t_cfg_stats_msg_send(pdev,
  8566. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8567. mac_for_pdev);
  8568. }
  8569. break;
  8570. default:
  8571. /* Nothing needs to be done for other pktlog types */
  8572. break;
  8573. }
  8574. } else {
  8575. switch (event) {
  8576. case WDI_EVENT_RX_DESC:
  8577. case WDI_EVENT_LITE_RX:
  8578. if (pdev->monitor_vdev) {
  8579. /* Nothing needs to be done if monitor mode is
  8580. * enabled
  8581. */
  8582. return 0;
  8583. }
  8584. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8585. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8586. for (mac_id = 0; mac_id < max_mac_rings;
  8587. mac_id++) {
  8588. int mac_for_pdev =
  8589. dp_get_mac_id_for_pdev(mac_id,
  8590. pdev->pdev_id);
  8591. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8592. mac_for_pdev,
  8593. pdev->rxdma_mon_status_ring[mac_id]
  8594. .hal_srng,
  8595. RXDMA_MONITOR_STATUS,
  8596. RX_BUFFER_SIZE,
  8597. &htt_tlv_filter);
  8598. }
  8599. if (soc->reap_timer_init)
  8600. qdf_timer_stop(&soc->mon_reap_timer);
  8601. }
  8602. break;
  8603. case WDI_EVENT_LITE_T2H:
  8604. if (pdev->monitor_vdev) {
  8605. /* Nothing needs to be done if monitor mode is
  8606. * enabled
  8607. */
  8608. return 0;
  8609. }
  8610. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8611. * passing value 0. Once these macros will define in htt
  8612. * header file will use proper macros
  8613. */
  8614. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8615. int mac_for_pdev =
  8616. dp_get_mac_id_for_pdev(mac_id,
  8617. pdev->pdev_id);
  8618. pdev->pktlog_ppdu_stats = false;
  8619. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8620. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8621. mac_for_pdev);
  8622. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8623. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8624. mac_for_pdev);
  8625. } else if (pdev->enhanced_stats_en) {
  8626. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8627. mac_for_pdev);
  8628. }
  8629. }
  8630. break;
  8631. default:
  8632. /* Nothing needs to be done for other pktlog types */
  8633. break;
  8634. }
  8635. }
  8636. return 0;
  8637. }
  8638. #endif