dp_rx.h 68 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _DP_RX_H
  20. #define _DP_RX_H
  21. #include "hal_rx.h"
  22. #include "dp_peer.h"
  23. #include "dp_internal.h"
  24. #include <qdf_tracepoint.h>
  25. #include "dp_ipa.h"
  26. #ifdef RXDMA_OPTIMIZATION
  27. #ifndef RX_DATA_BUFFER_ALIGNMENT
  28. #define RX_DATA_BUFFER_ALIGNMENT 128
  29. #endif
  30. #ifndef RX_MONITOR_BUFFER_ALIGNMENT
  31. #define RX_MONITOR_BUFFER_ALIGNMENT 128
  32. #endif
  33. #else /* RXDMA_OPTIMIZATION */
  34. #define RX_DATA_BUFFER_ALIGNMENT 4
  35. #define RX_MONITOR_BUFFER_ALIGNMENT 4
  36. #endif /* RXDMA_OPTIMIZATION */
  37. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  38. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW1_BM(sw0_bm_id)
  39. /* RBM value used for re-injecting defragmented packets into REO */
  40. #define DP_DEFRAG_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  41. #endif
  42. #define RX_BUFFER_RESERVATION 0
  43. #ifdef BE_PKTLOG_SUPPORT
  44. #define RX_MON_MIN_HEAD_ROOM 64
  45. #endif
  46. #define DP_DEFAULT_NOISEFLOOR (-96)
  47. #define DP_RX_DESC_MAGIC 0xdec0de
  48. #define dp_rx_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX, params)
  49. #define dp_rx_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX, params)
  50. #define dp_rx_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX, params)
  51. #define dp_rx_info(params...) \
  52. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  53. #define dp_rx_info_rl(params...) \
  54. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  55. #define dp_rx_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX, params)
  56. /**
  57. * enum dp_rx_desc_state
  58. *
  59. * @RX_DESC_REPLENISH: rx desc replenished
  60. * @RX_DESC_FREELIST: rx desc in freelist
  61. */
  62. enum dp_rx_desc_state {
  63. RX_DESC_REPLENISHED,
  64. RX_DESC_IN_FREELIST,
  65. };
  66. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  67. /**
  68. * struct dp_rx_desc_dbg_info
  69. *
  70. * @freelist_caller: name of the function that put the
  71. * the rx desc in freelist
  72. * @freelist_ts: timestamp when the rx desc is put in
  73. * a freelist
  74. * @replenish_caller: name of the function that last
  75. * replenished the rx desc
  76. * @replenish_ts: last replenish timestamp
  77. * @prev_nbuf: previous nbuf info
  78. * @prev_nbuf_data_addr: previous nbuf data address
  79. */
  80. struct dp_rx_desc_dbg_info {
  81. char freelist_caller[QDF_MEM_FUNC_NAME_SIZE];
  82. uint64_t freelist_ts;
  83. char replenish_caller[QDF_MEM_FUNC_NAME_SIZE];
  84. uint64_t replenish_ts;
  85. qdf_nbuf_t prev_nbuf;
  86. uint8_t *prev_nbuf_data_addr;
  87. };
  88. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  89. /**
  90. * struct dp_rx_desc
  91. *
  92. * @nbuf : VA of the "skb" posted
  93. * @rx_buf_start : VA of the original Rx buffer, before
  94. * movement of any skb->data pointer
  95. * @paddr_buf_start : PA of the original Rx buffer, before
  96. * movement of any frag pointer
  97. * @cookie : index into the sw array which holds
  98. * the sw Rx descriptors
  99. * Cookie space is 21 bits:
  100. * lower 18 bits -- index
  101. * upper 3 bits -- pool_id
  102. * @pool_id : pool Id for which this allocated.
  103. * Can only be used if there is no flow
  104. * steering
  105. * @in_use rx_desc is in use
  106. * @unmapped used to mark rx_desc an unmapped if the corresponding
  107. * nbuf is already unmapped
  108. * @in_err_state : Nbuf sanity failed for this descriptor.
  109. * @nbuf_data_addr : VA of nbuf data posted
  110. */
  111. struct dp_rx_desc {
  112. qdf_nbuf_t nbuf;
  113. uint8_t *rx_buf_start;
  114. qdf_dma_addr_t paddr_buf_start;
  115. uint32_t cookie;
  116. uint8_t pool_id;
  117. #ifdef RX_DESC_DEBUG_CHECK
  118. uint32_t magic;
  119. uint8_t *nbuf_data_addr;
  120. struct dp_rx_desc_dbg_info *dbg_info;
  121. #endif
  122. uint8_t in_use:1,
  123. unmapped:1,
  124. in_err_state:1;
  125. };
  126. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  127. #ifdef ATH_RX_PRI_SAVE
  128. #define DP_RX_TID_SAVE(_nbuf, _tid) \
  129. (qdf_nbuf_set_priority(_nbuf, _tid))
  130. #else
  131. #define DP_RX_TID_SAVE(_nbuf, _tid)
  132. #endif
  133. /* RX Descriptor Multi Page memory alloc related */
  134. #define DP_RX_DESC_OFFSET_NUM_BITS 8
  135. #define DP_RX_DESC_PAGE_ID_NUM_BITS 8
  136. #define DP_RX_DESC_POOL_ID_NUM_BITS 4
  137. #define DP_RX_DESC_PAGE_ID_SHIFT DP_RX_DESC_OFFSET_NUM_BITS
  138. #define DP_RX_DESC_POOL_ID_SHIFT \
  139. (DP_RX_DESC_OFFSET_NUM_BITS + DP_RX_DESC_PAGE_ID_NUM_BITS)
  140. #define RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK \
  141. (((1 << DP_RX_DESC_POOL_ID_NUM_BITS) - 1) << DP_RX_DESC_POOL_ID_SHIFT)
  142. #define RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK \
  143. (((1 << DP_RX_DESC_PAGE_ID_NUM_BITS) - 1) << \
  144. DP_RX_DESC_PAGE_ID_SHIFT)
  145. #define RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK \
  146. ((1 << DP_RX_DESC_OFFSET_NUM_BITS) - 1)
  147. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(_cookie) \
  148. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK) >> \
  149. DP_RX_DESC_POOL_ID_SHIFT)
  150. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(_cookie) \
  151. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK) >> \
  152. DP_RX_DESC_PAGE_ID_SHIFT)
  153. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(_cookie) \
  154. ((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK)
  155. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  156. #define RX_DESC_COOKIE_INDEX_SHIFT 0
  157. #define RX_DESC_COOKIE_INDEX_MASK 0x3ffff /* 18 bits */
  158. #define RX_DESC_COOKIE_POOL_ID_SHIFT 18
  159. #define RX_DESC_COOKIE_POOL_ID_MASK 0x1c0000
  160. #define DP_RX_DESC_COOKIE_MAX \
  161. (RX_DESC_COOKIE_INDEX_MASK | RX_DESC_COOKIE_POOL_ID_MASK)
  162. #define DP_RX_DESC_COOKIE_POOL_ID_GET(_cookie) \
  163. (((_cookie) & RX_DESC_COOKIE_POOL_ID_MASK) >> \
  164. RX_DESC_COOKIE_POOL_ID_SHIFT)
  165. #define DP_RX_DESC_COOKIE_INDEX_GET(_cookie) \
  166. (((_cookie) & RX_DESC_COOKIE_INDEX_MASK) >> \
  167. RX_DESC_COOKIE_INDEX_SHIFT)
  168. #define dp_rx_add_to_free_desc_list(head, tail, new) \
  169. __dp_rx_add_to_free_desc_list(head, tail, new, __func__)
  170. #define dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  171. num_buffers, desc_list, tail) \
  172. __dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  173. num_buffers, desc_list, tail, __func__)
  174. #ifdef DP_RX_SPECIAL_FRAME_NEED
  175. /**
  176. * dp_rx_is_special_frame() - check is RX frame special needed
  177. *
  178. * @nbuf: RX skb pointer
  179. * @frame_mask: the mask for speical frame needed
  180. *
  181. * Check is RX frame wanted matched with mask
  182. *
  183. * Return: true - special frame needed, false - no
  184. */
  185. static inline
  186. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  187. {
  188. if (((frame_mask & FRAME_MASK_IPV4_ARP) &&
  189. qdf_nbuf_is_ipv4_arp_pkt(nbuf)) ||
  190. ((frame_mask & FRAME_MASK_IPV4_DHCP) &&
  191. qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) ||
  192. ((frame_mask & FRAME_MASK_IPV4_EAPOL) &&
  193. qdf_nbuf_is_ipv4_eapol_pkt(nbuf)) ||
  194. ((frame_mask & FRAME_MASK_IPV6_DHCP) &&
  195. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))
  196. return true;
  197. return false;
  198. }
  199. /**
  200. * dp_rx_deliver_special_frame() - Deliver the RX special frame to stack
  201. * if matches mask
  202. *
  203. * @soc: Datapath soc handler
  204. * @peer: pointer to DP peer
  205. * @nbuf: pointer to the skb of RX frame
  206. * @frame_mask: the mask for speical frame needed
  207. * @rx_tlv_hdr: start of rx tlv header
  208. *
  209. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  210. * single nbuf is expected.
  211. *
  212. * return: true - nbuf has been delivered to stack, false - not.
  213. */
  214. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_txrx_peer *peer,
  215. qdf_nbuf_t nbuf, uint32_t frame_mask,
  216. uint8_t *rx_tlv_hdr);
  217. #else
  218. static inline
  219. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  220. {
  221. return false;
  222. }
  223. static inline
  224. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_txrx_peer *peer,
  225. qdf_nbuf_t nbuf, uint32_t frame_mask,
  226. uint8_t *rx_tlv_hdr)
  227. {
  228. return false;
  229. }
  230. #endif
  231. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  232. #ifdef DP_RX_DISABLE_NDI_MDNS_FORWARDING
  233. static inline
  234. bool dp_rx_check_ndi_mdns_fwding(struct dp_txrx_peer *ta_txrx_peer,
  235. qdf_nbuf_t nbuf)
  236. {
  237. if (ta_txrx_peer->vdev->opmode == wlan_op_mode_ndi &&
  238. qdf_nbuf_is_ipv6_mdns_pkt(nbuf)) {
  239. DP_STATS_INC(ta_txrx_peer, rx.intra_bss.mdns_no_fwd, 1);
  240. return false;
  241. }
  242. return true;
  243. }
  244. #else
  245. static inline
  246. bool dp_rx_check_ndi_mdns_fwding(struct dp_txrx_peer *ta_txrx_peer,
  247. qdf_nbuf_t nbuf)
  248. {
  249. return true;
  250. }
  251. #endif
  252. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  253. /* DOC: Offset to obtain LLC hdr
  254. *
  255. * In the case of Wifi parse error
  256. * to reach LLC header from beginning
  257. * of VLAN tag we need to skip 8 bytes.
  258. * Vlan_tag(4)+length(2)+length added
  259. * by HW(2) = 8 bytes.
  260. */
  261. #define DP_SKIP_VLAN 8
  262. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  263. /**
  264. * struct dp_rx_cached_buf - rx cached buffer
  265. * @list: linked list node
  266. * @buf: skb buffer
  267. */
  268. struct dp_rx_cached_buf {
  269. qdf_list_node_t node;
  270. qdf_nbuf_t buf;
  271. };
  272. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  273. /*
  274. *dp_rx_xor_block() - xor block of data
  275. *@b: destination data block
  276. *@a: source data block
  277. *@len: length of the data to process
  278. *
  279. *Returns: None
  280. */
  281. static inline void dp_rx_xor_block(uint8_t *b, const uint8_t *a, qdf_size_t len)
  282. {
  283. qdf_size_t i;
  284. for (i = 0; i < len; i++)
  285. b[i] ^= a[i];
  286. }
  287. /*
  288. *dp_rx_rotl() - rotate the bits left
  289. *@val: unsigned integer input value
  290. *@bits: number of bits
  291. *
  292. *Returns: Integer with left rotated by number of 'bits'
  293. */
  294. static inline uint32_t dp_rx_rotl(uint32_t val, int bits)
  295. {
  296. return (val << bits) | (val >> (32 - bits));
  297. }
  298. /*
  299. *dp_rx_rotr() - rotate the bits right
  300. *@val: unsigned integer input value
  301. *@bits: number of bits
  302. *
  303. *Returns: Integer with right rotated by number of 'bits'
  304. */
  305. static inline uint32_t dp_rx_rotr(uint32_t val, int bits)
  306. {
  307. return (val >> bits) | (val << (32 - bits));
  308. }
  309. /*
  310. * dp_set_rx_queue() - set queue_mapping in skb
  311. * @nbuf: skb
  312. * @queue_id: rx queue_id
  313. *
  314. * Return: void
  315. */
  316. #ifdef QCA_OL_RX_MULTIQ_SUPPORT
  317. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  318. {
  319. qdf_nbuf_record_rx_queue(nbuf, queue_id);
  320. return;
  321. }
  322. #else
  323. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  324. {
  325. }
  326. #endif
  327. /*
  328. *dp_rx_xswap() - swap the bits left
  329. *@val: unsigned integer input value
  330. *
  331. *Returns: Integer with bits swapped
  332. */
  333. static inline uint32_t dp_rx_xswap(uint32_t val)
  334. {
  335. return ((val & 0x00ff00ff) << 8) | ((val & 0xff00ff00) >> 8);
  336. }
  337. /*
  338. *dp_rx_get_le32_split() - get little endian 32 bits split
  339. *@b0: byte 0
  340. *@b1: byte 1
  341. *@b2: byte 2
  342. *@b3: byte 3
  343. *
  344. *Returns: Integer with split little endian 32 bits
  345. */
  346. static inline uint32_t dp_rx_get_le32_split(uint8_t b0, uint8_t b1, uint8_t b2,
  347. uint8_t b3)
  348. {
  349. return b0 | (b1 << 8) | (b2 << 16) | (b3 << 24);
  350. }
  351. /*
  352. *dp_rx_get_le32() - get little endian 32 bits
  353. *@b0: byte 0
  354. *@b1: byte 1
  355. *@b2: byte 2
  356. *@b3: byte 3
  357. *
  358. *Returns: Integer with little endian 32 bits
  359. */
  360. static inline uint32_t dp_rx_get_le32(const uint8_t *p)
  361. {
  362. return dp_rx_get_le32_split(p[0], p[1], p[2], p[3]);
  363. }
  364. /*
  365. * dp_rx_put_le32() - put little endian 32 bits
  366. * @p: destination char array
  367. * @v: source 32-bit integer
  368. *
  369. * Returns: None
  370. */
  371. static inline void dp_rx_put_le32(uint8_t *p, uint32_t v)
  372. {
  373. p[0] = (v) & 0xff;
  374. p[1] = (v >> 8) & 0xff;
  375. p[2] = (v >> 16) & 0xff;
  376. p[3] = (v >> 24) & 0xff;
  377. }
  378. /* Extract michal mic block of data */
  379. #define dp_rx_michael_block(l, r) \
  380. do { \
  381. r ^= dp_rx_rotl(l, 17); \
  382. l += r; \
  383. r ^= dp_rx_xswap(l); \
  384. l += r; \
  385. r ^= dp_rx_rotl(l, 3); \
  386. l += r; \
  387. r ^= dp_rx_rotr(l, 2); \
  388. l += r; \
  389. } while (0)
  390. /**
  391. * struct dp_rx_desc_list_elem_t
  392. *
  393. * @next : Next pointer to form free list
  394. * @rx_desc : DP Rx descriptor
  395. */
  396. union dp_rx_desc_list_elem_t {
  397. union dp_rx_desc_list_elem_t *next;
  398. struct dp_rx_desc rx_desc;
  399. };
  400. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  401. /**
  402. * dp_rx_desc_find() - find dp rx descriptor from page ID and offset
  403. * @page_id: Page ID
  404. * @offset: Offset of the descriptor element
  405. *
  406. * Return: RX descriptor element
  407. */
  408. union dp_rx_desc_list_elem_t *dp_rx_desc_find(uint16_t page_id, uint16_t offset,
  409. struct rx_desc_pool *rx_pool);
  410. static inline
  411. struct dp_rx_desc *dp_get_rx_desc_from_cookie(struct dp_soc *soc,
  412. struct rx_desc_pool *pool,
  413. uint32_t cookie)
  414. {
  415. uint8_t pool_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(cookie);
  416. uint16_t page_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(cookie);
  417. uint8_t offset = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(cookie);
  418. struct rx_desc_pool *rx_desc_pool;
  419. union dp_rx_desc_list_elem_t *rx_desc_elem;
  420. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  421. return NULL;
  422. rx_desc_pool = &pool[pool_id];
  423. rx_desc_elem = (union dp_rx_desc_list_elem_t *)
  424. (rx_desc_pool->desc_pages.cacheable_pages[page_id] +
  425. rx_desc_pool->elem_size * offset);
  426. return &rx_desc_elem->rx_desc;
  427. }
  428. /**
  429. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  430. * the Rx descriptor on Rx DMA source ring buffer
  431. * @soc: core txrx main context
  432. * @cookie: cookie used to lookup virtual address
  433. *
  434. * Return: Pointer to the Rx descriptor
  435. */
  436. static inline
  437. struct dp_rx_desc *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc,
  438. uint32_t cookie)
  439. {
  440. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_buf[0], cookie);
  441. }
  442. /**
  443. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  444. * the Rx descriptor on monitor ring buffer
  445. * @soc: core txrx main context
  446. * @cookie: cookie used to lookup virtual address
  447. *
  448. * Return: Pointer to the Rx descriptor
  449. */
  450. static inline
  451. struct dp_rx_desc *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc,
  452. uint32_t cookie)
  453. {
  454. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_mon[0], cookie);
  455. }
  456. /**
  457. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  458. * the Rx descriptor on monitor status ring buffer
  459. * @soc: core txrx main context
  460. * @cookie: cookie used to lookup virtual address
  461. *
  462. * Return: Pointer to the Rx descriptor
  463. */
  464. static inline
  465. struct dp_rx_desc *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc,
  466. uint32_t cookie)
  467. {
  468. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_status[0], cookie);
  469. }
  470. #else
  471. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  472. uint32_t pool_size,
  473. struct rx_desc_pool *rx_desc_pool);
  474. /**
  475. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  476. * the Rx descriptor on Rx DMA source ring buffer
  477. * @soc: core txrx main context
  478. * @cookie: cookie used to lookup virtual address
  479. *
  480. * Return: void *: Virtual Address of the Rx descriptor
  481. */
  482. static inline
  483. void *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc, uint32_t cookie)
  484. {
  485. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  486. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  487. struct rx_desc_pool *rx_desc_pool;
  488. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  489. return NULL;
  490. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  491. if (qdf_unlikely(index >= rx_desc_pool->pool_size))
  492. return NULL;
  493. return &rx_desc_pool->array[index].rx_desc;
  494. }
  495. /**
  496. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  497. * the Rx descriptor on monitor ring buffer
  498. * @soc: core txrx main context
  499. * @cookie: cookie used to lookup virtual address
  500. *
  501. * Return: void *: Virtual Address of the Rx descriptor
  502. */
  503. static inline
  504. void *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc, uint32_t cookie)
  505. {
  506. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  507. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  508. /* TODO */
  509. /* Add sanity for pool_id & index */
  510. return &(soc->rx_desc_mon[pool_id].array[index].rx_desc);
  511. }
  512. /**
  513. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  514. * the Rx descriptor on monitor status ring buffer
  515. * @soc: core txrx main context
  516. * @cookie: cookie used to lookup virtual address
  517. *
  518. * Return: void *: Virtual Address of the Rx descriptor
  519. */
  520. static inline
  521. void *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc, uint32_t cookie)
  522. {
  523. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  524. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  525. /* TODO */
  526. /* Add sanity for pool_id & index */
  527. return &(soc->rx_desc_status[pool_id].array[index].rx_desc);
  528. }
  529. #endif /* RX_DESC_MULTI_PAGE_ALLOC */
  530. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  531. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  532. {
  533. return vdev->ap_bridge_enabled;
  534. }
  535. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  536. static inline QDF_STATUS
  537. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  538. {
  539. if (qdf_unlikely(HAL_RX_REO_BUF_COOKIE_INVALID_GET(ring_desc)))
  540. return QDF_STATUS_E_FAILURE;
  541. HAL_RX_REO_BUF_COOKIE_INVALID_SET(ring_desc);
  542. return QDF_STATUS_SUCCESS;
  543. }
  544. /**
  545. * dp_rx_cookie_reset_invalid_bit() - Reset the invalid bit of the cookie
  546. * field in ring descriptor
  547. * @ring_desc: ring descriptor
  548. *
  549. * Return: None
  550. */
  551. static inline void
  552. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  553. {
  554. HAL_RX_REO_BUF_COOKIE_INVALID_RESET(ring_desc);
  555. }
  556. #else
  557. static inline QDF_STATUS
  558. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  559. {
  560. return QDF_STATUS_SUCCESS;
  561. }
  562. static inline void
  563. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  564. {
  565. }
  566. #endif
  567. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  568. QDF_STATUS dp_rx_desc_pool_is_allocated(struct rx_desc_pool *rx_desc_pool);
  569. QDF_STATUS dp_rx_desc_pool_alloc(struct dp_soc *soc,
  570. uint32_t pool_size,
  571. struct rx_desc_pool *rx_desc_pool);
  572. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  573. uint32_t pool_size,
  574. struct rx_desc_pool *rx_desc_pool);
  575. void dp_rx_add_desc_list_to_free_list(struct dp_soc *soc,
  576. union dp_rx_desc_list_elem_t **local_desc_list,
  577. union dp_rx_desc_list_elem_t **tail,
  578. uint16_t pool_id,
  579. struct rx_desc_pool *rx_desc_pool);
  580. uint16_t dp_rx_get_free_desc_list(struct dp_soc *soc, uint32_t pool_id,
  581. struct rx_desc_pool *rx_desc_pool,
  582. uint16_t num_descs,
  583. union dp_rx_desc_list_elem_t **desc_list,
  584. union dp_rx_desc_list_elem_t **tail);
  585. QDF_STATUS dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev);
  586. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev);
  587. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev);
  588. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev);
  589. void dp_rx_desc_pool_deinit(struct dp_soc *soc,
  590. struct rx_desc_pool *rx_desc_pool,
  591. uint32_t pool_id);
  592. QDF_STATUS dp_rx_pdev_attach(struct dp_pdev *pdev);
  593. QDF_STATUS dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev);
  594. void dp_rx_pdev_buffers_free(struct dp_pdev *pdev);
  595. void dp_rx_pdev_detach(struct dp_pdev *pdev);
  596. void dp_print_napi_stats(struct dp_soc *soc);
  597. /**
  598. * dp_rx_vdev_detach() - detach vdev from dp rx
  599. * @vdev: virtual device instance
  600. *
  601. * Return: QDF_STATUS_SUCCESS: success
  602. * QDF_STATUS_E_RESOURCES: Error return
  603. */
  604. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev);
  605. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  606. uint32_t
  607. dp_rx_process(struct dp_intr *int_ctx, hal_ring_handle_t hal_ring_hdl,
  608. uint8_t reo_ring_num,
  609. uint32_t quota);
  610. /**
  611. * dp_rx_err_process() - Processes error frames routed to REO error ring
  612. * @int_ctx: pointer to DP interrupt context
  613. * @soc: core txrx main context
  614. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  615. * @quota: No. of units (packets) that can be serviced in one shot.
  616. *
  617. * This function implements error processing and top level demultiplexer
  618. * for all the frames routed to REO error ring.
  619. *
  620. * Return: uint32_t: No. of elements processed
  621. */
  622. uint32_t dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  623. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  624. /**
  625. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  626. * @int_ctx: pointer to DP interrupt context
  627. * @soc: core txrx main context
  628. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  629. * @quota: No. of units (packets) that can be serviced in one shot.
  630. *
  631. * This function implements error processing and top level demultiplexer
  632. * for all the frames routed to WBM2HOST sw release ring.
  633. *
  634. * Return: uint32_t: No. of elements processed
  635. */
  636. uint32_t
  637. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  638. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  639. /**
  640. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  641. * multiple nbufs.
  642. * @soc: core txrx main context
  643. * @nbuf: pointer to the first msdu of an amsdu.
  644. *
  645. * This function implements the creation of RX frag_list for cases
  646. * where an MSDU is spread across multiple nbufs.
  647. *
  648. * Return: returns the head nbuf which contains complete frag_list.
  649. */
  650. qdf_nbuf_t dp_rx_sg_create(struct dp_soc *soc, qdf_nbuf_t nbuf);
  651. /*
  652. * dp_rx_desc_nbuf_and_pool_free() - free the sw rx desc pool called during
  653. * de-initialization of wifi module.
  654. *
  655. * @soc: core txrx main context
  656. * @pool_id: pool_id which is one of 3 mac_ids
  657. * @rx_desc_pool: rx descriptor pool pointer
  658. *
  659. * Return: None
  660. */
  661. void dp_rx_desc_nbuf_and_pool_free(struct dp_soc *soc, uint32_t pool_id,
  662. struct rx_desc_pool *rx_desc_pool);
  663. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  664. /*
  665. * dp_rx_desc_nbuf_free() - free the sw rx desc nbufs called during
  666. * de-initialization of wifi module.
  667. *
  668. * @soc: core txrx main context
  669. * @pool_id: pool_id which is one of 3 mac_ids
  670. * @rx_desc_pool: rx descriptor pool pointer
  671. *
  672. * Return: None
  673. */
  674. void dp_rx_desc_nbuf_free(struct dp_soc *soc,
  675. struct rx_desc_pool *rx_desc_pool);
  676. #ifdef DP_RX_MON_MEM_FRAG
  677. /*
  678. * dp_rx_desc_frag_free() - free the sw rx desc frag called during
  679. * de-initialization of wifi module.
  680. *
  681. * @soc: core txrx main context
  682. * @rx_desc_pool: rx descriptor pool pointer
  683. *
  684. * Return: None
  685. */
  686. void dp_rx_desc_frag_free(struct dp_soc *soc,
  687. struct rx_desc_pool *rx_desc_pool);
  688. #else
  689. static inline
  690. void dp_rx_desc_frag_free(struct dp_soc *soc,
  691. struct rx_desc_pool *rx_desc_pool)
  692. {
  693. }
  694. #endif
  695. /*
  696. * dp_rx_desc_pool_free() - free the sw rx desc array called during
  697. * de-initialization of wifi module.
  698. *
  699. * @soc: core txrx main context
  700. * @rx_desc_pool: rx descriptor pool pointer
  701. *
  702. * Return: None
  703. */
  704. void dp_rx_desc_pool_free(struct dp_soc *soc,
  705. struct rx_desc_pool *rx_desc_pool);
  706. void dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  707. struct dp_txrx_peer *peer);
  708. #ifdef RX_DESC_LOGGING
  709. /*
  710. * dp_rx_desc_alloc_dbg_info() - Alloc memory for rx descriptor debug
  711. * structure
  712. * @rx_desc: rx descriptor pointer
  713. *
  714. * Return: None
  715. */
  716. static inline
  717. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  718. {
  719. rx_desc->dbg_info = qdf_mem_malloc(sizeof(struct dp_rx_desc_dbg_info));
  720. }
  721. /*
  722. * dp_rx_desc_free_dbg_info() - Free rx descriptor debug
  723. * structure memory
  724. * @rx_desc: rx descriptor pointer
  725. *
  726. * Return: None
  727. */
  728. static inline
  729. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  730. {
  731. qdf_mem_free(rx_desc->dbg_info);
  732. }
  733. /*
  734. * dp_rx_desc_update_dbg_info() - Update rx descriptor debug info
  735. * structure memory
  736. * @rx_desc: rx descriptor pointer
  737. *
  738. * Return: None
  739. */
  740. static
  741. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  742. const char *func_name, uint8_t flag)
  743. {
  744. struct dp_rx_desc_dbg_info *info = rx_desc->dbg_info;
  745. if (!info)
  746. return;
  747. if (flag == RX_DESC_REPLENISHED) {
  748. qdf_str_lcopy(info->replenish_caller, func_name,
  749. QDF_MEM_FUNC_NAME_SIZE);
  750. info->replenish_ts = qdf_get_log_timestamp();
  751. } else {
  752. qdf_str_lcopy(info->freelist_caller, func_name,
  753. QDF_MEM_FUNC_NAME_SIZE);
  754. info->freelist_ts = qdf_get_log_timestamp();
  755. info->prev_nbuf = rx_desc->nbuf;
  756. info->prev_nbuf_data_addr = rx_desc->nbuf_data_addr;
  757. rx_desc->nbuf_data_addr = NULL;
  758. }
  759. }
  760. #else
  761. static inline
  762. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  763. {
  764. }
  765. static inline
  766. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  767. {
  768. }
  769. static inline
  770. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  771. const char *func_name, uint8_t flag)
  772. {
  773. }
  774. #endif /* RX_DESC_LOGGING */
  775. /**
  776. * dp_rx_add_to_free_desc_list() - Adds to a local free descriptor list
  777. *
  778. * @head: pointer to the head of local free list
  779. * @tail: pointer to the tail of local free list
  780. * @new: new descriptor that is added to the free list
  781. * @func_name: caller func name
  782. *
  783. * Return: void:
  784. */
  785. static inline
  786. void __dp_rx_add_to_free_desc_list(union dp_rx_desc_list_elem_t **head,
  787. union dp_rx_desc_list_elem_t **tail,
  788. struct dp_rx_desc *new, const char *func_name)
  789. {
  790. qdf_assert(head && new);
  791. dp_rx_desc_update_dbg_info(new, func_name, RX_DESC_IN_FREELIST);
  792. new->nbuf = NULL;
  793. new->in_use = 0;
  794. ((union dp_rx_desc_list_elem_t *)new)->next = *head;
  795. *head = (union dp_rx_desc_list_elem_t *)new;
  796. /* reset tail if head->next is NULL */
  797. if (!*tail || !(*head)->next)
  798. *tail = *head;
  799. }
  800. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  801. uint8_t mac_id);
  802. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  803. qdf_nbuf_t mpdu, bool mpdu_done, uint8_t mac_id);
  804. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  805. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer);
  806. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  807. uint16_t peer_id, uint8_t tid);
  808. #define DP_RX_HEAD_APPEND(head, elem) \
  809. do { \
  810. qdf_nbuf_set_next((elem), (head)); \
  811. (head) = (elem); \
  812. } while (0)
  813. #define DP_RX_LIST_APPEND(head, tail, elem) \
  814. do { \
  815. if (!(head)) { \
  816. (head) = (elem); \
  817. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head) = 1;\
  818. } else { \
  819. qdf_nbuf_set_next((tail), (elem)); \
  820. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head)++; \
  821. } \
  822. (tail) = (elem); \
  823. qdf_nbuf_set_next((tail), NULL); \
  824. } while (0)
  825. #define DP_RX_MERGE_TWO_LIST(phead, ptail, chead, ctail) \
  826. do { \
  827. if (!(phead)) { \
  828. (phead) = (chead); \
  829. } else { \
  830. qdf_nbuf_set_next((ptail), (chead)); \
  831. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(phead) += \
  832. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(chead); \
  833. } \
  834. (ptail) = (ctail); \
  835. qdf_nbuf_set_next((ptail), NULL); \
  836. } while (0)
  837. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM)
  838. /*
  839. * on some third-party platform, the memory below 0x2000
  840. * is reserved for target use, so any memory allocated in this
  841. * region should not be used by host
  842. */
  843. #define MAX_RETRY 50
  844. #define DP_PHY_ADDR_RESERVED 0x2000
  845. #elif defined(BUILD_X86)
  846. /*
  847. * in M2M emulation platforms (x86) the memory below 0x50000000
  848. * is reserved for target use, so any memory allocated in this
  849. * region should not be used by host
  850. */
  851. #define MAX_RETRY 100
  852. #define DP_PHY_ADDR_RESERVED 0x50000000
  853. #endif
  854. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM) || defined(BUILD_X86)
  855. /**
  856. * dp_check_paddr() - check if current phy address is valid or not
  857. * @dp_soc: core txrx main context
  858. * @rx_netbuf: skb buffer
  859. * @paddr: physical address
  860. * @rx_desc_pool: struct of rx descriptor pool
  861. * check if the physical address of the nbuf->data is less
  862. * than DP_PHY_ADDR_RESERVED then free the nbuf and try
  863. * allocating new nbuf. We can try for 100 times.
  864. *
  865. * This is a temp WAR till we fix it properly.
  866. *
  867. * Return: success or failure.
  868. */
  869. static inline
  870. int dp_check_paddr(struct dp_soc *dp_soc,
  871. qdf_nbuf_t *rx_netbuf,
  872. qdf_dma_addr_t *paddr,
  873. struct rx_desc_pool *rx_desc_pool)
  874. {
  875. uint32_t nbuf_retry = 0;
  876. int32_t ret;
  877. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  878. return QDF_STATUS_SUCCESS;
  879. do {
  880. dp_debug("invalid phy addr 0x%llx, trying again",
  881. (uint64_t)(*paddr));
  882. nbuf_retry++;
  883. if ((*rx_netbuf)) {
  884. /* Not freeing buffer intentionally.
  885. * Observed that same buffer is getting
  886. * re-allocated resulting in longer load time
  887. * WMI init timeout.
  888. * This buffer is anyway not useful so skip it.
  889. *.Add such buffer to invalid list and free
  890. *.them when driver unload.
  891. **/
  892. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  893. *rx_netbuf,
  894. QDF_DMA_FROM_DEVICE,
  895. rx_desc_pool->buf_size);
  896. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  897. *rx_netbuf);
  898. }
  899. *rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  900. rx_desc_pool->buf_size,
  901. RX_BUFFER_RESERVATION,
  902. rx_desc_pool->buf_alignment,
  903. FALSE);
  904. if (qdf_unlikely(!(*rx_netbuf)))
  905. return QDF_STATUS_E_FAILURE;
  906. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev,
  907. *rx_netbuf,
  908. QDF_DMA_FROM_DEVICE,
  909. rx_desc_pool->buf_size);
  910. if (qdf_unlikely(ret == QDF_STATUS_E_FAILURE)) {
  911. qdf_nbuf_free(*rx_netbuf);
  912. *rx_netbuf = NULL;
  913. continue;
  914. }
  915. *paddr = qdf_nbuf_get_frag_paddr(*rx_netbuf, 0);
  916. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  917. return QDF_STATUS_SUCCESS;
  918. } while (nbuf_retry < MAX_RETRY);
  919. if ((*rx_netbuf)) {
  920. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  921. *rx_netbuf,
  922. QDF_DMA_FROM_DEVICE,
  923. rx_desc_pool->buf_size);
  924. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  925. *rx_netbuf);
  926. }
  927. return QDF_STATUS_E_FAILURE;
  928. }
  929. #else
  930. static inline
  931. int dp_check_paddr(struct dp_soc *dp_soc,
  932. qdf_nbuf_t *rx_netbuf,
  933. qdf_dma_addr_t *paddr,
  934. struct rx_desc_pool *rx_desc_pool)
  935. {
  936. return QDF_STATUS_SUCCESS;
  937. }
  938. #endif
  939. /**
  940. * dp_rx_cookie_2_link_desc_va() - Converts cookie to a virtual address of
  941. * the MSDU Link Descriptor
  942. * @soc: core txrx main context
  943. * @buf_info: buf_info includes cookie that is used to lookup
  944. * virtual address of link descriptor after deriving the page id
  945. * and the offset or index of the desc on the associatde page.
  946. *
  947. * This is the VA of the link descriptor, that HAL layer later uses to
  948. * retrieve the list of MSDU's for a given MPDU.
  949. *
  950. * Return: void *: Virtual Address of the Rx descriptor
  951. */
  952. static inline
  953. void *dp_rx_cookie_2_link_desc_va(struct dp_soc *soc,
  954. struct hal_buf_info *buf_info)
  955. {
  956. void *link_desc_va;
  957. struct qdf_mem_multi_page_t *pages;
  958. uint16_t page_id = LINK_DESC_COOKIE_PAGE_ID(buf_info->sw_cookie);
  959. pages = &soc->link_desc_pages;
  960. if (!pages)
  961. return NULL;
  962. if (qdf_unlikely(page_id >= pages->num_pages))
  963. return NULL;
  964. link_desc_va = pages->dma_pages[page_id].page_v_addr_start +
  965. (buf_info->paddr - pages->dma_pages[page_id].page_p_addr);
  966. return link_desc_va;
  967. }
  968. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  969. #ifdef DISABLE_EAPOL_INTRABSS_FWD
  970. #ifdef WLAN_FEATURE_11BE_MLO
  971. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  972. qdf_nbuf_t nbuf)
  973. {
  974. struct qdf_mac_addr *self_mld_mac_addr =
  975. (struct qdf_mac_addr *)vdev->mld_mac_addr.raw;
  976. return qdf_is_macaddr_equal(self_mld_mac_addr,
  977. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  978. QDF_NBUF_DEST_MAC_OFFSET);
  979. }
  980. #else
  981. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  982. qdf_nbuf_t nbuf)
  983. {
  984. return false;
  985. }
  986. #endif
  987. static inline bool dp_nbuf_dst_addr_is_self_addr(struct dp_vdev *vdev,
  988. qdf_nbuf_t nbuf)
  989. {
  990. return qdf_is_macaddr_equal((struct qdf_mac_addr *)vdev->mac_addr.raw,
  991. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  992. QDF_NBUF_DEST_MAC_OFFSET);
  993. }
  994. /*
  995. * dp_rx_intrabss_eapol_drop_check() - API For EAPOL
  996. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  997. * @soc: core txrx main context
  998. * @ta_txrx_peer: source peer entry
  999. * @rx_tlv_hdr: start address of rx tlvs
  1000. * @nbuf: nbuf that has to be intrabss forwarded
  1001. *
  1002. * Return: true if it is forwarded else false
  1003. */
  1004. static inline
  1005. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1006. struct dp_txrx_peer *ta_txrx_peer,
  1007. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1008. {
  1009. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf) &&
  1010. !(dp_nbuf_dst_addr_is_self_addr(ta_txrx_peer->vdev,
  1011. nbuf) ||
  1012. dp_nbuf_dst_addr_is_mld_addr(ta_txrx_peer->vdev,
  1013. nbuf)))) {
  1014. qdf_nbuf_free(nbuf);
  1015. DP_STATS_INC(soc, rx.err.intrabss_eapol_drop, 1);
  1016. return true;
  1017. }
  1018. return false;
  1019. }
  1020. #else /* DISABLE_EAPOL_INTRABSS_FWD */
  1021. static inline
  1022. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1023. struct dp_txrx_peer *ta_txrx_peer,
  1024. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1025. {
  1026. return false;
  1027. }
  1028. #endif /* DISABLE_EAPOL_INTRABSS_FWD */
  1029. bool dp_rx_intrabss_mcbc_fwd(struct dp_soc *soc,
  1030. struct dp_txrx_peer *ta_txrx_peer,
  1031. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1032. struct cdp_tid_rx_stats *tid_stats);
  1033. bool dp_rx_intrabss_ucast_fwd(struct dp_soc *soc,
  1034. struct dp_txrx_peer *ta_txrx_peer,
  1035. uint8_t tx_vdev_id,
  1036. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1037. struct cdp_tid_rx_stats *tid_stats);
  1038. /**
  1039. * dp_rx_defrag_concat() - Concatenate the fragments
  1040. *
  1041. * @dst: destination pointer to the buffer
  1042. * @src: source pointer from where the fragment payload is to be copied
  1043. *
  1044. * Return: QDF_STATUS
  1045. */
  1046. static inline QDF_STATUS dp_rx_defrag_concat(qdf_nbuf_t dst, qdf_nbuf_t src)
  1047. {
  1048. /*
  1049. * Inside qdf_nbuf_cat, if it is necessary to reallocate dst
  1050. * to provide space for src, the headroom portion is copied from
  1051. * the original dst buffer to the larger new dst buffer.
  1052. * (This is needed, because the headroom of the dst buffer
  1053. * contains the rx desc.)
  1054. */
  1055. if (!qdf_nbuf_cat(dst, src)) {
  1056. /*
  1057. * qdf_nbuf_cat does not free the src memory.
  1058. * Free src nbuf before returning
  1059. * For failure case the caller takes of freeing the nbuf
  1060. */
  1061. qdf_nbuf_free(src);
  1062. return QDF_STATUS_SUCCESS;
  1063. }
  1064. return QDF_STATUS_E_DEFRAG_ERROR;
  1065. }
  1066. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1067. #ifndef FEATURE_WDS
  1068. void dp_rx_da_learn(struct dp_soc *soc, uint8_t *rx_tlv_hdr,
  1069. struct dp_txrx_peer *ta_txrx_peer, qdf_nbuf_t nbuf);
  1070. static inline QDF_STATUS dp_rx_ast_set_active(struct dp_soc *soc, uint16_t sa_idx, bool is_active)
  1071. {
  1072. return QDF_STATUS_SUCCESS;
  1073. }
  1074. static inline void
  1075. dp_rx_wds_srcport_learn(struct dp_soc *soc,
  1076. uint8_t *rx_tlv_hdr,
  1077. struct dp_txrx_peer *txrx_peer,
  1078. qdf_nbuf_t nbuf,
  1079. struct hal_rx_msdu_metadata msdu_metadata)
  1080. {
  1081. }
  1082. #endif
  1083. /*
  1084. * dp_rx_desc_dump() - dump the sw rx descriptor
  1085. *
  1086. * @rx_desc: sw rx descriptor
  1087. */
  1088. static inline void dp_rx_desc_dump(struct dp_rx_desc *rx_desc)
  1089. {
  1090. dp_info("rx_desc->nbuf: %pK, rx_desc->cookie: %d, rx_desc->pool_id: %d, rx_desc->in_use: %d, rx_desc->unmapped: %d",
  1091. rx_desc->nbuf, rx_desc->cookie, rx_desc->pool_id,
  1092. rx_desc->in_use, rx_desc->unmapped);
  1093. }
  1094. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1095. /*
  1096. * check_qwrap_multicast_loopback() - Check if rx packet is a loopback packet.
  1097. * In qwrap mode, packets originated from
  1098. * any vdev should not loopback and
  1099. * should be dropped.
  1100. * @vdev: vdev on which rx packet is received
  1101. * @nbuf: rx pkt
  1102. *
  1103. */
  1104. #if ATH_SUPPORT_WRAP
  1105. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1106. qdf_nbuf_t nbuf)
  1107. {
  1108. struct dp_vdev *psta_vdev;
  1109. struct dp_pdev *pdev = vdev->pdev;
  1110. uint8_t *data = qdf_nbuf_data(nbuf);
  1111. if (qdf_unlikely(vdev->proxysta_vdev)) {
  1112. /* In qwrap isolation mode, allow loopback packets as all
  1113. * packets go to RootAP and Loopback on the mpsta.
  1114. */
  1115. if (vdev->isolation_vdev)
  1116. return false;
  1117. TAILQ_FOREACH(psta_vdev, &pdev->vdev_list, vdev_list_elem) {
  1118. if (qdf_unlikely(psta_vdev->proxysta_vdev &&
  1119. !qdf_mem_cmp(psta_vdev->mac_addr.raw,
  1120. &data[QDF_MAC_ADDR_SIZE],
  1121. QDF_MAC_ADDR_SIZE))) {
  1122. /* Drop packet if source address is equal to
  1123. * any of the vdev addresses.
  1124. */
  1125. return true;
  1126. }
  1127. }
  1128. }
  1129. return false;
  1130. }
  1131. #else
  1132. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1133. qdf_nbuf_t nbuf)
  1134. {
  1135. return false;
  1136. }
  1137. #endif
  1138. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1139. #if defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) ||\
  1140. defined(WLAN_SUPPORT_RX_TAG_STATISTICS) ||\
  1141. defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1142. #include "dp_rx_tag.h"
  1143. #endif
  1144. #if !defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) &&\
  1145. !defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1146. /**
  1147. * dp_rx_update_protocol_tag() - Reads CCE metadata from the RX MSDU end TLV
  1148. * and set the corresponding tag in QDF packet
  1149. * @soc: core txrx main context
  1150. * @vdev: vdev on which the packet is received
  1151. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1152. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1153. * @ring_index: REO ring number, not used for error & monitor ring
  1154. * @is_reo_exception: flag to indicate if rx from REO ring or exception ring
  1155. * @is_update_stats: flag to indicate whether to update stats or not
  1156. * Return: void
  1157. */
  1158. static inline void
  1159. dp_rx_update_protocol_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1160. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  1161. uint16_t ring_index,
  1162. bool is_reo_exception, bool is_update_stats)
  1163. {
  1164. }
  1165. #endif
  1166. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  1167. /**
  1168. * dp_rx_err_cce_drop() - Reads CCE metadata from the RX MSDU end TLV
  1169. * and returns whether cce metadata matches
  1170. * @soc: core txrx main context
  1171. * @vdev: vdev on which the packet is received
  1172. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1173. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1174. * Return: bool
  1175. */
  1176. static inline bool
  1177. dp_rx_err_cce_drop(struct dp_soc *soc, struct dp_vdev *vdev,
  1178. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  1179. {
  1180. return false;
  1181. }
  1182. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  1183. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  1184. /**
  1185. * dp_rx_update_flow_tag() - Reads FSE metadata from the RX MSDU end TLV
  1186. * and set the corresponding tag in QDF packet
  1187. * @soc: core txrx main context
  1188. * @vdev: vdev on which the packet is received
  1189. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1190. * @rx_tlv_hdr: base address where the RX TLVs starts
  1191. * @is_update_stats: flag to indicate whether to update stats or not
  1192. *
  1193. * Return: void
  1194. */
  1195. static inline void
  1196. dp_rx_update_flow_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1197. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr, bool update_stats)
  1198. {
  1199. }
  1200. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  1201. /*
  1202. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  1203. * called during dp rx initialization
  1204. * and at the end of dp_rx_process.
  1205. *
  1206. * @soc: core txrx main context
  1207. * @mac_id: mac_id which is one of 3 mac_ids
  1208. * @dp_rxdma_srng: dp rxdma circular ring
  1209. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1210. * @num_req_buffers: number of buffer to be replenished
  1211. * @desc_list: list of descs if called from dp_rx_process
  1212. * or NULL during dp rx initialization or out of buffer
  1213. * interrupt.
  1214. * @tail: tail of descs list
  1215. * @func_name: name of the caller function
  1216. * Return: return success or failure
  1217. */
  1218. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1219. struct dp_srng *dp_rxdma_srng,
  1220. struct rx_desc_pool *rx_desc_pool,
  1221. uint32_t num_req_buffers,
  1222. union dp_rx_desc_list_elem_t **desc_list,
  1223. union dp_rx_desc_list_elem_t **tail,
  1224. const char *func_name);
  1225. /*
  1226. * __dp_rx_buffers_no_map_replenish() - replenish rxdma ring with rx nbufs
  1227. * use direct APIs to get invalidate
  1228. * and get the physical address of the
  1229. * nbuf instead of map api,called during
  1230. * dp rx initialization and at the end
  1231. * of dp_rx_process.
  1232. *
  1233. * @soc: core txrx main context
  1234. * @mac_id: mac_id which is one of 3 mac_ids
  1235. * @dp_rxdma_srng: dp rxdma circular ring
  1236. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1237. * @num_req_buffers: number of buffer to be replenished
  1238. * @desc_list: list of descs if called from dp_rx_process
  1239. * or NULL during dp rx initialization or out of buffer
  1240. * interrupt.
  1241. * @tail: tail of descs list
  1242. * Return: return success or failure
  1243. */
  1244. QDF_STATUS
  1245. __dp_rx_buffers_no_map_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1246. struct dp_srng *dp_rxdma_srng,
  1247. struct rx_desc_pool *rx_desc_pool,
  1248. uint32_t num_req_buffers,
  1249. union dp_rx_desc_list_elem_t **desc_list,
  1250. union dp_rx_desc_list_elem_t **tail);
  1251. /*
  1252. * __dp_rx_buffers_no_map__lt_replenish() - replenish rxdma ring with rx nbufs
  1253. * use direct APIs to get invalidate
  1254. * and get the physical address of the
  1255. * nbuf instead of map api,called when
  1256. * low threshold interrupt is triggered
  1257. *
  1258. * @soc: core txrx main context
  1259. * @mac_id: mac_id which is one of 3 mac_ids
  1260. * @dp_rxdma_srng: dp rxdma circular ring
  1261. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1262. * Return: return success or failure
  1263. */
  1264. QDF_STATUS
  1265. __dp_rx_buffers_no_map_lt_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1266. struct dp_srng *dp_rxdma_srng,
  1267. struct rx_desc_pool *rx_desc_pool);
  1268. /*
  1269. * __dp_pdev_rx_buffers_no_map_attach() - replenish rxdma ring with rx nbufs
  1270. * use direct APIs to get invalidate
  1271. * and get the physical address of the
  1272. * nbuf instead of map api,called during
  1273. * dp rx initialization.
  1274. *
  1275. * @soc: core txrx main context
  1276. * @mac_id: mac_id which is one of 3 mac_ids
  1277. * @dp_rxdma_srng: dp rxdma circular ring
  1278. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1279. * @num_req_buffers: number of buffer to be replenished
  1280. * Return: return success or failure
  1281. */
  1282. QDF_STATUS __dp_pdev_rx_buffers_no_map_attach(struct dp_soc *dp_soc,
  1283. uint32_t mac_id,
  1284. struct dp_srng *dp_rxdma_srng,
  1285. struct rx_desc_pool *rx_desc_pool,
  1286. uint32_t num_req_buffers);
  1287. /*
  1288. * dp_pdev_rx_buffers_attach() - replenish rxdma ring with rx nbufs
  1289. * called during dp rx initialization
  1290. *
  1291. * @soc: core txrx main context
  1292. * @mac_id: mac_id which is one of 3 mac_ids
  1293. * @dp_rxdma_srng: dp rxdma circular ring
  1294. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1295. * @num_req_buffers: number of buffer to be replenished
  1296. *
  1297. * Return: return success or failure
  1298. */
  1299. QDF_STATUS
  1300. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  1301. struct dp_srng *dp_rxdma_srng,
  1302. struct rx_desc_pool *rx_desc_pool,
  1303. uint32_t num_req_buffers);
  1304. /**
  1305. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  1306. * (WBM), following error handling
  1307. *
  1308. * @soc: core DP main context
  1309. * @buf_addr_info: opaque pointer to the REO error ring descriptor
  1310. * @buf_addr_info: void pointer to the buffer_addr_info
  1311. * @bm_action: put to idle_list or release to msdu_list
  1312. *
  1313. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1314. */
  1315. QDF_STATUS
  1316. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  1317. uint8_t bm_action);
  1318. /**
  1319. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  1320. * (WBM) by address
  1321. *
  1322. * @soc: core DP main context
  1323. * @link_desc_addr: link descriptor addr
  1324. *
  1325. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1326. */
  1327. QDF_STATUS
  1328. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  1329. hal_buff_addrinfo_t link_desc_addr,
  1330. uint8_t bm_action);
  1331. /**
  1332. * dp_rxdma_err_process() - RxDMA error processing functionality
  1333. * @soc: core txrx main contex
  1334. * @mac_id: mac id which is one of 3 mac_ids
  1335. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1336. * @quota: No. of units (packets) that can be serviced in one shot.
  1337. *
  1338. * Return: num of buffers processed
  1339. */
  1340. uint32_t
  1341. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1342. uint32_t mac_id, uint32_t quota);
  1343. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1344. uint8_t *rx_tlv_hdr, struct dp_peer *peer);
  1345. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1346. uint8_t *rx_tlv_hdr);
  1347. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr, struct dp_vdev *vdev,
  1348. struct dp_txrx_peer *peer);
  1349. /*
  1350. * dp_rx_dump_info_and_assert() - dump RX Ring info and Rx Desc info
  1351. *
  1352. * @soc: core txrx main context
  1353. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1354. * @ring_desc: opaque pointer to the RX ring descriptor
  1355. * @rx_desc: host rx descriptor
  1356. *
  1357. * Return: void
  1358. */
  1359. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  1360. hal_ring_handle_t hal_ring_hdl,
  1361. hal_ring_desc_t ring_desc,
  1362. struct dp_rx_desc *rx_desc);
  1363. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf);
  1364. #ifdef QCA_PEER_EXT_STATS
  1365. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1366. qdf_nbuf_t nbuf);
  1367. #endif /* QCA_PEER_EXT_STATS */
  1368. #ifdef RX_DESC_DEBUG_CHECK
  1369. /**
  1370. * dp_rx_desc_check_magic() - check the magic value in dp_rx_desc
  1371. * @rx_desc: rx descriptor pointer
  1372. *
  1373. * Return: true, if magic is correct, else false.
  1374. */
  1375. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1376. {
  1377. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC))
  1378. return false;
  1379. rx_desc->magic = 0;
  1380. return true;
  1381. }
  1382. /**
  1383. * dp_rx_desc_prep() - prepare rx desc
  1384. * @rx_desc: rx descriptor pointer to be prepared
  1385. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1386. *
  1387. * Note: assumption is that we are associating a nbuf which is mapped
  1388. *
  1389. * Return: none
  1390. */
  1391. static inline
  1392. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1393. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1394. {
  1395. rx_desc->magic = DP_RX_DESC_MAGIC;
  1396. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1397. rx_desc->unmapped = 0;
  1398. rx_desc->nbuf_data_addr = (uint8_t *)qdf_nbuf_data(rx_desc->nbuf);
  1399. }
  1400. /**
  1401. * dp_rx_desc_frag_prep() - prepare rx desc
  1402. * @rx_desc: rx descriptor pointer to be prepared
  1403. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1404. *
  1405. * Note: assumption is that we frag address is mapped
  1406. *
  1407. * Return: none
  1408. */
  1409. #ifdef DP_RX_MON_MEM_FRAG
  1410. static inline
  1411. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1412. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1413. {
  1414. rx_desc->magic = DP_RX_DESC_MAGIC;
  1415. rx_desc->rx_buf_start =
  1416. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1417. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1418. rx_desc->unmapped = 0;
  1419. }
  1420. #else
  1421. static inline
  1422. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1423. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1424. {
  1425. }
  1426. #endif /* DP_RX_MON_MEM_FRAG */
  1427. /**
  1428. * dp_rx_desc_paddr_sanity_check() - paddr sanity for ring desc vs rx_desc
  1429. * @rx_desc: rx descriptor
  1430. * @ring_paddr: paddr obatined from the ring
  1431. *
  1432. * Returns: QDF_STATUS
  1433. */
  1434. static inline
  1435. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1436. uint64_t ring_paddr)
  1437. {
  1438. return (ring_paddr == qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0));
  1439. }
  1440. #else
  1441. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1442. {
  1443. return true;
  1444. }
  1445. static inline
  1446. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1447. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1448. {
  1449. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1450. rx_desc->unmapped = 0;
  1451. }
  1452. #ifdef DP_RX_MON_MEM_FRAG
  1453. static inline
  1454. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1455. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1456. {
  1457. rx_desc->rx_buf_start =
  1458. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1459. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1460. rx_desc->unmapped = 0;
  1461. }
  1462. #else
  1463. static inline
  1464. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1465. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1466. {
  1467. }
  1468. #endif /* DP_RX_MON_MEM_FRAG */
  1469. static inline
  1470. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1471. uint64_t ring_paddr)
  1472. {
  1473. return true;
  1474. }
  1475. #endif /* RX_DESC_DEBUG_CHECK */
  1476. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  1477. bool is_mon_dest_desc);
  1478. void dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1479. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer,
  1480. uint8_t err_code, uint8_t mac_id);
  1481. #ifndef QCA_MULTIPASS_SUPPORT
  1482. static inline
  1483. bool dp_rx_multipass_process(struct dp_txrx_peer *peer, qdf_nbuf_t nbuf,
  1484. uint8_t tid)
  1485. {
  1486. return false;
  1487. }
  1488. #else
  1489. bool dp_rx_multipass_process(struct dp_txrx_peer *peer, qdf_nbuf_t nbuf,
  1490. uint8_t tid);
  1491. #endif
  1492. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1493. #ifndef WLAN_RX_PKT_CAPTURE_ENH
  1494. static inline
  1495. QDF_STATUS dp_peer_set_rx_capture_enabled(struct dp_pdev *pdev,
  1496. struct dp_peer *peer_handle,
  1497. bool value, uint8_t *mac_addr)
  1498. {
  1499. return QDF_STATUS_SUCCESS;
  1500. }
  1501. #endif
  1502. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1503. /**
  1504. * dp_rx_deliver_to_stack() - deliver pkts to network stack
  1505. * Caller to hold peer refcount and check for valid peer
  1506. * @soc: soc
  1507. * @vdev: vdev
  1508. * @txrx_peer: txrx peer
  1509. * @nbuf_head: skb list head
  1510. * @nbuf_tail: skb list tail
  1511. *
  1512. * Return: QDF_STATUS
  1513. */
  1514. QDF_STATUS dp_rx_deliver_to_stack(struct dp_soc *soc,
  1515. struct dp_vdev *vdev,
  1516. struct dp_txrx_peer *peer,
  1517. qdf_nbuf_t nbuf_head,
  1518. qdf_nbuf_t nbuf_tail);
  1519. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1520. /**
  1521. * dp_rx_eapol_deliver_to_stack() - deliver pkts to network stack
  1522. * caller to hold peer refcount and check for valid peer
  1523. * @soc: soc
  1524. * @vdev: vdev
  1525. * @peer: peer
  1526. * @nbuf_head: skb list head
  1527. * @nbuf_tail: skb list tail
  1528. *
  1529. * return: QDF_STATUS
  1530. */
  1531. QDF_STATUS dp_rx_eapol_deliver_to_stack(struct dp_soc *soc,
  1532. struct dp_vdev *vdev,
  1533. struct dp_txrx_peer *peer,
  1534. qdf_nbuf_t nbuf_head,
  1535. qdf_nbuf_t nbuf_tail);
  1536. #endif
  1537. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1538. #ifdef QCA_OL_RX_LOCK_LESS_ACCESS
  1539. /*
  1540. * dp_rx_ring_access_start()- Wrapper function to log access start of a hal ring
  1541. * @int_ctx: pointer to DP interrupt context
  1542. * @dp_soc - DP soc structure pointer
  1543. * @hal_ring_hdl - HAL ring handle
  1544. *
  1545. * Return: 0 on success; error on failure
  1546. */
  1547. static inline int
  1548. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1549. hal_ring_handle_t hal_ring_hdl)
  1550. {
  1551. return hal_srng_access_start_unlocked(soc->hal_soc, hal_ring_hdl);
  1552. }
  1553. /*
  1554. * dp_rx_ring_access_end()- Wrapper function to log access end of a hal ring
  1555. * @int_ctx: pointer to DP interrupt context
  1556. * @dp_soc - DP soc structure pointer
  1557. * @hal_ring_hdl - HAL ring handle
  1558. *
  1559. * Return - None
  1560. */
  1561. static inline void
  1562. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1563. hal_ring_handle_t hal_ring_hdl)
  1564. {
  1565. hal_srng_access_end_unlocked(soc->hal_soc, hal_ring_hdl);
  1566. }
  1567. #else
  1568. static inline int
  1569. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1570. hal_ring_handle_t hal_ring_hdl)
  1571. {
  1572. return dp_srng_access_start(int_ctx, soc, hal_ring_hdl);
  1573. }
  1574. static inline void
  1575. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1576. hal_ring_handle_t hal_ring_hdl)
  1577. {
  1578. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1579. }
  1580. #endif
  1581. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1582. /*
  1583. * dp_rx_wbm_sg_list_reset() - Initialize sg list
  1584. *
  1585. * This api should be called at soc init and afterevery sg processing.
  1586. *@soc: DP SOC handle
  1587. */
  1588. static inline void dp_rx_wbm_sg_list_reset(struct dp_soc *soc)
  1589. {
  1590. if (soc) {
  1591. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = false;
  1592. soc->wbm_sg_param.wbm_sg_nbuf_head = NULL;
  1593. soc->wbm_sg_param.wbm_sg_nbuf_tail = NULL;
  1594. soc->wbm_sg_param.wbm_sg_desc_msdu_len = 0;
  1595. }
  1596. }
  1597. /*
  1598. * dp_rx_wbm_sg_list_deinit() - De-initialize sg list
  1599. *
  1600. * This api should be called in down path, to avoid any leak.
  1601. *@soc: DP SOC handle
  1602. */
  1603. static inline void dp_rx_wbm_sg_list_deinit(struct dp_soc *soc)
  1604. {
  1605. if (soc) {
  1606. if (soc->wbm_sg_param.wbm_sg_nbuf_head)
  1607. qdf_nbuf_list_free(soc->wbm_sg_param.wbm_sg_nbuf_head);
  1608. dp_rx_wbm_sg_list_reset(soc);
  1609. }
  1610. }
  1611. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1612. #ifdef WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL
  1613. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1614. do { \
  1615. if (!soc->rx_buff_pool[rx_desc->pool_id].is_initialized) { \
  1616. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf); \
  1617. break; \
  1618. } \
  1619. DP_RX_LIST_APPEND(ebuf_head, ebuf_tail, rx_desc->nbuf); \
  1620. if (!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)) { \
  1621. if (!dp_rx_buffer_pool_refill(soc, ebuf_head, \
  1622. rx_desc->pool_id)) \
  1623. DP_RX_MERGE_TWO_LIST(head, tail, \
  1624. ebuf_head, ebuf_tail);\
  1625. ebuf_head = NULL; \
  1626. ebuf_tail = NULL; \
  1627. } \
  1628. } while (0)
  1629. #else
  1630. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1631. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf)
  1632. #endif /* WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL */
  1633. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1634. /*
  1635. * dp_rx_link_desc_refill_duplicate_check() - check if link desc duplicate
  1636. to refill
  1637. * @soc: DP SOC handle
  1638. * @buf_info: the last link desc buf info
  1639. * @ring_buf_info: current buf address pointor including link desc
  1640. *
  1641. * return: none.
  1642. */
  1643. void dp_rx_link_desc_refill_duplicate_check(
  1644. struct dp_soc *soc,
  1645. struct hal_buf_info *buf_info,
  1646. hal_buff_addrinfo_t ring_buf_info);
  1647. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  1648. /**
  1649. * dp_rx_deliver_to_pkt_capture() - deliver rx packet to packet capture
  1650. * @soc : dp_soc handle
  1651. * @pdev: dp_pdev handle
  1652. * @peer_id: peer_id of the peer for which completion came
  1653. * @ppdu_id: ppdu_id
  1654. * @netbuf: Buffer pointer
  1655. *
  1656. * This function is used to deliver rx packet to packet capture
  1657. */
  1658. void dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1659. uint16_t peer_id, uint32_t is_offload,
  1660. qdf_nbuf_t netbuf);
  1661. void dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1662. uint32_t is_offload);
  1663. #else
  1664. static inline void
  1665. dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1666. uint16_t peer_id, uint32_t is_offload,
  1667. qdf_nbuf_t netbuf)
  1668. {
  1669. }
  1670. static inline void
  1671. dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1672. uint32_t is_offload)
  1673. {
  1674. }
  1675. #endif
  1676. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1677. #ifdef FEATURE_MEC
  1678. /**
  1679. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  1680. * back on same vap or a different vap.
  1681. * @soc: core DP main context
  1682. * @peer: dp peer handler
  1683. * @rx_tlv_hdr: start of the rx TLV header
  1684. * @nbuf: pkt buffer
  1685. *
  1686. * Return: bool (true if it is a looped back pkt else false)
  1687. *
  1688. */
  1689. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1690. struct dp_txrx_peer *peer,
  1691. uint8_t *rx_tlv_hdr,
  1692. qdf_nbuf_t nbuf);
  1693. #else
  1694. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1695. struct dp_txrx_peer *peer,
  1696. uint8_t *rx_tlv_hdr,
  1697. qdf_nbuf_t nbuf)
  1698. {
  1699. return false;
  1700. }
  1701. #endif /* FEATURE_MEC */
  1702. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1703. #ifdef RECEIVE_OFFLOAD
  1704. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1705. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt);
  1706. #else
  1707. static inline
  1708. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1709. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  1710. {
  1711. }
  1712. #endif
  1713. void dp_rx_msdu_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1714. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1715. uint8_t ring_id,
  1716. struct cdp_tid_rx_stats *tid_stats);
  1717. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1718. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  1719. hal_ring_handle_t hal_ring_hdl,
  1720. uint32_t num_entries,
  1721. bool *near_full);
  1722. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1723. void dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1724. hal_ring_desc_t ring_desc);
  1725. #else
  1726. static inline void
  1727. dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1728. hal_ring_desc_t ring_desc)
  1729. {
  1730. }
  1731. #endif
  1732. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1733. #ifdef RX_DESC_SANITY_WAR
  1734. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1735. hal_ring_handle_t hal_ring_hdl,
  1736. hal_ring_desc_t ring_desc,
  1737. struct dp_rx_desc *rx_desc);
  1738. #else
  1739. static inline
  1740. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1741. hal_ring_handle_t hal_ring_hdl,
  1742. hal_ring_desc_t ring_desc,
  1743. struct dp_rx_desc *rx_desc)
  1744. {
  1745. return QDF_STATUS_SUCCESS;
  1746. }
  1747. #endif
  1748. #ifdef DP_RX_DROP_RAW_FRM
  1749. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf);
  1750. #else
  1751. static inline
  1752. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  1753. {
  1754. return false;
  1755. }
  1756. #endif
  1757. #ifdef RX_DESC_DEBUG_CHECK
  1758. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1759. hal_ring_desc_t ring_desc,
  1760. struct dp_rx_desc *rx_desc);
  1761. #else
  1762. static inline
  1763. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1764. hal_ring_desc_t ring_desc,
  1765. struct dp_rx_desc *rx_desc)
  1766. {
  1767. return QDF_STATUS_SUCCESS;
  1768. }
  1769. #endif
  1770. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  1771. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1772. #else
  1773. static inline
  1774. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1775. {
  1776. }
  1777. #endif
  1778. /**
  1779. * dp_rx_cksum_offload() - set the nbuf checksum as defined by hardware.
  1780. * @nbuf: pointer to the first msdu of an amsdu.
  1781. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  1782. *
  1783. * The ipsumed field of the skb is set based on whether HW validated the
  1784. * IP/TCP/UDP checksum.
  1785. *
  1786. * Return: void
  1787. */
  1788. static inline
  1789. void dp_rx_cksum_offload(struct dp_pdev *pdev,
  1790. qdf_nbuf_t nbuf,
  1791. uint8_t *rx_tlv_hdr)
  1792. {
  1793. qdf_nbuf_rx_cksum_t cksum = {0};
  1794. //TODO - Move this to ring desc api
  1795. //HAL_RX_MSDU_DESC_IP_CHKSUM_FAIL_GET
  1796. //HAL_RX_MSDU_DESC_TCP_UDP_CHKSUM_FAIL_GET
  1797. uint32_t ip_csum_err, tcp_udp_csum_er;
  1798. hal_rx_tlv_csum_err_get(pdev->soc->hal_soc, rx_tlv_hdr, &ip_csum_err,
  1799. &tcp_udp_csum_er);
  1800. if (qdf_likely(!ip_csum_err && !tcp_udp_csum_er)) {
  1801. cksum.l4_result = QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  1802. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  1803. } else {
  1804. DP_STATS_INCC(pdev, err.ip_csum_err, 1, ip_csum_err);
  1805. DP_STATS_INCC(pdev, err.tcp_udp_csum_err, 1, tcp_udp_csum_er);
  1806. }
  1807. }
  1808. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1809. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  1810. static inline
  1811. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1812. int max_reap_limit)
  1813. {
  1814. bool limit_hit = false;
  1815. limit_hit =
  1816. (num_reaped >= max_reap_limit) ? true : false;
  1817. if (limit_hit)
  1818. DP_STATS_INC(soc, rx.reap_loop_pkt_limit_hit, 1)
  1819. return limit_hit;
  1820. }
  1821. static inline
  1822. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1823. {
  1824. return soc->wlan_cfg_ctx->rx_enable_eol_data_check;
  1825. }
  1826. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1827. {
  1828. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  1829. return cfg->rx_reap_loop_pkt_limit;
  1830. }
  1831. #else
  1832. static inline
  1833. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1834. int max_reap_limit)
  1835. {
  1836. return false;
  1837. }
  1838. static inline
  1839. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1840. {
  1841. return false;
  1842. }
  1843. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1844. {
  1845. return 0;
  1846. }
  1847. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  1848. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1849. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1850. /**
  1851. * dp_rx_is_list_ready() - Make different lists for 4-address
  1852. and 3-address frames
  1853. * @nbuf_head: skb list head
  1854. * @vdev: vdev
  1855. * @txrx_peer : txrx_peer
  1856. * @peer_id: peer id of new received frame
  1857. * @vdev_id: vdev_id of new received frame
  1858. *
  1859. * Return: true if peer_ids are different.
  1860. */
  1861. static inline bool
  1862. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1863. struct dp_vdev *vdev,
  1864. struct dp_txrx_peer *txrx_peer,
  1865. uint16_t peer_id,
  1866. uint8_t vdev_id)
  1867. {
  1868. if (nbuf_head && txrx_peer && txrx_peer->peer_id != peer_id)
  1869. return true;
  1870. return false;
  1871. }
  1872. #else
  1873. static inline bool
  1874. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1875. struct dp_vdev *vdev,
  1876. struct dp_txrx_peer *txrx_peer,
  1877. uint16_t peer_id,
  1878. uint8_t vdev_id)
  1879. {
  1880. if (nbuf_head && vdev && (vdev->vdev_id != vdev_id))
  1881. return true;
  1882. return false;
  1883. }
  1884. #endif
  1885. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  1886. static inline uint8_t
  1887. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1888. {
  1889. return DP_DEFRAG_RBM(soc->wbm_sw0_bm_id);
  1890. }
  1891. static inline uint8_t
  1892. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1893. {
  1894. return DP_WBM2SW_RBM(soc->wbm_sw0_bm_id);
  1895. }
  1896. #else
  1897. static inline uint8_t
  1898. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1899. {
  1900. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1901. uint8_t wbm2_sw_rx_rel_ring_id;
  1902. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1903. return HAL_RX_BUF_RBM_SW_BM(soc->wbm_sw0_bm_id,
  1904. wbm2_sw_rx_rel_ring_id);
  1905. }
  1906. static inline uint8_t
  1907. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1908. {
  1909. return dp_rx_get_rx_bm_id(soc);
  1910. }
  1911. #endif
  1912. static inline uint16_t
  1913. dp_rx_peer_metadata_peer_id_get(struct dp_soc *soc, uint32_t peer_metadata)
  1914. {
  1915. return soc->arch_ops.dp_rx_peer_metadata_peer_id_get(soc,
  1916. peer_metadata);
  1917. }
  1918. /**
  1919. * dp_rx_desc_pool_init_generic() - Generic Rx descriptors initialization
  1920. * @soc: SOC handle
  1921. * @rx_desc_pool: pointer to RX descriptor pool
  1922. * @pool_id: pool ID
  1923. *
  1924. * Return: None
  1925. */
  1926. QDF_STATUS dp_rx_desc_pool_init_generic(struct dp_soc *soc,
  1927. struct rx_desc_pool *rx_desc_pool,
  1928. uint32_t pool_id);
  1929. void dp_rx_desc_pool_deinit_generic(struct dp_soc *soc,
  1930. struct rx_desc_pool *rx_desc_pool,
  1931. uint32_t pool_id);
  1932. /**
  1933. * dp_rx_pkt_tracepoints_enabled() - Get the state of rx pkt tracepoint
  1934. *
  1935. * Return: True if any rx pkt tracepoint is enabled else false
  1936. */
  1937. static inline
  1938. bool dp_rx_pkt_tracepoints_enabled(void)
  1939. {
  1940. return (qdf_trace_dp_rx_tcp_pkt_enabled() ||
  1941. qdf_trace_dp_rx_udp_pkt_enabled() ||
  1942. qdf_trace_dp_rx_pkt_enabled());
  1943. }
  1944. #if defined(QCA_DP_RX_NBUF_NO_MAP_UNMAP) && !defined(BUILD_X86)
  1945. static inline
  1946. QDF_STATUS dp_pdev_rx_buffers_attach_simple(struct dp_soc *soc, uint32_t mac_id,
  1947. struct dp_srng *rxdma_srng,
  1948. struct rx_desc_pool *rx_desc_pool,
  1949. uint32_t num_req_buffers)
  1950. {
  1951. return __dp_pdev_rx_buffers_no_map_attach(soc, mac_id,
  1952. rxdma_srng,
  1953. rx_desc_pool,
  1954. num_req_buffers);
  1955. }
  1956. static inline
  1957. void dp_rx_buffers_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  1958. struct dp_srng *rxdma_srng,
  1959. struct rx_desc_pool *rx_desc_pool,
  1960. uint32_t num_req_buffers,
  1961. union dp_rx_desc_list_elem_t **desc_list,
  1962. union dp_rx_desc_list_elem_t **tail)
  1963. {
  1964. __dp_rx_buffers_no_map_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  1965. num_req_buffers, desc_list, tail);
  1966. }
  1967. static inline
  1968. void dp_rx_buffers_lt_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  1969. struct dp_srng *rxdma_srng,
  1970. struct rx_desc_pool *rx_desc_pool,
  1971. uint32_t num_req_buffers,
  1972. union dp_rx_desc_list_elem_t **desc_list,
  1973. union dp_rx_desc_list_elem_t **tail)
  1974. {
  1975. __dp_rx_buffers_no_map_lt_replenish(soc, mac_id, rxdma_srng,
  1976. rx_desc_pool);
  1977. }
  1978. static inline
  1979. qdf_dma_addr_t dp_rx_nbuf_sync_no_dsb(struct dp_soc *dp_soc,
  1980. qdf_nbuf_t nbuf,
  1981. uint32_t buf_size)
  1982. {
  1983. qdf_nbuf_dma_inv_range_no_dsb((void *)nbuf->data,
  1984. (void *)(nbuf->data + buf_size));
  1985. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  1986. }
  1987. static inline
  1988. qdf_dma_addr_t dp_rx_nbuf_sync(struct dp_soc *dp_soc,
  1989. qdf_nbuf_t nbuf,
  1990. uint32_t buf_size)
  1991. {
  1992. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  1993. (void *)(nbuf->data + buf_size));
  1994. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  1995. }
  1996. #if !defined(SPECULATIVE_READ_DISABLED)
  1997. static inline
  1998. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  1999. struct dp_rx_desc *rx_desc,
  2000. uint8_t reo_ring_num)
  2001. {
  2002. struct rx_desc_pool *rx_desc_pool;
  2003. qdf_nbuf_t nbuf;
  2004. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2005. nbuf = rx_desc->nbuf;
  2006. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2007. (void *)(nbuf->data + rx_desc_pool->buf_size));
  2008. }
  2009. static inline
  2010. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2011. struct rx_desc_pool *rx_desc_pool,
  2012. qdf_nbuf_t nbuf)
  2013. {
  2014. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2015. (void *)(nbuf->data + rx_desc_pool->buf_size));
  2016. }
  2017. #else
  2018. static inline
  2019. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2020. struct dp_rx_desc *rx_desc,
  2021. uint8_t reo_ring_num)
  2022. {
  2023. }
  2024. static inline
  2025. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2026. struct rx_desc_pool *rx_desc_pool,
  2027. qdf_nbuf_t nbuf)
  2028. {
  2029. }
  2030. #endif
  2031. static inline
  2032. void dp_rx_per_core_stats_update(struct dp_soc *soc, uint8_t ring_id,
  2033. uint32_t bufs_reaped)
  2034. {
  2035. }
  2036. static inline
  2037. qdf_nbuf_t dp_rx_nbuf_alloc(struct dp_soc *soc,
  2038. struct rx_desc_pool *rx_desc_pool)
  2039. {
  2040. return qdf_nbuf_alloc_simple(soc->osdev, rx_desc_pool->buf_size);
  2041. }
  2042. static inline
  2043. void dp_rx_nbuf_free(qdf_nbuf_t nbuf)
  2044. {
  2045. qdf_nbuf_free_simple(nbuf);
  2046. }
  2047. #else
  2048. static inline
  2049. QDF_STATUS dp_pdev_rx_buffers_attach_simple(struct dp_soc *soc, uint32_t mac_id,
  2050. struct dp_srng *rxdma_srng,
  2051. struct rx_desc_pool *rx_desc_pool,
  2052. uint32_t num_req_buffers)
  2053. {
  2054. return dp_pdev_rx_buffers_attach(soc, mac_id,
  2055. rxdma_srng,
  2056. rx_desc_pool,
  2057. num_req_buffers);
  2058. }
  2059. static inline
  2060. void dp_rx_buffers_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2061. struct dp_srng *rxdma_srng,
  2062. struct rx_desc_pool *rx_desc_pool,
  2063. uint32_t num_req_buffers,
  2064. union dp_rx_desc_list_elem_t **desc_list,
  2065. union dp_rx_desc_list_elem_t **tail)
  2066. {
  2067. dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2068. num_req_buffers, desc_list, tail);
  2069. }
  2070. static inline
  2071. void dp_rx_buffers_lt_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2072. struct dp_srng *rxdma_srng,
  2073. struct rx_desc_pool *rx_desc_pool,
  2074. uint32_t num_req_buffers,
  2075. union dp_rx_desc_list_elem_t **desc_list,
  2076. union dp_rx_desc_list_elem_t **tail)
  2077. {
  2078. dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2079. num_req_buffers, desc_list, tail);
  2080. }
  2081. static inline
  2082. qdf_dma_addr_t dp_rx_nbuf_sync_no_dsb(struct dp_soc *dp_soc,
  2083. qdf_nbuf_t nbuf,
  2084. uint32_t buf_size)
  2085. {
  2086. return (qdf_dma_addr_t)NULL;
  2087. }
  2088. static inline
  2089. qdf_dma_addr_t dp_rx_nbuf_sync(struct dp_soc *dp_soc,
  2090. qdf_nbuf_t nbuf,
  2091. uint32_t buf_size)
  2092. {
  2093. return (qdf_dma_addr_t)NULL;
  2094. }
  2095. static inline
  2096. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2097. struct dp_rx_desc *rx_desc,
  2098. uint8_t reo_ring_num)
  2099. {
  2100. struct rx_desc_pool *rx_desc_pool;
  2101. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2102. dp_ipa_reo_ctx_buf_mapping_lock(soc, reo_ring_num);
  2103. dp_ipa_handle_rx_buf_smmu_mapping(soc, rx_desc->nbuf,
  2104. rx_desc_pool->buf_size,
  2105. false);
  2106. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  2107. QDF_DMA_FROM_DEVICE,
  2108. rx_desc_pool->buf_size);
  2109. dp_ipa_reo_ctx_buf_mapping_unlock(soc, reo_ring_num);
  2110. }
  2111. static inline
  2112. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2113. struct rx_desc_pool *rx_desc_pool,
  2114. qdf_nbuf_t nbuf)
  2115. {
  2116. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf, rx_desc_pool->buf_size,
  2117. false);
  2118. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf, QDF_DMA_FROM_DEVICE,
  2119. rx_desc_pool->buf_size);
  2120. }
  2121. static inline
  2122. void dp_rx_per_core_stats_update(struct dp_soc *soc, uint8_t ring_id,
  2123. uint32_t bufs_reaped)
  2124. {
  2125. DP_STATS_INC(soc,
  2126. rx.ring_packets[smp_processor_id()][ring_id], bufs_reaped);
  2127. }
  2128. static inline
  2129. qdf_nbuf_t dp_rx_nbuf_alloc(struct dp_soc *soc,
  2130. struct rx_desc_pool *rx_desc_pool)
  2131. {
  2132. return qdf_nbuf_alloc(soc->osdev, rx_desc_pool->buf_size,
  2133. RX_BUFFER_RESERVATION,
  2134. rx_desc_pool->buf_alignment, FALSE);
  2135. }
  2136. static inline
  2137. void dp_rx_nbuf_free(qdf_nbuf_t nbuf)
  2138. {
  2139. qdf_nbuf_free(nbuf);
  2140. }
  2141. #endif
  2142. /**
  2143. * dp_rx_get_txrx_peer_and_vdev() - Get txrx peer and vdev from peer id
  2144. * @nbuf : pointer to the first msdu of an amsdu.
  2145. * @peer_id : Peer id of the peer
  2146. * @txrx_ref_handle : Buffer to save the handle for txrx peer's reference
  2147. * @pkt_capture_offload : Flag indicating if pkt capture offload is needed
  2148. * @vdev : Buffer to hold pointer to vdev
  2149. * @rx_pdev : Buffer to hold pointer to rx pdev
  2150. * @dsf : delay stats flag
  2151. * @old_tid : Old tid
  2152. *
  2153. * Get txrx peer and vdev from peer id
  2154. *
  2155. * Return: Pointer to txrx peer
  2156. */
  2157. static inline struct dp_txrx_peer *
  2158. dp_rx_get_txrx_peer_and_vdev(struct dp_soc *soc,
  2159. qdf_nbuf_t nbuf,
  2160. uint16_t peer_id,
  2161. dp_txrx_ref_handle *txrx_ref_handle,
  2162. bool pkt_capture_offload,
  2163. struct dp_vdev **vdev,
  2164. struct dp_pdev **rx_pdev,
  2165. uint32_t *dsf,
  2166. uint32_t *old_tid)
  2167. {
  2168. struct dp_txrx_peer *txrx_peer = NULL;
  2169. txrx_peer = dp_txrx_peer_get_ref_by_id(soc, peer_id, txrx_ref_handle,
  2170. DP_MOD_ID_RX);
  2171. if (qdf_likely(txrx_peer)) {
  2172. *vdev = txrx_peer->vdev;
  2173. } else {
  2174. nbuf->next = NULL;
  2175. dp_rx_deliver_to_pkt_capture_no_peer(soc, nbuf,
  2176. pkt_capture_offload);
  2177. if (!pkt_capture_offload)
  2178. dp_rx_deliver_to_stack_no_peer(soc, nbuf);
  2179. goto end;
  2180. }
  2181. if (qdf_unlikely(!(*vdev))) {
  2182. qdf_nbuf_free(nbuf);
  2183. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  2184. goto end;
  2185. }
  2186. *rx_pdev = (*vdev)->pdev;
  2187. *dsf = (*rx_pdev)->delay_stats_flag;
  2188. *old_tid = 0xff;
  2189. end:
  2190. return txrx_peer;
  2191. }
  2192. static inline QDF_STATUS
  2193. dp_peer_rx_reorder_queue_setup(struct dp_soc *soc, struct dp_peer *peer,
  2194. int tid, uint32_t ba_window_size)
  2195. {
  2196. return soc->arch_ops.dp_peer_rx_reorder_queue_setup(soc,
  2197. peer, tid,
  2198. ba_window_size);
  2199. }
  2200. #endif /* _DP_RX_H */