dp_rx.c 48 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "hal_rx.h"
  22. #include "hal_api.h"
  23. #include "qdf_nbuf.h"
  24. #ifdef MESH_MODE_SUPPORT
  25. #include "if_meta_hdr.h"
  26. #endif
  27. #include "dp_internal.h"
  28. #include "dp_rx_mon.h"
  29. #ifdef RX_DESC_DEBUG_CHECK
  30. static inline void dp_rx_desc_prep(struct dp_rx_desc *rx_desc, qdf_nbuf_t nbuf)
  31. {
  32. rx_desc->magic = DP_RX_DESC_MAGIC;
  33. rx_desc->nbuf = nbuf;
  34. }
  35. #else
  36. static inline void dp_rx_desc_prep(struct dp_rx_desc *rx_desc, qdf_nbuf_t nbuf)
  37. {
  38. rx_desc->nbuf = nbuf;
  39. }
  40. #endif
  41. #ifdef CONFIG_WIN
  42. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  43. {
  44. return vdev->ap_bridge_enabled;
  45. }
  46. #else
  47. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  48. {
  49. if (vdev->opmode != wlan_op_mode_sta)
  50. return true;
  51. else
  52. return false;
  53. }
  54. #endif
  55. /*
  56. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  57. * called during dp rx initialization
  58. * and at the end of dp_rx_process.
  59. *
  60. * @soc: core txrx main context
  61. * @mac_id: mac_id which is one of 3 mac_ids
  62. * @dp_rxdma_srng: dp rxdma circular ring
  63. * @rx_desc_pool: Poiter to free Rx descriptor pool
  64. * @num_req_buffers: number of buffer to be replenished
  65. * @desc_list: list of descs if called from dp_rx_process
  66. * or NULL during dp rx initialization or out of buffer
  67. * interrupt.
  68. * @tail: tail of descs list
  69. * @owner: who owns the nbuf (host, NSS etc...)
  70. * Return: return success or failure
  71. */
  72. QDF_STATUS dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  73. struct dp_srng *dp_rxdma_srng,
  74. struct rx_desc_pool *rx_desc_pool,
  75. uint32_t num_req_buffers,
  76. union dp_rx_desc_list_elem_t **desc_list,
  77. union dp_rx_desc_list_elem_t **tail,
  78. uint8_t owner)
  79. {
  80. uint32_t num_alloc_desc;
  81. uint16_t num_desc_to_free = 0;
  82. struct dp_pdev *dp_pdev = dp_soc->pdev_list[mac_id];
  83. uint32_t num_entries_avail;
  84. uint32_t count;
  85. int sync_hw_ptr = 1;
  86. qdf_dma_addr_t paddr;
  87. qdf_nbuf_t rx_netbuf;
  88. void *rxdma_ring_entry;
  89. union dp_rx_desc_list_elem_t *next;
  90. QDF_STATUS ret;
  91. void *rxdma_srng;
  92. rxdma_srng = dp_rxdma_srng->hal_srng;
  93. if (!rxdma_srng) {
  94. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  95. "rxdma srng not initialized");
  96. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  97. return QDF_STATUS_E_FAILURE;
  98. }
  99. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  100. "requested %d buffers for replenish", num_req_buffers);
  101. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  102. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  103. rxdma_srng,
  104. sync_hw_ptr);
  105. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  106. "no of availble entries in rxdma ring: %d",
  107. num_entries_avail);
  108. if (!(*desc_list) && (num_entries_avail >
  109. ((dp_rxdma_srng->num_entries * 3) / 4))) {
  110. num_req_buffers = num_entries_avail;
  111. } else if (num_entries_avail < num_req_buffers) {
  112. num_desc_to_free = num_req_buffers - num_entries_avail;
  113. num_req_buffers = num_entries_avail;
  114. }
  115. if (qdf_unlikely(!num_req_buffers)) {
  116. num_desc_to_free = num_req_buffers;
  117. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  118. goto free_descs;
  119. }
  120. /*
  121. * if desc_list is NULL, allocate the descs from freelist
  122. */
  123. if (!(*desc_list)) {
  124. num_alloc_desc = dp_rx_get_free_desc_list(dp_soc, mac_id,
  125. rx_desc_pool,
  126. num_req_buffers,
  127. desc_list,
  128. tail);
  129. if (!num_alloc_desc) {
  130. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  131. "no free rx_descs in freelist");
  132. DP_STATS_INC(dp_pdev, err.desc_alloc_fail,
  133. num_req_buffers);
  134. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  135. return QDF_STATUS_E_NOMEM;
  136. }
  137. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  138. "%d rx desc allocated", num_alloc_desc);
  139. num_req_buffers = num_alloc_desc;
  140. }
  141. count = 0;
  142. while (count < num_req_buffers) {
  143. rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  144. RX_BUFFER_SIZE,
  145. RX_BUFFER_RESERVATION,
  146. RX_BUFFER_ALIGNMENT,
  147. FALSE);
  148. if (rx_netbuf == NULL) {
  149. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  150. continue;
  151. }
  152. ret = qdf_nbuf_map_single(dp_soc->osdev, rx_netbuf,
  153. QDF_DMA_BIDIRECTIONAL);
  154. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  155. qdf_nbuf_free(rx_netbuf);
  156. DP_STATS_INC(dp_pdev, replenish.map_err, 1);
  157. continue;
  158. }
  159. paddr = qdf_nbuf_get_frag_paddr(rx_netbuf, 0);
  160. /*
  161. * check if the physical address of nbuf->data is
  162. * less then 0x50000000 then free the nbuf and try
  163. * allocating new nbuf. We can try for 100 times.
  164. * this is a temp WAR till we fix it properly.
  165. */
  166. ret = check_x86_paddr(dp_soc, &rx_netbuf, &paddr, dp_pdev);
  167. if (ret == QDF_STATUS_E_FAILURE) {
  168. DP_STATS_INC(dp_pdev, replenish.x86_fail, 1);
  169. break;
  170. }
  171. count++;
  172. rxdma_ring_entry = hal_srng_src_get_next(dp_soc->hal_soc,
  173. rxdma_srng);
  174. next = (*desc_list)->next;
  175. dp_rx_desc_prep(&((*desc_list)->rx_desc), rx_netbuf);
  176. (*desc_list)->rx_desc.in_use = 1;
  177. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  178. "rx_netbuf=%pK, buf=%pK, paddr=0x%llx, cookie=%d",
  179. rx_netbuf, qdf_nbuf_data(rx_netbuf),
  180. (unsigned long long)paddr, (*desc_list)->rx_desc.cookie);
  181. hal_rxdma_buff_addr_info_set(rxdma_ring_entry, paddr,
  182. (*desc_list)->rx_desc.cookie,
  183. owner);
  184. *desc_list = next;
  185. }
  186. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  187. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  188. "successfully replenished %d buffers", num_req_buffers);
  189. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  190. "%d rx desc added back to free list", num_desc_to_free);
  191. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, num_req_buffers,
  192. (RX_BUFFER_SIZE * num_req_buffers));
  193. free_descs:
  194. DP_STATS_INC(dp_pdev, buf_freelist, num_desc_to_free);
  195. /*
  196. * add any available free desc back to the free list
  197. */
  198. if (*desc_list)
  199. dp_rx_add_desc_list_to_free_list(dp_soc, desc_list, tail,
  200. mac_id, rx_desc_pool);
  201. return QDF_STATUS_SUCCESS;
  202. }
  203. /*
  204. * dp_rx_deliver_raw() - process RAW mode pkts and hand over the
  205. * pkts to RAW mode simulation to
  206. * decapsulate the pkt.
  207. *
  208. * @vdev: vdev on which RAW mode is enabled
  209. * @nbuf_list: list of RAW pkts to process
  210. * @peer: peer object from which the pkt is rx
  211. *
  212. * Return: void
  213. */
  214. void
  215. dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  216. struct dp_peer *peer)
  217. {
  218. qdf_nbuf_t deliver_list_head = NULL;
  219. qdf_nbuf_t deliver_list_tail = NULL;
  220. qdf_nbuf_t nbuf;
  221. nbuf = nbuf_list;
  222. while (nbuf) {
  223. qdf_nbuf_t next = qdf_nbuf_next(nbuf);
  224. DP_RX_LIST_APPEND(deliver_list_head, deliver_list_tail, nbuf);
  225. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  226. /*
  227. * reset the chfrag_start and chfrag_end bits in nbuf cb
  228. * as this is a non-amsdu pkt and RAW mode simulation expects
  229. * these bit s to be 0 for non-amsdu pkt.
  230. */
  231. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  232. qdf_nbuf_is_rx_chfrag_end(nbuf)) {
  233. qdf_nbuf_set_rx_chfrag_start(nbuf, 0);
  234. qdf_nbuf_set_rx_chfrag_end(nbuf, 0);
  235. }
  236. nbuf = next;
  237. }
  238. vdev->osif_rsim_rx_decap(vdev->osif_vdev, &deliver_list_head,
  239. &deliver_list_tail, (struct cdp_peer*) peer);
  240. vdev->osif_rx(vdev->osif_vdev, deliver_list_head);
  241. }
  242. #ifdef DP_LFR
  243. /*
  244. * In case of LFR, data of a new peer might be sent up
  245. * even before peer is added.
  246. */
  247. static inline struct dp_vdev *
  248. dp_get_vdev_from_peer(struct dp_soc *soc,
  249. uint16_t peer_id,
  250. struct dp_peer *peer,
  251. struct hal_rx_mpdu_desc_info mpdu_desc_info)
  252. {
  253. struct dp_vdev *vdev;
  254. uint8_t vdev_id;
  255. if (unlikely(!peer)) {
  256. if (peer_id != HTT_INVALID_PEER) {
  257. vdev_id = DP_PEER_METADATA_ID_GET(
  258. mpdu_desc_info.peer_meta_data);
  259. QDF_TRACE(QDF_MODULE_ID_DP,
  260. QDF_TRACE_LEVEL_DEBUG,
  261. FL("PeerID %d not found use vdevID %d"),
  262. peer_id, vdev_id);
  263. vdev = dp_get_vdev_from_soc_vdev_id_wifi3(soc,
  264. vdev_id);
  265. } else {
  266. QDF_TRACE(QDF_MODULE_ID_DP,
  267. QDF_TRACE_LEVEL_DEBUG,
  268. FL("Invalid PeerID %d"),
  269. peer_id);
  270. return NULL;
  271. }
  272. } else {
  273. vdev = peer->vdev;
  274. }
  275. return vdev;
  276. }
  277. #else
  278. static inline struct dp_vdev *
  279. dp_get_vdev_from_peer(struct dp_soc *soc,
  280. uint16_t peer_id,
  281. struct dp_peer *peer,
  282. struct hal_rx_mpdu_desc_info mpdu_desc_info)
  283. {
  284. if (unlikely(!peer)) {
  285. QDF_TRACE(QDF_MODULE_ID_DP,
  286. QDF_TRACE_LEVEL_DEBUG,
  287. FL("Peer not found for peerID %d"),
  288. peer_id);
  289. return NULL;
  290. } else {
  291. return peer->vdev;
  292. }
  293. }
  294. #endif
  295. /**
  296. * dp_rx_intrabss_fwd() - Implements the Intra-BSS forwarding logic
  297. *
  298. * @soc: core txrx main context
  299. * @sa_peer : source peer entry
  300. * @rx_tlv_hdr : start address of rx tlvs
  301. * @nbuf : nbuf that has to be intrabss forwarded
  302. *
  303. * Return: bool: true if it is forwarded else false
  304. */
  305. static bool
  306. dp_rx_intrabss_fwd(struct dp_soc *soc,
  307. struct dp_peer *sa_peer,
  308. uint8_t *rx_tlv_hdr,
  309. qdf_nbuf_t nbuf)
  310. {
  311. uint16_t da_idx;
  312. uint16_t len;
  313. struct dp_peer *da_peer;
  314. struct dp_ast_entry *ast_entry;
  315. qdf_nbuf_t nbuf_copy;
  316. /* check if the destination peer is available in peer table
  317. * and also check if the source peer and destination peer
  318. * belong to the same vap and destination peer is not bss peer.
  319. */
  320. if ((hal_rx_msdu_end_da_is_valid_get(rx_tlv_hdr) &&
  321. !hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  322. da_idx = hal_rx_msdu_end_da_idx_get(rx_tlv_hdr);
  323. ast_entry = soc->ast_table[da_idx];
  324. if (!ast_entry)
  325. return false;
  326. da_peer = ast_entry->peer;
  327. if (!da_peer)
  328. return false;
  329. if (da_peer->vdev == sa_peer->vdev && !da_peer->bss_peer) {
  330. memset(nbuf->cb, 0x0, sizeof(nbuf->cb));
  331. len = qdf_nbuf_len(nbuf);
  332. /* linearize the nbuf just before we send to
  333. * dp_tx_send()
  334. */
  335. if (qdf_unlikely(qdf_nbuf_get_ext_list(nbuf))) {
  336. if (qdf_nbuf_linearize(nbuf) == -ENOMEM)
  337. return false;
  338. nbuf = qdf_nbuf_unshare(nbuf);
  339. }
  340. if (!dp_tx_send(sa_peer->vdev, nbuf)) {
  341. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.pkts,
  342. 1, len);
  343. return true;
  344. } else {
  345. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.fail, 1,
  346. len);
  347. return false;
  348. }
  349. }
  350. }
  351. /* if it is a broadcast pkt (eg: ARP) and it is not its own
  352. * source, then clone the pkt and send the cloned pkt for
  353. * intra BSS forwarding and original pkt up the network stack
  354. * Note: how do we handle multicast pkts. do we forward
  355. * all multicast pkts as is or let a higher layer module
  356. * like igmpsnoop decide whether to forward or not with
  357. * Mcast enhancement.
  358. */
  359. else if (qdf_unlikely((hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr) &&
  360. !sa_peer->bss_peer))) {
  361. nbuf_copy = qdf_nbuf_copy(nbuf);
  362. if (!nbuf_copy)
  363. return false;
  364. memset(nbuf_copy->cb, 0x0, sizeof(nbuf_copy->cb));
  365. len = qdf_nbuf_len(nbuf_copy);
  366. if (dp_tx_send(sa_peer->vdev, nbuf_copy)) {
  367. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.fail, 1, len);
  368. qdf_nbuf_free(nbuf_copy);
  369. } else
  370. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.pkts, 1, len);
  371. }
  372. /* return false as we have to still send the original pkt
  373. * up the stack
  374. */
  375. return false;
  376. }
  377. #ifdef MESH_MODE_SUPPORT
  378. /**
  379. * dp_rx_fill_mesh_stats() - Fills the mesh per packet receive stats
  380. *
  381. * @vdev: DP Virtual device handle
  382. * @nbuf: Buffer pointer
  383. * @rx_tlv_hdr: start of rx tlv header
  384. * @peer: pointer to peer
  385. *
  386. * This function allocated memory for mesh receive stats and fill the
  387. * required stats. Stores the memory address in skb cb.
  388. *
  389. * Return: void
  390. */
  391. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  392. uint8_t *rx_tlv_hdr, struct dp_peer *peer)
  393. {
  394. struct mesh_recv_hdr_s *rx_info = NULL;
  395. uint32_t pkt_type;
  396. uint32_t nss;
  397. uint32_t rate_mcs;
  398. uint32_t bw;
  399. /* fill recv mesh stats */
  400. rx_info = qdf_mem_malloc(sizeof(struct mesh_recv_hdr_s));
  401. /* upper layers are resposible to free this memory */
  402. if (rx_info == NULL) {
  403. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  404. "Memory allocation failed for mesh rx stats");
  405. DP_STATS_INC(vdev->pdev, mesh_mem_alloc, 1);
  406. return;
  407. }
  408. rx_info->rs_flags = MESH_RXHDR_VER1;
  409. if (qdf_nbuf_is_rx_chfrag_start(nbuf))
  410. rx_info->rs_flags |= MESH_RX_FIRST_MSDU;
  411. if (qdf_nbuf_is_rx_chfrag_end(nbuf))
  412. rx_info->rs_flags |= MESH_RX_LAST_MSDU;
  413. if (hal_rx_attn_msdu_get_is_decrypted(rx_tlv_hdr)) {
  414. rx_info->rs_flags |= MESH_RX_DECRYPTED;
  415. rx_info->rs_keyix = hal_rx_msdu_get_keyid(rx_tlv_hdr);
  416. if (vdev->osif_get_key)
  417. vdev->osif_get_key(vdev->osif_vdev,
  418. &rx_info->rs_decryptkey[0],
  419. &peer->mac_addr.raw[0],
  420. rx_info->rs_keyix);
  421. }
  422. rx_info->rs_rssi = hal_rx_msdu_start_get_rssi(rx_tlv_hdr);
  423. rx_info->rs_channel = hal_rx_msdu_start_get_freq(rx_tlv_hdr);
  424. pkt_type = hal_rx_msdu_start_get_pkt_type(rx_tlv_hdr);
  425. rate_mcs = hal_rx_msdu_start_rate_mcs_get(rx_tlv_hdr);
  426. bw = hal_rx_msdu_start_bw_get(rx_tlv_hdr);
  427. nss = hal_rx_msdu_start_nss_get(rx_tlv_hdr);
  428. rx_info->rs_ratephy1 = rate_mcs | (nss << 0x8) | (pkt_type << 16) |
  429. (bw << 24);
  430. qdf_nbuf_set_rx_fctx_type(nbuf, (void *)rx_info, CB_FTYPE_MESH_RX_INFO);
  431. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_MED,
  432. FL("Mesh rx stats: flags %x, rssi %x, chn %x, rate %x, kix %x"),
  433. rx_info->rs_flags,
  434. rx_info->rs_rssi,
  435. rx_info->rs_channel,
  436. rx_info->rs_ratephy1,
  437. rx_info->rs_keyix);
  438. }
  439. /**
  440. * dp_rx_filter_mesh_packets() - Filters mesh unwanted packets
  441. *
  442. * @vdev: DP Virtual device handle
  443. * @nbuf: Buffer pointer
  444. * @rx_tlv_hdr: start of rx tlv header
  445. *
  446. * This checks if the received packet is matching any filter out
  447. * catogery and and drop the packet if it matches.
  448. *
  449. * Return: status(0 indicates drop, 1 indicate to no drop)
  450. */
  451. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  452. uint8_t *rx_tlv_hdr)
  453. {
  454. union dp_align_mac_addr mac_addr;
  455. if (qdf_unlikely(vdev->mesh_rx_filter)) {
  456. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_FROMDS)
  457. if (hal_rx_mpdu_get_fr_ds(rx_tlv_hdr))
  458. return QDF_STATUS_SUCCESS;
  459. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TODS)
  460. if (hal_rx_mpdu_get_to_ds(rx_tlv_hdr))
  461. return QDF_STATUS_SUCCESS;
  462. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_NODS)
  463. if (!hal_rx_mpdu_get_fr_ds(rx_tlv_hdr)
  464. && !hal_rx_mpdu_get_to_ds(rx_tlv_hdr))
  465. return QDF_STATUS_SUCCESS;
  466. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_RA) {
  467. if (hal_rx_mpdu_get_addr1(rx_tlv_hdr,
  468. &mac_addr.raw[0]))
  469. return QDF_STATUS_E_FAILURE;
  470. if (!qdf_mem_cmp(&mac_addr.raw[0],
  471. &vdev->mac_addr.raw[0],
  472. DP_MAC_ADDR_LEN))
  473. return QDF_STATUS_SUCCESS;
  474. }
  475. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TA) {
  476. if (hal_rx_mpdu_get_addr2(rx_tlv_hdr,
  477. &mac_addr.raw[0]))
  478. return QDF_STATUS_E_FAILURE;
  479. if (!qdf_mem_cmp(&mac_addr.raw[0],
  480. &vdev->mac_addr.raw[0],
  481. DP_MAC_ADDR_LEN))
  482. return QDF_STATUS_SUCCESS;
  483. }
  484. }
  485. return QDF_STATUS_E_FAILURE;
  486. }
  487. #else
  488. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  489. uint8_t *rx_tlv_hdr, struct dp_peer *peer)
  490. {
  491. }
  492. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  493. uint8_t *rx_tlv_hdr)
  494. {
  495. return QDF_STATUS_E_FAILURE;
  496. }
  497. #endif
  498. #ifdef CONFIG_WIN
  499. /**
  500. * dp_rx_nac_filter(): Function to perform filtering of non-associated
  501. * clients
  502. * @pdev: DP pdev handle
  503. * @rx_pkt_hdr: Rx packet Header
  504. *
  505. * return: dp_vdev*
  506. */
  507. static
  508. struct dp_vdev *dp_rx_nac_filter(struct dp_pdev *pdev,
  509. uint8_t *rx_pkt_hdr)
  510. {
  511. struct ieee80211_frame *wh;
  512. struct dp_neighbour_peer *peer = NULL;
  513. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  514. if ((wh->i_fc[1] & IEEE80211_FC1_DIR_MASK) != IEEE80211_FC1_DIR_TODS)
  515. return NULL;
  516. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  517. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  518. neighbour_peer_list_elem) {
  519. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  520. wh->i_addr2, DP_MAC_ADDR_LEN) == 0) {
  521. QDF_TRACE(
  522. QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  523. FL("NAC configuration matched for mac-%2x:%2x:%2x:%2x:%2x:%2x"),
  524. peer->neighbour_peers_macaddr.raw[0],
  525. peer->neighbour_peers_macaddr.raw[1],
  526. peer->neighbour_peers_macaddr.raw[2],
  527. peer->neighbour_peers_macaddr.raw[3],
  528. peer->neighbour_peers_macaddr.raw[4],
  529. peer->neighbour_peers_macaddr.raw[5]);
  530. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  531. return pdev->monitor_vdev;
  532. }
  533. }
  534. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  535. return NULL;
  536. }
  537. /**
  538. * dp_rx_process_nac_rssi_frames(): Store RSSI for configured NAC
  539. * @pdev: DP pdev handle
  540. * @rx_tlv_hdr: tlv hdr buf
  541. *
  542. * return: None
  543. */
  544. #ifdef ATH_SUPPORT_NAC_RSSI
  545. static void dp_rx_process_nac_rssi_frames(struct dp_pdev *pdev, uint8_t *rx_tlv_hdr)
  546. {
  547. struct dp_vdev *vdev = NULL;
  548. struct dp_soc *soc = pdev->soc;
  549. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(rx_tlv_hdr);
  550. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  551. if (pdev->nac_rssi_filtering) {
  552. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  553. if (vdev->cdp_nac_rssi_enabled &&
  554. (qdf_mem_cmp(vdev->cdp_nac_rssi.client_mac,
  555. wh->i_addr1, DP_MAC_ADDR_LEN) == 0)) {
  556. QDF_TRACE(QDF_MODULE_ID_DP,
  557. QDF_TRACE_LEVEL_DEBUG, "RSSI updated");
  558. vdev->cdp_nac_rssi.vdev_id = vdev->vdev_id;
  559. vdev->cdp_nac_rssi.client_rssi =
  560. hal_rx_msdu_start_get_rssi(rx_tlv_hdr);
  561. dp_wdi_event_handler(WDI_EVENT_NAC_RSSI, soc,
  562. (void *)&vdev->cdp_nac_rssi,
  563. HTT_INVALID_PEER, WDI_NO_VAL,
  564. pdev->pdev_id);
  565. }
  566. }
  567. }
  568. }
  569. #else
  570. static void dp_rx_process_nac_rssi_frames(struct dp_pdev *pdev, uint8_t *rx_tlv_hdr)
  571. {
  572. }
  573. #endif
  574. /**
  575. * dp_rx_process_invalid_peer(): Function to pass invalid peer list to umac
  576. * @soc: DP SOC handle
  577. * @mpdu: mpdu for which peer is invalid
  578. *
  579. * return: integer type
  580. */
  581. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu)
  582. {
  583. struct dp_invalid_peer_msg msg;
  584. struct dp_vdev *vdev = NULL;
  585. struct dp_pdev *pdev = NULL;
  586. struct ieee80211_frame *wh;
  587. uint8_t i;
  588. qdf_nbuf_t curr_nbuf, next_nbuf;
  589. uint8_t *rx_tlv_hdr = qdf_nbuf_data(mpdu);
  590. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(rx_tlv_hdr);
  591. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  592. if (!DP_FRAME_IS_DATA(wh)) {
  593. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  594. "NAWDS valid only for data frames");
  595. goto free;
  596. }
  597. if (qdf_nbuf_len(mpdu) < sizeof(struct ieee80211_frame)) {
  598. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  599. "Invalid nbuf length");
  600. goto free;
  601. }
  602. for (i = 0; i < MAX_PDEV_CNT; i++) {
  603. pdev = soc->pdev_list[i];
  604. if (!pdev) {
  605. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  606. "PDEV not found");
  607. continue;
  608. }
  609. if (pdev->filter_neighbour_peers) {
  610. /* Next Hop scenario not yet handle */
  611. vdev = dp_rx_nac_filter(pdev, rx_pkt_hdr);
  612. if (vdev) {
  613. dp_rx_mon_deliver(soc, i,
  614. pdev->invalid_peer_head_msdu,
  615. pdev->invalid_peer_tail_msdu);
  616. pdev->invalid_peer_head_msdu = NULL;
  617. pdev->invalid_peer_tail_msdu = NULL;
  618. return 0;
  619. }
  620. }
  621. dp_rx_process_nac_rssi_frames(pdev, rx_tlv_hdr);
  622. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  623. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  624. DP_MAC_ADDR_LEN) == 0) {
  625. goto out;
  626. }
  627. }
  628. }
  629. if (!vdev) {
  630. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  631. "VDEV not found");
  632. goto free;
  633. }
  634. out:
  635. msg.wh = wh;
  636. qdf_nbuf_pull_head(mpdu, RX_PKT_TLVS_LEN);
  637. msg.nbuf = mpdu;
  638. msg.vdev_id = vdev->vdev_id;
  639. if (pdev->soc->cdp_soc.ol_ops->rx_invalid_peer)
  640. pdev->soc->cdp_soc.ol_ops->rx_invalid_peer(pdev->osif_pdev, &msg);
  641. free:
  642. /* Drop and free packet */
  643. curr_nbuf = mpdu;
  644. while (curr_nbuf) {
  645. next_nbuf = qdf_nbuf_next(curr_nbuf);
  646. qdf_nbuf_free(curr_nbuf);
  647. curr_nbuf = next_nbuf;
  648. }
  649. return 0;
  650. }
  651. /**
  652. * dp_rx_process_invalid_peer_wrapper(): Function to wrap invalid peer handler
  653. * @soc: DP SOC handle
  654. * @mpdu: mpdu for which peer is invalid
  655. * @mpdu_done: if an mpdu is completed
  656. *
  657. * return: integer type
  658. */
  659. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  660. qdf_nbuf_t mpdu, bool mpdu_done)
  661. {
  662. /* Only trigger the process when mpdu is completed */
  663. if (mpdu_done)
  664. dp_rx_process_invalid_peer(soc, mpdu);
  665. }
  666. #else
  667. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu)
  668. {
  669. qdf_nbuf_t curr_nbuf, next_nbuf;
  670. struct dp_pdev *pdev;
  671. uint8_t i;
  672. curr_nbuf = mpdu;
  673. while (curr_nbuf) {
  674. next_nbuf = qdf_nbuf_next(curr_nbuf);
  675. /* Drop and free packet */
  676. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  677. qdf_nbuf_len(curr_nbuf));
  678. qdf_nbuf_free(curr_nbuf);
  679. curr_nbuf = next_nbuf;
  680. }
  681. /* reset the head and tail pointers */
  682. for (i = 0; i < MAX_PDEV_CNT; i++) {
  683. pdev = soc->pdev_list[i];
  684. if (!pdev) {
  685. QDF_TRACE(QDF_MODULE_ID_DP,
  686. QDF_TRACE_LEVEL_ERROR,
  687. "PDEV not found");
  688. continue;
  689. }
  690. pdev->invalid_peer_head_msdu = NULL;
  691. pdev->invalid_peer_tail_msdu = NULL;
  692. }
  693. return 0;
  694. }
  695. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  696. qdf_nbuf_t mpdu, bool mpdu_done)
  697. {
  698. /* To avoid compiler warning */
  699. mpdu_done = mpdu_done;
  700. /* Process the nbuf */
  701. dp_rx_process_invalid_peer(soc, mpdu);
  702. }
  703. #endif
  704. #if defined(FEATURE_LRO)
  705. static void dp_rx_print_lro_info(uint8_t *rx_tlv)
  706. {
  707. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  708. FL("----------------------RX DESC LRO----------------------\n"));
  709. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  710. FL("lro_eligible 0x%x"), HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_tlv));
  711. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  712. FL("pure_ack 0x%x"), HAL_RX_TLV_GET_TCP_PURE_ACK(rx_tlv));
  713. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  714. FL("chksum 0x%x"), HAL_RX_TLV_GET_TCP_CHKSUM(rx_tlv));
  715. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  716. FL("TCP seq num 0x%x"), HAL_RX_TLV_GET_TCP_SEQ(rx_tlv));
  717. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  718. FL("TCP ack num 0x%x"), HAL_RX_TLV_GET_TCP_ACK(rx_tlv));
  719. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  720. FL("TCP window 0x%x"), HAL_RX_TLV_GET_TCP_WIN(rx_tlv));
  721. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  722. FL("TCP protocol 0x%x"), HAL_RX_TLV_GET_TCP_PROTO(rx_tlv));
  723. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  724. FL("TCP offset 0x%x"), HAL_RX_TLV_GET_TCP_OFFSET(rx_tlv));
  725. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  726. FL("toeplitz 0x%x"), HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_tlv));
  727. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  728. FL("---------------------------------------------------------\n"));
  729. }
  730. /**
  731. * dp_rx_lro() - LRO related processing
  732. * @rx_tlv: TLV data extracted from the rx packet
  733. * @peer: destination peer of the msdu
  734. * @msdu: network buffer
  735. * @ctx: LRO context
  736. *
  737. * This function performs the LRO related processing of the msdu
  738. *
  739. * Return: true: LRO enabled false: LRO is not enabled
  740. */
  741. static void dp_rx_lro(uint8_t *rx_tlv, struct dp_peer *peer,
  742. qdf_nbuf_t msdu, qdf_lro_ctx_t ctx)
  743. {
  744. if (!peer || !peer->vdev || !peer->vdev->lro_enable) {
  745. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  746. FL("no peer, no vdev or LRO disabled"));
  747. QDF_NBUF_CB_RX_LRO_ELIGIBLE(msdu) = 0;
  748. return;
  749. }
  750. qdf_assert(rx_tlv);
  751. dp_rx_print_lro_info(rx_tlv);
  752. QDF_NBUF_CB_RX_LRO_ELIGIBLE(msdu) =
  753. HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_tlv);
  754. QDF_NBUF_CB_RX_TCP_PURE_ACK(msdu) =
  755. HAL_RX_TLV_GET_TCP_PURE_ACK(rx_tlv);
  756. QDF_NBUF_CB_RX_TCP_CHKSUM(msdu) =
  757. HAL_RX_TLV_GET_TCP_CHKSUM(rx_tlv);
  758. QDF_NBUF_CB_RX_TCP_SEQ_NUM(msdu) =
  759. HAL_RX_TLV_GET_TCP_SEQ(rx_tlv);
  760. QDF_NBUF_CB_RX_TCP_ACK_NUM(msdu) =
  761. HAL_RX_TLV_GET_TCP_ACK(rx_tlv);
  762. QDF_NBUF_CB_RX_TCP_WIN(msdu) =
  763. HAL_RX_TLV_GET_TCP_WIN(rx_tlv);
  764. QDF_NBUF_CB_RX_TCP_PROTO(msdu) =
  765. HAL_RX_TLV_GET_TCP_PROTO(rx_tlv);
  766. QDF_NBUF_CB_RX_IPV6_PROTO(msdu) =
  767. HAL_RX_TLV_GET_IPV6(rx_tlv);
  768. QDF_NBUF_CB_RX_TCP_OFFSET(msdu) =
  769. HAL_RX_TLV_GET_TCP_OFFSET(rx_tlv);
  770. QDF_NBUF_CB_RX_FLOW_ID(msdu) =
  771. HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_tlv);
  772. QDF_NBUF_CB_RX_LRO_CTX(msdu) = (unsigned char *)ctx;
  773. }
  774. #else
  775. static void dp_rx_lro(uint8_t *rx_tlv, struct dp_peer *peer,
  776. qdf_nbuf_t msdu, qdf_lro_ctx_t ctx)
  777. {
  778. }
  779. #endif
  780. static inline void dp_rx_adjust_nbuf_len(qdf_nbuf_t nbuf, uint16_t *mpdu_len)
  781. {
  782. if (*mpdu_len >= (RX_BUFFER_SIZE - RX_PKT_TLVS_LEN))
  783. qdf_nbuf_set_pktlen(nbuf, RX_BUFFER_SIZE);
  784. else
  785. qdf_nbuf_set_pktlen(nbuf, (*mpdu_len + RX_PKT_TLVS_LEN));
  786. *mpdu_len -= (RX_BUFFER_SIZE - RX_PKT_TLVS_LEN);
  787. }
  788. /**
  789. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  790. * multiple nbufs.
  791. * @nbuf: nbuf which can may be part of frag_list.
  792. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  793. * @mpdu_len: mpdu length.
  794. * @is_first_frag: is this the first nbuf in the fragmented MSDU.
  795. * @frag_list_len: length of all the fragments combined.
  796. * @head_frag_nbuf: parent nbuf
  797. * @frag_list_head: pointer to the first nbuf in the frag_list.
  798. * @frag_list_tail: pointer to the last nbuf in the frag_list.
  799. *
  800. * This function implements the creation of RX frag_list for cases
  801. * where an MSDU is spread across multiple nbufs.
  802. *
  803. */
  804. void dp_rx_sg_create(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  805. uint16_t *mpdu_len, bool *is_first_frag,
  806. uint16_t *frag_list_len, qdf_nbuf_t *head_frag_nbuf,
  807. qdf_nbuf_t *frag_list_head, qdf_nbuf_t *frag_list_tail)
  808. {
  809. if (qdf_unlikely(qdf_nbuf_is_rx_chfrag_cont(nbuf))) {
  810. if (!(*is_first_frag)) {
  811. *is_first_frag = 1;
  812. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  813. *mpdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  814. dp_rx_adjust_nbuf_len(nbuf, mpdu_len);
  815. *head_frag_nbuf = nbuf;
  816. } else {
  817. dp_rx_adjust_nbuf_len(nbuf, mpdu_len);
  818. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  819. *frag_list_len += qdf_nbuf_len(nbuf);
  820. DP_RX_LIST_APPEND(*frag_list_head,
  821. *frag_list_tail,
  822. nbuf);
  823. }
  824. } else {
  825. if (qdf_unlikely(*is_first_frag)) {
  826. qdf_nbuf_set_rx_chfrag_start(nbuf, 0);
  827. dp_rx_adjust_nbuf_len(nbuf, mpdu_len);
  828. qdf_nbuf_pull_head(nbuf,
  829. RX_PKT_TLVS_LEN);
  830. *frag_list_len += qdf_nbuf_len(nbuf);
  831. DP_RX_LIST_APPEND(*frag_list_head,
  832. *frag_list_tail,
  833. nbuf);
  834. qdf_nbuf_append_ext_list(*head_frag_nbuf,
  835. *frag_list_head,
  836. *frag_list_len);
  837. *is_first_frag = 0;
  838. return;
  839. }
  840. *head_frag_nbuf = nbuf;
  841. }
  842. }
  843. static inline void dp_rx_deliver_to_stack(struct dp_vdev *vdev,
  844. struct dp_peer *peer,
  845. qdf_nbuf_t nbuf_list)
  846. {
  847. /*
  848. * highly unlikely to have a vdev without a registerd rx
  849. * callback function. if so let us free the nbuf_list.
  850. */
  851. if (qdf_unlikely(!vdev->osif_rx)) {
  852. qdf_nbuf_t nbuf;
  853. do {
  854. nbuf = nbuf_list;
  855. nbuf_list = nbuf_list->next;
  856. qdf_nbuf_free(nbuf);
  857. } while (nbuf_list);
  858. return;
  859. }
  860. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw) ||
  861. (vdev->rx_decap_type == htt_cmn_pkt_type_native_wifi))
  862. dp_rx_deliver_raw(vdev, nbuf_list, peer);
  863. else
  864. vdev->osif_rx(vdev->osif_vdev, nbuf_list);
  865. }
  866. #ifdef WDS_VENDOR_EXTENSION
  867. int dp_wds_rx_policy_check(
  868. uint8_t *rx_tlv_hdr,
  869. struct dp_vdev *vdev,
  870. struct dp_peer *peer,
  871. int rx_mcast
  872. )
  873. {
  874. struct dp_peer *bss_peer;
  875. int fr_ds, to_ds, rx_3addr, rx_4addr;
  876. int rx_policy_ucast, rx_policy_mcast;
  877. if (vdev->opmode == wlan_op_mode_ap) {
  878. TAILQ_FOREACH(bss_peer, &vdev->peer_list, peer_list_elem) {
  879. if (bss_peer->bss_peer) {
  880. /* if wds policy check is not enabled on this vdev, accept all frames */
  881. if (!bss_peer->wds_ecm.wds_rx_filter) {
  882. return 1;
  883. }
  884. break;
  885. }
  886. }
  887. rx_policy_ucast = bss_peer->wds_ecm.wds_rx_ucast_4addr;
  888. rx_policy_mcast = bss_peer->wds_ecm.wds_rx_mcast_4addr;
  889. } else { /* sta mode */
  890. if (!peer->wds_ecm.wds_rx_filter) {
  891. return 1;
  892. }
  893. rx_policy_ucast = peer->wds_ecm.wds_rx_ucast_4addr;
  894. rx_policy_mcast = peer->wds_ecm.wds_rx_mcast_4addr;
  895. }
  896. /* ------------------------------------------------
  897. * self
  898. * peer- rx rx-
  899. * wds ucast mcast dir policy accept note
  900. * ------------------------------------------------
  901. * 1 1 0 11 x1 1 AP configured to accept ds-to-ds Rx ucast from wds peers, constraint met; so, accept
  902. * 1 1 0 01 x1 0 AP configured to accept ds-to-ds Rx ucast from wds peers, constraint not met; so, drop
  903. * 1 1 0 10 x1 0 AP configured to accept ds-to-ds Rx ucast from wds peers, constraint not met; so, drop
  904. * 1 1 0 00 x1 0 bad frame, won't see it
  905. * 1 0 1 11 1x 1 AP configured to accept ds-to-ds Rx mcast from wds peers, constraint met; so, accept
  906. * 1 0 1 01 1x 0 AP configured to accept ds-to-ds Rx mcast from wds peers, constraint not met; so, drop
  907. * 1 0 1 10 1x 0 AP configured to accept ds-to-ds Rx mcast from wds peers, constraint not met; so, drop
  908. * 1 0 1 00 1x 0 bad frame, won't see it
  909. * 1 1 0 11 x0 0 AP configured to accept from-ds Rx ucast from wds peers, constraint not met; so, drop
  910. * 1 1 0 01 x0 0 AP configured to accept from-ds Rx ucast from wds peers, constraint not met; so, drop
  911. * 1 1 0 10 x0 1 AP configured to accept from-ds Rx ucast from wds peers, constraint met; so, accept
  912. * 1 1 0 00 x0 0 bad frame, won't see it
  913. * 1 0 1 11 0x 0 AP configured to accept from-ds Rx mcast from wds peers, constraint not met; so, drop
  914. * 1 0 1 01 0x 0 AP configured to accept from-ds Rx mcast from wds peers, constraint not met; so, drop
  915. * 1 0 1 10 0x 1 AP configured to accept from-ds Rx mcast from wds peers, constraint met; so, accept
  916. * 1 0 1 00 0x 0 bad frame, won't see it
  917. *
  918. * 0 x x 11 xx 0 we only accept td-ds Rx frames from non-wds peers in mode.
  919. * 0 x x 01 xx 1
  920. * 0 x x 10 xx 0
  921. * 0 x x 00 xx 0 bad frame, won't see it
  922. * ------------------------------------------------
  923. */
  924. fr_ds = hal_rx_mpdu_get_fr_ds(rx_tlv_hdr);
  925. to_ds = hal_rx_mpdu_get_to_ds(rx_tlv_hdr);
  926. rx_3addr = fr_ds ^ to_ds;
  927. rx_4addr = fr_ds & to_ds;
  928. if (vdev->opmode == wlan_op_mode_ap) {
  929. if ((!peer->wds_enabled && rx_3addr && to_ds) ||
  930. (peer->wds_enabled && !rx_mcast && (rx_4addr == rx_policy_ucast)) ||
  931. (peer->wds_enabled && rx_mcast && (rx_4addr == rx_policy_mcast))) {
  932. return 1;
  933. }
  934. } else { /* sta mode */
  935. if ((!rx_mcast && (rx_4addr == rx_policy_ucast)) ||
  936. (rx_mcast && (rx_4addr == rx_policy_mcast))) {
  937. return 1;
  938. }
  939. }
  940. return 0;
  941. }
  942. #else
  943. int dp_wds_rx_policy_check(
  944. uint8_t *rx_tlv_hdr,
  945. struct dp_vdev *vdev,
  946. struct dp_peer *peer,
  947. int rx_mcast
  948. )
  949. {
  950. return 1;
  951. }
  952. #endif
  953. /**
  954. * dp_rx_process() - Brain of the Rx processing functionality
  955. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  956. * @soc: core txrx main context
  957. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  958. * @quota: No. of units (packets) that can be serviced in one shot.
  959. *
  960. * This function implements the core of Rx functionality. This is
  961. * expected to handle only non-error frames.
  962. *
  963. * Return: uint32_t: No. of elements processed
  964. */
  965. uint32_t
  966. dp_rx_process(struct dp_intr *int_ctx, void *hal_ring, uint32_t quota)
  967. {
  968. void *hal_soc;
  969. void *ring_desc;
  970. struct dp_rx_desc *rx_desc = NULL;
  971. qdf_nbuf_t nbuf, next;
  972. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  973. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  974. uint32_t rx_bufs_used = 0, rx_buf_cookie, l2_hdr_offset;
  975. uint16_t msdu_len;
  976. uint16_t peer_id;
  977. struct dp_peer *peer = NULL;
  978. struct dp_vdev *vdev = NULL;
  979. uint32_t pkt_len;
  980. struct hal_rx_mpdu_desc_info mpdu_desc_info = { 0 };
  981. struct hal_rx_msdu_desc_info msdu_desc_info = { 0 };
  982. enum hal_reo_error_status error;
  983. uint32_t peer_mdata;
  984. uint8_t *rx_tlv_hdr;
  985. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  986. uint32_t sgi, mcs, tid, nss, bw, reception_type, pkt_type;
  987. uint8_t mac_id = 0;
  988. uint32_t ampdu_flag, amsdu_flag;
  989. struct dp_pdev *pdev;
  990. struct dp_srng *dp_rxdma_srng;
  991. struct rx_desc_pool *rx_desc_pool;
  992. struct ether_header *eh;
  993. struct dp_soc *soc = int_ctx->soc;
  994. uint8_t ring_id = 0;
  995. uint8_t core_id = 0;
  996. bool is_first_frag = 0;
  997. bool isBroadcast = 0;
  998. uint16_t mpdu_len = 0;
  999. qdf_nbuf_t head_frag_nbuf = NULL;
  1000. qdf_nbuf_t frag_list_head = NULL;
  1001. qdf_nbuf_t frag_list_tail = NULL;
  1002. uint16_t frag_list_len = 0;
  1003. qdf_nbuf_t nbuf_head = NULL;
  1004. qdf_nbuf_t nbuf_tail = NULL;
  1005. qdf_nbuf_t deliver_list_head = NULL;
  1006. qdf_nbuf_t deliver_list_tail = NULL;
  1007. DP_HIST_INIT();
  1008. /* Debug -- Remove later */
  1009. qdf_assert(soc && hal_ring);
  1010. hal_soc = soc->hal_soc;
  1011. /* Debug -- Remove later */
  1012. qdf_assert(hal_soc);
  1013. hif_pm_runtime_mark_last_busy(soc->osdev->dev);
  1014. sgi = mcs = tid = nss = bw = reception_type = pkt_type = 0;
  1015. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  1016. /*
  1017. * Need API to convert from hal_ring pointer to
  1018. * Ring Type / Ring Id combo
  1019. */
  1020. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1021. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1022. FL("HAL RING Access Failed -- %pK"), hal_ring);
  1023. hal_srng_access_end(hal_soc, hal_ring);
  1024. goto done;
  1025. }
  1026. /*
  1027. * start reaping the buffers from reo ring and queue
  1028. * them in per vdev queue.
  1029. * Process the received pkts in a different per vdev loop.
  1030. */
  1031. while (qdf_likely(quota && (ring_desc =
  1032. hal_srng_dst_get_next(hal_soc, hal_ring)))) {
  1033. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  1034. ring_id = hal_srng_ring_id_get(hal_ring);
  1035. if (qdf_unlikely(error == HAL_REO_ERROR_DETECTED)) {
  1036. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1037. FL("HAL RING 0x%pK:error %d"), hal_ring, error);
  1038. DP_STATS_INC(soc, rx.err.hal_reo_error[ring_id], 1);
  1039. /* Don't know how to deal with this -- assert */
  1040. qdf_assert(0);
  1041. }
  1042. rx_buf_cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  1043. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  1044. qdf_assert(rx_desc);
  1045. rx_bufs_reaped[rx_desc->pool_id]++;
  1046. /* TODO */
  1047. /*
  1048. * Need a separate API for unmapping based on
  1049. * phyiscal address
  1050. */
  1051. qdf_nbuf_unmap_single(soc->osdev, rx_desc->nbuf,
  1052. QDF_DMA_BIDIRECTIONAL);
  1053. core_id = smp_processor_id();
  1054. DP_STATS_INC(soc, rx.ring_packets[core_id][ring_id], 1);
  1055. /* Get MPDU DESC info */
  1056. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  1057. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  1058. mpdu_desc_info.peer_meta_data);
  1059. hal_rx_mpdu_peer_meta_data_set(qdf_nbuf_data(rx_desc->nbuf),
  1060. mpdu_desc_info.peer_meta_data);
  1061. peer = dp_peer_find_by_id(soc, peer_id);
  1062. vdev = dp_get_vdev_from_peer(soc, peer_id, peer,
  1063. mpdu_desc_info);
  1064. if (!vdev) {
  1065. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1066. FL("vdev is NULL"));
  1067. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1068. qdf_nbuf_free(rx_desc->nbuf);
  1069. goto fail;
  1070. }
  1071. /* Get MSDU DESC info */
  1072. hal_rx_msdu_desc_info_get(ring_desc, &msdu_desc_info);
  1073. /*
  1074. * save msdu flags first, last and continuation msdu in
  1075. * nbuf->cb
  1076. */
  1077. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_FIRST_MSDU_IN_MPDU)
  1078. qdf_nbuf_set_rx_chfrag_start(rx_desc->nbuf, 1);
  1079. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_MSDU_CONTINUATION)
  1080. qdf_nbuf_set_rx_chfrag_cont(rx_desc->nbuf, 1);
  1081. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_LAST_MSDU_IN_MPDU)
  1082. qdf_nbuf_set_rx_chfrag_end(rx_desc->nbuf, 1);
  1083. DP_STATS_INC_PKT(peer, rx.rcvd_reo[ring_id], 1,
  1084. qdf_nbuf_len(rx_desc->nbuf));
  1085. if (soc->process_rx_status) {
  1086. ampdu_flag = (mpdu_desc_info.mpdu_flags &
  1087. HAL_MPDU_F_AMPDU_FLAG);
  1088. DP_STATS_INCC(peer, rx.ampdu_cnt, 1, ampdu_flag);
  1089. DP_STATS_INCC(peer, rx.non_ampdu_cnt, 1, !(ampdu_flag));
  1090. }
  1091. amsdu_flag = ((msdu_desc_info.msdu_flags &
  1092. HAL_MSDU_F_FIRST_MSDU_IN_MPDU) &&
  1093. (msdu_desc_info.msdu_flags &
  1094. HAL_MSDU_F_LAST_MSDU_IN_MPDU));
  1095. DP_STATS_INCC(peer, rx.non_amsdu_cnt, 1,
  1096. amsdu_flag);
  1097. DP_STATS_INCC(peer, rx.amsdu_cnt, 1,
  1098. !(amsdu_flag));
  1099. DP_HIST_PACKET_COUNT_INC(vdev->pdev->pdev_id);
  1100. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, rx_desc->nbuf);
  1101. fail:
  1102. /*
  1103. * if continuation bit is set then we have MSDU spread
  1104. * across multiple buffers, let us not decrement quota
  1105. * till we reap all buffers of that MSDU.
  1106. */
  1107. if (qdf_likely(!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)))
  1108. quota -= 1;
  1109. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  1110. &tail[rx_desc->pool_id],
  1111. rx_desc);
  1112. }
  1113. done:
  1114. hal_srng_access_end(hal_soc, hal_ring);
  1115. /* Update histogram statistics by looping through pdev's */
  1116. DP_RX_HIST_STATS_PER_PDEV();
  1117. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1118. /*
  1119. * continue with next mac_id if no pkts were reaped
  1120. * from that pool
  1121. */
  1122. if (!rx_bufs_reaped[mac_id])
  1123. continue;
  1124. pdev = soc->pdev_list[mac_id];
  1125. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  1126. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1127. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  1128. rx_desc_pool, rx_bufs_reaped[mac_id],
  1129. &head[mac_id], &tail[mac_id],
  1130. HAL_RX_BUF_RBM_SW3_BM);
  1131. }
  1132. /* Peer can be NULL is case of LFR */
  1133. if (qdf_likely(peer != NULL))
  1134. vdev = NULL;
  1135. nbuf = nbuf_head;
  1136. while (nbuf) {
  1137. next = nbuf->next;
  1138. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  1139. peer_mdata = hal_rx_mpdu_peer_meta_data_get(rx_tlv_hdr);
  1140. peer_id = DP_PEER_METADATA_PEER_ID_GET(peer_mdata);
  1141. peer = dp_peer_find_by_id(soc, peer_id);
  1142. if (deliver_list_head && peer && (vdev != peer->vdev)) {
  1143. dp_rx_deliver_to_stack(vdev, peer, deliver_list_head);
  1144. deliver_list_head = NULL;
  1145. deliver_list_tail = NULL;
  1146. }
  1147. if (qdf_likely(peer != NULL)) {
  1148. vdev = peer->vdev;
  1149. } else {
  1150. qdf_nbuf_free(nbuf);
  1151. nbuf = next;
  1152. continue;
  1153. }
  1154. if (qdf_unlikely(vdev == NULL)) {
  1155. qdf_nbuf_free(nbuf);
  1156. nbuf = next;
  1157. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1158. continue;
  1159. }
  1160. /*
  1161. * Check if DMA completed -- msdu_done is the last bit
  1162. * to be written
  1163. */
  1164. if (!hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  1165. QDF_TRACE(QDF_MODULE_ID_DP,
  1166. QDF_TRACE_LEVEL_ERROR,
  1167. FL("MSDU DONE failure"));
  1168. DP_STATS_INC(vdev->pdev, dropped.msdu_not_done,
  1169. 1);
  1170. hal_rx_dump_pkt_tlvs(rx_tlv_hdr, QDF_TRACE_LEVEL_INFO);
  1171. qdf_assert(0);
  1172. }
  1173. /*
  1174. * The below condition happens when an MSDU is spread
  1175. * across multiple buffers. This can happen in two cases
  1176. * 1. The nbuf size is smaller then the received msdu.
  1177. * ex: we have set the nbuf size to 2048 during
  1178. * nbuf_alloc. but we received an msdu which is
  1179. * 2304 bytes in size then this msdu is spread
  1180. * across 2 nbufs.
  1181. *
  1182. * 2. AMSDUs when RAW mode is enabled.
  1183. * ex: 1st MSDU is in 1st nbuf and 2nd MSDU is spread
  1184. * across 1st nbuf and 2nd nbuf and last MSDU is
  1185. * spread across 2nd nbuf and 3rd nbuf.
  1186. *
  1187. * for these scenarios let us create a skb frag_list and
  1188. * append these buffers till the last MSDU of the AMSDU
  1189. */
  1190. if (qdf_unlikely(vdev->rx_decap_type ==
  1191. htt_cmn_pkt_type_raw)) {
  1192. dp_rx_sg_create(nbuf, rx_tlv_hdr, &mpdu_len,
  1193. &is_first_frag, &frag_list_len,
  1194. &head_frag_nbuf,
  1195. &frag_list_head,
  1196. &frag_list_tail);
  1197. if (is_first_frag) {
  1198. nbuf = next;
  1199. continue;
  1200. } else {
  1201. frag_list_head = NULL;
  1202. frag_list_tail = NULL;
  1203. nbuf = head_frag_nbuf;
  1204. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  1205. }
  1206. }
  1207. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, peer,
  1208. hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  1209. QDF_TRACE(QDF_MODULE_ID_DP,
  1210. QDF_TRACE_LEVEL_ERROR,
  1211. FL("Policy Check Drop pkt"));
  1212. /* Drop & free packet */
  1213. qdf_nbuf_free(nbuf);
  1214. /* Statistics */
  1215. nbuf = next;
  1216. continue;
  1217. }
  1218. if (qdf_unlikely(peer && peer->bss_peer)) {
  1219. QDF_TRACE(QDF_MODULE_ID_DP,
  1220. QDF_TRACE_LEVEL_ERROR,
  1221. FL("received pkt with same src MAC"));
  1222. DP_STATS_INC(vdev->pdev, dropped.mec, 1);
  1223. /* Drop & free packet */
  1224. qdf_nbuf_free(nbuf);
  1225. /* Statistics */
  1226. nbuf = next;
  1227. continue;
  1228. }
  1229. pdev = vdev->pdev;
  1230. if (qdf_unlikely(peer && (peer->nawds_enabled == true) &&
  1231. (hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr)) &&
  1232. (hal_rx_get_mpdu_mac_ad4_valid(rx_tlv_hdr) == false))) {
  1233. DP_STATS_INC_PKT(peer, rx.nawds_mcast_drop, 1,
  1234. qdf_nbuf_len(nbuf));
  1235. qdf_nbuf_free(nbuf);
  1236. nbuf = next;
  1237. continue;
  1238. }
  1239. if (qdf_likely(
  1240. !hal_rx_attn_tcp_udp_cksum_fail_get(rx_tlv_hdr)
  1241. &&
  1242. !hal_rx_attn_ip_cksum_fail_get(rx_tlv_hdr))) {
  1243. qdf_nbuf_rx_cksum_t cksum = {0};
  1244. cksum.l4_result =
  1245. QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  1246. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  1247. }
  1248. if (soc->process_rx_status) {
  1249. sgi = hal_rx_msdu_start_sgi_get(rx_tlv_hdr);
  1250. mcs = hal_rx_msdu_start_rate_mcs_get(rx_tlv_hdr);
  1251. tid = hal_rx_mpdu_start_tid_get(rx_tlv_hdr);
  1252. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1253. "%s: %d, SGI: %d, tid: %d",
  1254. __func__, __LINE__, sgi, tid);
  1255. bw = hal_rx_msdu_start_bw_get(rx_tlv_hdr);
  1256. reception_type = hal_rx_msdu_start_reception_type_get(
  1257. rx_tlv_hdr);
  1258. nss = hal_rx_msdu_start_nss_get(rx_tlv_hdr);
  1259. pkt_type = hal_rx_msdu_start_get_pkt_type(rx_tlv_hdr);
  1260. DP_STATS_INC(peer, rx.nss[nss], 1);
  1261. DP_STATS_INCC(peer, rx.err.mic_err, 1,
  1262. hal_rx_mpdu_end_mic_err_get(
  1263. rx_tlv_hdr));
  1264. DP_STATS_INCC(peer, rx.err.decrypt_err, 1,
  1265. hal_rx_mpdu_end_decrypt_err_get(
  1266. rx_tlv_hdr));
  1267. DP_STATS_INC(peer, rx.reception_type[reception_type],
  1268. 1);
  1269. DP_STATS_INC(peer, rx.bw[bw], 1);
  1270. DP_STATS_INC(peer, rx.sgi_count[sgi], 1);
  1271. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1272. mcs_count[MAX_MCS - 1], 1,
  1273. ((mcs >= MAX_MCS_11A) &&
  1274. (pkt_type == DOT11_A)));
  1275. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1276. mcs_count[mcs], 1,
  1277. ((mcs < MAX_MCS_11A) &&
  1278. (pkt_type == DOT11_A)));
  1279. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1280. mcs_count[MAX_MCS - 1], 1,
  1281. ((mcs >= MAX_MCS_11B) &&
  1282. (pkt_type == DOT11_B)));
  1283. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1284. mcs_count[mcs], 1,
  1285. ((mcs < MAX_MCS_11B) &&
  1286. (pkt_type == DOT11_B)));
  1287. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1288. mcs_count[MAX_MCS - 1], 1,
  1289. ((mcs >= MAX_MCS_11A) &&
  1290. (pkt_type == DOT11_N)));
  1291. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1292. mcs_count[mcs], 1,
  1293. ((mcs < MAX_MCS_11A) &&
  1294. (pkt_type == DOT11_N)));
  1295. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1296. mcs_count[MAX_MCS - 1], 1,
  1297. ((mcs >= MAX_MCS_11AC) &&
  1298. (pkt_type == DOT11_AC)));
  1299. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1300. mcs_count[mcs], 1,
  1301. ((mcs < MAX_MCS_11AC) &&
  1302. (pkt_type == DOT11_AC)));
  1303. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1304. mcs_count[MAX_MCS - 1], 1,
  1305. ((mcs >= (MAX_MCS - 1)) &&
  1306. (pkt_type == DOT11_AX)));
  1307. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1308. mcs_count[mcs], 1,
  1309. ((mcs < (MAX_MCS - 1)) &&
  1310. (pkt_type == DOT11_AX)));
  1311. DP_STATS_INC(peer, rx.wme_ac_type[TID_TO_WME_AC(tid)],
  1312. 1);
  1313. }
  1314. /*
  1315. * HW structures call this L3 header padding --
  1316. * even though this is actually the offset from
  1317. * the buffer beginning where the L2 header
  1318. * begins.
  1319. */
  1320. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1321. FL("rxhash: flow id toeplitz: 0x%x\n"),
  1322. hal_rx_msdu_start_toeplitz_get(rx_tlv_hdr));
  1323. l2_hdr_offset =
  1324. hal_rx_msdu_end_l3_hdr_padding_get(rx_tlv_hdr);
  1325. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  1326. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  1327. if (unlikely(qdf_nbuf_get_ext_list(nbuf)))
  1328. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  1329. else {
  1330. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1331. qdf_nbuf_pull_head(nbuf,
  1332. RX_PKT_TLVS_LEN +
  1333. l2_hdr_offset);
  1334. }
  1335. if (qdf_unlikely(vdev->mesh_vdev)) {
  1336. if (dp_rx_filter_mesh_packets(vdev, nbuf,
  1337. rx_tlv_hdr)
  1338. == QDF_STATUS_SUCCESS) {
  1339. QDF_TRACE(QDF_MODULE_ID_DP,
  1340. QDF_TRACE_LEVEL_INFO_MED,
  1341. FL("mesh pkt filtered"));
  1342. DP_STATS_INC(vdev->pdev, dropped.mesh_filter,
  1343. 1);
  1344. qdf_nbuf_free(nbuf);
  1345. nbuf = next;
  1346. continue;
  1347. }
  1348. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, peer);
  1349. }
  1350. #ifdef QCA_WIFI_NAPIER_EMULATION_DBG /* Debug code, remove later */
  1351. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1352. "p_id %d msdu_len %d hdr_off %d",
  1353. peer_id, msdu_len, l2_hdr_offset);
  1354. print_hex_dump(KERN_ERR,
  1355. "\t Pkt Data:", DUMP_PREFIX_NONE, 32, 4,
  1356. qdf_nbuf_data(nbuf), 128, false);
  1357. #endif /* NAPIER_EMULATION */
  1358. if (qdf_likely(vdev->rx_decap_type ==
  1359. htt_cmn_pkt_type_ethernet) &&
  1360. (qdf_likely(!vdev->mesh_vdev))) {
  1361. /* WDS Source Port Learning */
  1362. dp_rx_wds_srcport_learn(soc,
  1363. rx_tlv_hdr,
  1364. peer,
  1365. nbuf);
  1366. /* Intrabss-fwd */
  1367. if (dp_rx_check_ap_bridge(vdev))
  1368. if (dp_rx_intrabss_fwd(soc,
  1369. peer,
  1370. rx_tlv_hdr,
  1371. nbuf)) {
  1372. nbuf = next;
  1373. continue; /* Get next desc */
  1374. }
  1375. }
  1376. rx_bufs_used++;
  1377. dp_rx_lro(rx_tlv_hdr, peer, nbuf, int_ctx->lro_ctx);
  1378. DP_RX_LIST_APPEND(deliver_list_head,
  1379. deliver_list_tail,
  1380. nbuf);
  1381. DP_STATS_INCC_PKT(peer, rx.multicast, 1, qdf_nbuf_len(nbuf),
  1382. hal_rx_msdu_end_da_is_mcbc_get(
  1383. rx_tlv_hdr));
  1384. DP_STATS_INC_PKT(peer, rx.to_stack, 1,
  1385. qdf_nbuf_len(nbuf));
  1386. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr) &&
  1387. (vdev->rx_decap_type ==
  1388. htt_cmn_pkt_type_ethernet))) {
  1389. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1390. isBroadcast = (IEEE80211_IS_BROADCAST
  1391. (eh->ether_dhost)) ? 1 : 0 ;
  1392. if (isBroadcast) {
  1393. DP_STATS_INC_PKT(peer, rx.bcast, 1,
  1394. qdf_nbuf_len(nbuf));
  1395. }
  1396. }
  1397. if ((soc->process_rx_status) && likely(peer) &&
  1398. hal_rx_attn_first_mpdu_get(rx_tlv_hdr)) {
  1399. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  1400. soc->cdp_soc.ol_ops->update_dp_stats(
  1401. vdev->pdev->osif_pdev,
  1402. &peer->stats,
  1403. peer_id,
  1404. UPDATE_PEER_STATS);
  1405. }
  1406. }
  1407. nbuf = next;
  1408. }
  1409. if (deliver_list_head)
  1410. dp_rx_deliver_to_stack(vdev, peer, deliver_list_head);
  1411. return rx_bufs_used; /* Assume no scale factor for now */
  1412. }
  1413. /**
  1414. * dp_rx_detach() - detach dp rx
  1415. * @pdev: core txrx pdev context
  1416. *
  1417. * This function will detach DP RX into main device context
  1418. * will free DP Rx resources.
  1419. *
  1420. * Return: void
  1421. */
  1422. void
  1423. dp_rx_pdev_detach(struct dp_pdev *pdev)
  1424. {
  1425. uint8_t pdev_id = pdev->pdev_id;
  1426. struct dp_soc *soc = pdev->soc;
  1427. struct rx_desc_pool *rx_desc_pool;
  1428. rx_desc_pool = &soc->rx_desc_buf[pdev_id];
  1429. if (rx_desc_pool->pool_size != 0) {
  1430. dp_rx_desc_pool_free(soc, pdev_id, rx_desc_pool);
  1431. qdf_spinlock_destroy(&soc->rx_desc_mutex[pdev_id]);
  1432. }
  1433. return;
  1434. }
  1435. /**
  1436. * dp_rx_attach() - attach DP RX
  1437. * @pdev: core txrx pdev context
  1438. *
  1439. * This function will attach a DP RX instance into the main
  1440. * device (SOC) context. Will allocate dp rx resource and
  1441. * initialize resources.
  1442. *
  1443. * Return: QDF_STATUS_SUCCESS: success
  1444. * QDF_STATUS_E_RESOURCES: Error return
  1445. */
  1446. QDF_STATUS
  1447. dp_rx_pdev_attach(struct dp_pdev *pdev)
  1448. {
  1449. uint8_t pdev_id = pdev->pdev_id;
  1450. struct dp_soc *soc = pdev->soc;
  1451. struct dp_srng rxdma_srng;
  1452. uint32_t rxdma_entries;
  1453. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1454. union dp_rx_desc_list_elem_t *tail = NULL;
  1455. struct dp_srng *dp_rxdma_srng;
  1456. struct rx_desc_pool *rx_desc_pool;
  1457. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  1458. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1459. "nss-wifi<4> skip Rx refil %d", pdev_id);
  1460. return QDF_STATUS_SUCCESS;
  1461. }
  1462. qdf_spinlock_create(&soc->rx_desc_mutex[pdev_id]);
  1463. pdev = soc->pdev_list[pdev_id];
  1464. rxdma_srng = pdev->rx_refill_buf_ring;
  1465. soc->process_rx_status = CONFIG_PROCESS_RX_STATUS;
  1466. rxdma_entries = rxdma_srng.alloc_size/hal_srng_get_entrysize(
  1467. soc->hal_soc, RXDMA_BUF);
  1468. rx_desc_pool = &soc->rx_desc_buf[pdev_id];
  1469. dp_rx_desc_pool_alloc(soc, pdev_id, rxdma_entries*3, rx_desc_pool);
  1470. /* For Rx buffers, WBM release ring is SW RING 3,for all pdev's */
  1471. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  1472. dp_rx_buffers_replenish(soc, pdev_id, dp_rxdma_srng, rx_desc_pool,
  1473. 0, &desc_list, &tail, HAL_RX_BUF_RBM_SW3_BM);
  1474. return QDF_STATUS_SUCCESS;
  1475. }
  1476. /*
  1477. * dp_rx_nbuf_prepare() - prepare RX nbuf
  1478. * @soc: core txrx main context
  1479. * @pdev: core txrx pdev context
  1480. *
  1481. * This function alloc & map nbuf for RX dma usage, retry it if failed
  1482. * until retry times reaches max threshold or succeeded.
  1483. *
  1484. * Return: qdf_nbuf_t pointer if succeeded, NULL if failed.
  1485. */
  1486. qdf_nbuf_t
  1487. dp_rx_nbuf_prepare(struct dp_soc *soc, struct dp_pdev *pdev)
  1488. {
  1489. uint8_t *buf;
  1490. int32_t nbuf_retry_count;
  1491. QDF_STATUS ret;
  1492. qdf_nbuf_t nbuf = NULL;
  1493. for (nbuf_retry_count = 0; nbuf_retry_count <
  1494. QDF_NBUF_ALLOC_MAP_RETRY_THRESHOLD;
  1495. nbuf_retry_count++) {
  1496. /* Allocate a new skb */
  1497. nbuf = qdf_nbuf_alloc(soc->osdev,
  1498. RX_BUFFER_SIZE,
  1499. RX_BUFFER_RESERVATION,
  1500. RX_BUFFER_ALIGNMENT,
  1501. FALSE);
  1502. if (nbuf == NULL) {
  1503. DP_STATS_INC(pdev,
  1504. replenish.nbuf_alloc_fail, 1);
  1505. continue;
  1506. }
  1507. buf = qdf_nbuf_data(nbuf);
  1508. memset(buf, 0, RX_BUFFER_SIZE);
  1509. ret = qdf_nbuf_map_single(soc->osdev, nbuf,
  1510. QDF_DMA_BIDIRECTIONAL);
  1511. /* nbuf map failed */
  1512. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  1513. qdf_nbuf_free(nbuf);
  1514. DP_STATS_INC(pdev, replenish.map_err, 1);
  1515. continue;
  1516. }
  1517. /* qdf_nbuf alloc and map succeeded */
  1518. break;
  1519. }
  1520. /* qdf_nbuf still alloc or map failed */
  1521. if (qdf_unlikely(nbuf_retry_count >=
  1522. QDF_NBUF_ALLOC_MAP_RETRY_THRESHOLD))
  1523. return NULL;
  1524. return nbuf;
  1525. }