dp_tx.c 115 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "htt.h"
  19. #include "hal_hw_headers.h"
  20. #include "dp_tx.h"
  21. #include "dp_tx_desc.h"
  22. #include "dp_peer.h"
  23. #include "dp_types.h"
  24. #include "hal_tx.h"
  25. #include "qdf_mem.h"
  26. #include "qdf_nbuf.h"
  27. #include "qdf_net_types.h"
  28. #include <wlan_cfg.h>
  29. #ifdef MESH_MODE_SUPPORT
  30. #include "if_meta_hdr.h"
  31. #endif
  32. #include "enet.h"
  33. #include "dp_internal.h"
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #define DP_TX_QUEUE_MASK 0x3
  38. /* TODO Add support in TSO */
  39. #define DP_DESC_NUM_FRAG(x) 0
  40. /* disable TQM_BYPASS */
  41. #define TQM_BYPASS_WAR 0
  42. /* invalid peer id for reinject*/
  43. #define DP_INVALID_PEER 0XFFFE
  44. /*mapping between hal encrypt type and cdp_sec_type*/
  45. #define MAX_CDP_SEC_TYPE 12
  46. static const uint8_t sec_type_map[MAX_CDP_SEC_TYPE] = {
  47. HAL_TX_ENCRYPT_TYPE_NO_CIPHER,
  48. HAL_TX_ENCRYPT_TYPE_WEP_128,
  49. HAL_TX_ENCRYPT_TYPE_WEP_104,
  50. HAL_TX_ENCRYPT_TYPE_WEP_40,
  51. HAL_TX_ENCRYPT_TYPE_TKIP_WITH_MIC,
  52. HAL_TX_ENCRYPT_TYPE_TKIP_NO_MIC,
  53. HAL_TX_ENCRYPT_TYPE_AES_CCMP_128,
  54. HAL_TX_ENCRYPT_TYPE_WAPI,
  55. HAL_TX_ENCRYPT_TYPE_AES_CCMP_256,
  56. HAL_TX_ENCRYPT_TYPE_AES_GCMP_128,
  57. HAL_TX_ENCRYPT_TYPE_AES_GCMP_256,
  58. HAL_TX_ENCRYPT_TYPE_WAPI_GCM_SM4};
  59. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  60. #include "dp_tx_capture.h"
  61. #endif
  62. /**
  63. * dp_tx_get_queue() - Returns Tx queue IDs to be used for this Tx frame
  64. * @vdev: DP Virtual device handle
  65. * @nbuf: Buffer pointer
  66. * @queue: queue ids container for nbuf
  67. *
  68. * TX packet queue has 2 instances, software descriptors id and dma ring id
  69. * Based on tx feature and hardware configuration queue id combination
  70. * could be different.
  71. * For example -
  72. * With XPS enabled,all TX descriptor pools and dma ring are assigned
  73. * per cpu id
  74. * With no XPS,lock based resource protection, Descriptor pool ids are
  75. * different for each vdev, dma ring id will be same as single pdev id
  76. *
  77. * Return: None
  78. */
  79. #ifdef QCA_OL_TX_MULTIQ_SUPPORT
  80. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  81. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  82. {
  83. uint16_t queue_offset = qdf_nbuf_get_queue_mapping(nbuf) & DP_TX_QUEUE_MASK;
  84. queue->desc_pool_id = queue_offset;
  85. queue->ring_id = vdev->pdev->soc->tx_ring_map[queue_offset];
  86. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  87. "%s, pool_id:%d ring_id: %d",
  88. __func__, queue->desc_pool_id, queue->ring_id);
  89. return;
  90. }
  91. #else /* QCA_OL_TX_MULTIQ_SUPPORT */
  92. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  93. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  94. {
  95. /* get flow id */
  96. queue->desc_pool_id = DP_TX_GET_DESC_POOL_ID(vdev);
  97. queue->ring_id = DP_TX_GET_RING_ID(vdev);
  98. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  99. "%s, pool_id:%d ring_id: %d",
  100. __func__, queue->desc_pool_id, queue->ring_id);
  101. return;
  102. }
  103. #endif
  104. #if defined(FEATURE_TSO)
  105. /**
  106. * dp_tx_tso_unmap_segment() - Unmap TSO segment
  107. *
  108. * @soc - core txrx main context
  109. * @seg_desc - tso segment descriptor
  110. * @num_seg_desc - tso number segment descriptor
  111. */
  112. static void dp_tx_tso_unmap_segment(
  113. struct dp_soc *soc,
  114. struct qdf_tso_seg_elem_t *seg_desc,
  115. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  116. {
  117. TSO_DEBUG("%s: Unmap the tso segment", __func__);
  118. if (qdf_unlikely(!seg_desc)) {
  119. DP_TRACE(ERROR, "%s %d TSO desc is NULL!",
  120. __func__, __LINE__);
  121. qdf_assert(0);
  122. } else if (qdf_unlikely(!num_seg_desc)) {
  123. DP_TRACE(ERROR, "%s %d TSO num desc is NULL!",
  124. __func__, __LINE__);
  125. qdf_assert(0);
  126. } else {
  127. bool is_last_seg;
  128. /* no tso segment left to do dma unmap */
  129. if (num_seg_desc->num_seg.tso_cmn_num_seg < 1)
  130. return;
  131. is_last_seg = (num_seg_desc->num_seg.tso_cmn_num_seg == 1) ?
  132. true : false;
  133. qdf_nbuf_unmap_tso_segment(soc->osdev,
  134. seg_desc, is_last_seg);
  135. num_seg_desc->num_seg.tso_cmn_num_seg--;
  136. }
  137. }
  138. /**
  139. * dp_tx_tso_desc_release() - Release the tso segment and tso_cmn_num_seg
  140. * back to the freelist
  141. *
  142. * @soc - soc device handle
  143. * @tx_desc - Tx software descriptor
  144. */
  145. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  146. struct dp_tx_desc_s *tx_desc)
  147. {
  148. TSO_DEBUG("%s: Free the tso descriptor", __func__);
  149. if (qdf_unlikely(!tx_desc->tso_desc)) {
  150. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  151. "%s %d TSO desc is NULL!",
  152. __func__, __LINE__);
  153. qdf_assert(0);
  154. } else if (qdf_unlikely(!tx_desc->tso_num_desc)) {
  155. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  156. "%s %d TSO num desc is NULL!",
  157. __func__, __LINE__);
  158. qdf_assert(0);
  159. } else {
  160. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  161. (struct qdf_tso_num_seg_elem_t *)tx_desc->tso_num_desc;
  162. /* Add the tso num segment into the free list */
  163. if (tso_num_desc->num_seg.tso_cmn_num_seg == 0) {
  164. dp_tso_num_seg_free(soc, tx_desc->pool_id,
  165. tx_desc->tso_num_desc);
  166. tx_desc->tso_num_desc = NULL;
  167. }
  168. /* Add the tso segment into the free list*/
  169. dp_tx_tso_desc_free(soc,
  170. tx_desc->pool_id, tx_desc->tso_desc);
  171. tx_desc->tso_desc = NULL;
  172. }
  173. }
  174. #else
  175. static void dp_tx_tso_unmap_segment(
  176. struct dp_soc *soc,
  177. struct qdf_tso_seg_elem_t *seg_desc,
  178. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  179. {
  180. }
  181. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  182. struct dp_tx_desc_s *tx_desc)
  183. {
  184. }
  185. #endif
  186. /**
  187. * dp_tx_desc_release() - Release Tx Descriptor
  188. * @tx_desc : Tx Descriptor
  189. * @desc_pool_id: Descriptor Pool ID
  190. *
  191. * Deallocate all resources attached to Tx descriptor and free the Tx
  192. * descriptor.
  193. *
  194. * Return:
  195. */
  196. static void
  197. dp_tx_desc_release(struct dp_tx_desc_s *tx_desc, uint8_t desc_pool_id)
  198. {
  199. struct dp_pdev *pdev = tx_desc->pdev;
  200. struct dp_soc *soc;
  201. uint8_t comp_status = 0;
  202. qdf_assert(pdev);
  203. soc = pdev->soc;
  204. if (tx_desc->frm_type == dp_tx_frm_tso)
  205. dp_tx_tso_desc_release(soc, tx_desc);
  206. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG)
  207. dp_tx_ext_desc_free(soc, tx_desc->msdu_ext_desc, desc_pool_id);
  208. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  209. dp_tx_me_free_buf(tx_desc->pdev, tx_desc->me_buffer);
  210. qdf_atomic_dec(&pdev->num_tx_outstanding);
  211. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  212. qdf_atomic_dec(&pdev->num_tx_exception);
  213. if (HAL_TX_COMP_RELEASE_SOURCE_TQM ==
  214. hal_tx_comp_get_buffer_source(&tx_desc->comp))
  215. comp_status = hal_tx_comp_get_release_reason(&tx_desc->comp,
  216. soc->hal_soc);
  217. else
  218. comp_status = HAL_TX_COMP_RELEASE_REASON_FW;
  219. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  220. "Tx Completion Release desc %d status %d outstanding %d",
  221. tx_desc->id, comp_status,
  222. qdf_atomic_read(&pdev->num_tx_outstanding));
  223. dp_tx_desc_free(soc, tx_desc, desc_pool_id);
  224. return;
  225. }
  226. /**
  227. * dp_tx_htt_metadata_prepare() - Prepare HTT metadata for special frames
  228. * @vdev: DP vdev Handle
  229. * @nbuf: skb
  230. * @msdu_info: msdu_info required to create HTT metadata
  231. *
  232. * Prepares and fills HTT metadata in the frame pre-header for special frames
  233. * that should be transmitted using varying transmit parameters.
  234. * There are 2 VDEV modes that currently needs this special metadata -
  235. * 1) Mesh Mode
  236. * 2) DSRC Mode
  237. *
  238. * Return: HTT metadata size
  239. *
  240. */
  241. static uint8_t dp_tx_prepare_htt_metadata(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  242. struct dp_tx_msdu_info_s *msdu_info)
  243. {
  244. uint32_t *meta_data = msdu_info->meta_data;
  245. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  246. (struct htt_tx_msdu_desc_ext2_t *) meta_data;
  247. uint8_t htt_desc_size;
  248. /* Size rounded of multiple of 8 bytes */
  249. uint8_t htt_desc_size_aligned;
  250. uint8_t *hdr = NULL;
  251. /*
  252. * Metadata - HTT MSDU Extension header
  253. */
  254. htt_desc_size = sizeof(struct htt_tx_msdu_desc_ext2_t);
  255. htt_desc_size_aligned = (htt_desc_size + 7) & ~0x7;
  256. if (vdev->mesh_vdev || msdu_info->is_tx_sniffer) {
  257. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) <
  258. htt_desc_size_aligned)) {
  259. DP_STATS_INC(vdev,
  260. tx_i.dropped.headroom_insufficient, 1);
  261. return 0;
  262. }
  263. /* Fill and add HTT metaheader */
  264. hdr = qdf_nbuf_push_head(nbuf, htt_desc_size_aligned);
  265. if (!hdr) {
  266. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  267. "Error in filling HTT metadata");
  268. return 0;
  269. }
  270. qdf_mem_copy(hdr, desc_ext, htt_desc_size);
  271. } else if (vdev->opmode == wlan_op_mode_ocb) {
  272. /* Todo - Add support for DSRC */
  273. }
  274. return htt_desc_size_aligned;
  275. }
  276. /**
  277. * dp_tx_prepare_tso_ext_desc() - Prepare MSDU extension descriptor for TSO
  278. * @tso_seg: TSO segment to process
  279. * @ext_desc: Pointer to MSDU extension descriptor
  280. *
  281. * Return: void
  282. */
  283. #if defined(FEATURE_TSO)
  284. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  285. void *ext_desc)
  286. {
  287. uint8_t num_frag;
  288. uint32_t tso_flags;
  289. /*
  290. * Set tso_en, tcp_flags(NS, CWR, ECE, URG, ACK, PSH, RST, SYN, FIN),
  291. * tcp_flag_mask
  292. *
  293. * Checksum enable flags are set in TCL descriptor and not in Extension
  294. * Descriptor (H/W ignores checksum_en flags in MSDU ext descriptor)
  295. */
  296. tso_flags = *(uint32_t *) &tso_seg->tso_flags;
  297. hal_tx_ext_desc_set_tso_flags(ext_desc, tso_flags);
  298. hal_tx_ext_desc_set_msdu_length(ext_desc, tso_seg->tso_flags.l2_len,
  299. tso_seg->tso_flags.ip_len);
  300. hal_tx_ext_desc_set_tcp_seq(ext_desc, tso_seg->tso_flags.tcp_seq_num);
  301. hal_tx_ext_desc_set_ip_id(ext_desc, tso_seg->tso_flags.ip_id);
  302. for (num_frag = 0; num_frag < tso_seg->num_frags; num_frag++) {
  303. uint32_t lo = 0;
  304. uint32_t hi = 0;
  305. qdf_dmaaddr_to_32s(
  306. tso_seg->tso_frags[num_frag].paddr, &lo, &hi);
  307. hal_tx_ext_desc_set_buffer(ext_desc, num_frag, lo, hi,
  308. tso_seg->tso_frags[num_frag].length);
  309. }
  310. return;
  311. }
  312. #else
  313. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  314. void *ext_desc)
  315. {
  316. return;
  317. }
  318. #endif
  319. #if defined(FEATURE_TSO)
  320. /**
  321. * dp_tx_free_tso_seg_list() - Loop through the tso segments
  322. * allocated and free them
  323. *
  324. * @soc: soc handle
  325. * @free_seg: list of tso segments
  326. * @msdu_info: msdu descriptor
  327. *
  328. * Return - void
  329. */
  330. static void dp_tx_free_tso_seg_list(
  331. struct dp_soc *soc,
  332. struct qdf_tso_seg_elem_t *free_seg,
  333. struct dp_tx_msdu_info_s *msdu_info)
  334. {
  335. struct qdf_tso_seg_elem_t *next_seg;
  336. while (free_seg) {
  337. next_seg = free_seg->next;
  338. dp_tx_tso_desc_free(soc,
  339. msdu_info->tx_queue.desc_pool_id,
  340. free_seg);
  341. free_seg = next_seg;
  342. }
  343. }
  344. /**
  345. * dp_tx_free_tso_num_seg_list() - Loop through the tso num segments
  346. * allocated and free them
  347. *
  348. * @soc: soc handle
  349. * @free_num_seg: list of tso number segments
  350. * @msdu_info: msdu descriptor
  351. * Return - void
  352. */
  353. static void dp_tx_free_tso_num_seg_list(
  354. struct dp_soc *soc,
  355. struct qdf_tso_num_seg_elem_t *free_num_seg,
  356. struct dp_tx_msdu_info_s *msdu_info)
  357. {
  358. struct qdf_tso_num_seg_elem_t *next_num_seg;
  359. while (free_num_seg) {
  360. next_num_seg = free_num_seg->next;
  361. dp_tso_num_seg_free(soc,
  362. msdu_info->tx_queue.desc_pool_id,
  363. free_num_seg);
  364. free_num_seg = next_num_seg;
  365. }
  366. }
  367. /**
  368. * dp_tx_unmap_tso_seg_list() - Loop through the tso segments
  369. * do dma unmap for each segment
  370. *
  371. * @soc: soc handle
  372. * @free_seg: list of tso segments
  373. * @num_seg_desc: tso number segment descriptor
  374. *
  375. * Return - void
  376. */
  377. static void dp_tx_unmap_tso_seg_list(
  378. struct dp_soc *soc,
  379. struct qdf_tso_seg_elem_t *free_seg,
  380. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  381. {
  382. struct qdf_tso_seg_elem_t *next_seg;
  383. if (qdf_unlikely(!num_seg_desc)) {
  384. DP_TRACE(ERROR, "TSO number seg desc is NULL!");
  385. return;
  386. }
  387. while (free_seg) {
  388. next_seg = free_seg->next;
  389. dp_tx_tso_unmap_segment(soc, free_seg, num_seg_desc);
  390. free_seg = next_seg;
  391. }
  392. }
  393. /**
  394. * dp_tx_free_remaining_tso_desc() - do dma unmap for tso segments if any,
  395. * free the tso segments descriptor and
  396. * tso num segments descriptor
  397. *
  398. * @soc: soc handle
  399. * @msdu_info: msdu descriptor
  400. * @tso_seg_unmap: flag to show if dma unmap is necessary
  401. *
  402. * Return - void
  403. */
  404. static void dp_tx_free_remaining_tso_desc(struct dp_soc *soc,
  405. struct dp_tx_msdu_info_s *msdu_info,
  406. bool tso_seg_unmap)
  407. {
  408. struct qdf_tso_info_t *tso_info = &msdu_info->u.tso_info;
  409. struct qdf_tso_seg_elem_t *free_seg = tso_info->tso_seg_list;
  410. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  411. tso_info->tso_num_seg_list;
  412. /* do dma unmap for each segment */
  413. if (tso_seg_unmap)
  414. dp_tx_unmap_tso_seg_list(soc, free_seg, tso_num_desc);
  415. /* free all tso number segment descriptor though looks only have 1 */
  416. dp_tx_free_tso_num_seg_list(soc, tso_num_desc, msdu_info);
  417. /* free all tso segment descriptor */
  418. dp_tx_free_tso_seg_list(soc, free_seg, msdu_info);
  419. }
  420. /**
  421. * dp_tx_prepare_tso() - Given a jumbo msdu, prepare the TSO info
  422. * @vdev: virtual device handle
  423. * @msdu: network buffer
  424. * @msdu_info: meta data associated with the msdu
  425. *
  426. * Return: QDF_STATUS_SUCCESS success
  427. */
  428. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  429. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  430. {
  431. struct qdf_tso_seg_elem_t *tso_seg;
  432. int num_seg = qdf_nbuf_get_tso_num_seg(msdu);
  433. struct dp_soc *soc = vdev->pdev->soc;
  434. struct qdf_tso_info_t *tso_info;
  435. struct qdf_tso_num_seg_elem_t *tso_num_seg;
  436. tso_info = &msdu_info->u.tso_info;
  437. tso_info->curr_seg = NULL;
  438. tso_info->tso_seg_list = NULL;
  439. tso_info->num_segs = num_seg;
  440. msdu_info->frm_type = dp_tx_frm_tso;
  441. tso_info->tso_num_seg_list = NULL;
  442. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  443. while (num_seg) {
  444. tso_seg = dp_tx_tso_desc_alloc(
  445. soc, msdu_info->tx_queue.desc_pool_id);
  446. if (tso_seg) {
  447. tso_seg->next = tso_info->tso_seg_list;
  448. tso_info->tso_seg_list = tso_seg;
  449. num_seg--;
  450. } else {
  451. DP_TRACE(ERROR, "%s: Failed to alloc tso seg desc",
  452. __func__);
  453. dp_tx_free_remaining_tso_desc(soc, msdu_info, false);
  454. return QDF_STATUS_E_NOMEM;
  455. }
  456. }
  457. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  458. tso_num_seg = dp_tso_num_seg_alloc(soc,
  459. msdu_info->tx_queue.desc_pool_id);
  460. if (tso_num_seg) {
  461. tso_num_seg->next = tso_info->tso_num_seg_list;
  462. tso_info->tso_num_seg_list = tso_num_seg;
  463. } else {
  464. DP_TRACE(ERROR, "%s: Failed to alloc - Number of segs desc",
  465. __func__);
  466. dp_tx_free_remaining_tso_desc(soc, msdu_info, false);
  467. return QDF_STATUS_E_NOMEM;
  468. }
  469. msdu_info->num_seg =
  470. qdf_nbuf_get_tso_info(soc->osdev, msdu, tso_info);
  471. TSO_DEBUG(" %s: msdu_info->num_seg: %d", __func__,
  472. msdu_info->num_seg);
  473. if (!(msdu_info->num_seg)) {
  474. /*
  475. * Free allocated TSO seg desc and number seg desc,
  476. * do unmap for segments if dma map has done.
  477. */
  478. DP_TRACE(ERROR, "%s: Failed to get tso info", __func__);
  479. dp_tx_free_remaining_tso_desc(soc, msdu_info, true);
  480. return QDF_STATUS_E_INVAL;
  481. }
  482. tso_info->curr_seg = tso_info->tso_seg_list;
  483. return QDF_STATUS_SUCCESS;
  484. }
  485. #else
  486. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  487. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  488. {
  489. return QDF_STATUS_E_NOMEM;
  490. }
  491. #endif
  492. /**
  493. * dp_tx_prepare_ext_desc() - Allocate and prepare MSDU extension descriptor
  494. * @vdev: DP Vdev handle
  495. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  496. * @desc_pool_id: Descriptor Pool ID
  497. *
  498. * Return:
  499. */
  500. static
  501. struct dp_tx_ext_desc_elem_s *dp_tx_prepare_ext_desc(struct dp_vdev *vdev,
  502. struct dp_tx_msdu_info_s *msdu_info, uint8_t desc_pool_id)
  503. {
  504. uint8_t i;
  505. uint8_t cached_ext_desc[HAL_TX_EXT_DESC_WITH_META_DATA];
  506. struct dp_tx_seg_info_s *seg_info;
  507. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  508. struct dp_soc *soc = vdev->pdev->soc;
  509. /* Allocate an extension descriptor */
  510. msdu_ext_desc = dp_tx_ext_desc_alloc(soc, desc_pool_id);
  511. qdf_mem_zero(&cached_ext_desc[0], HAL_TX_EXT_DESC_WITH_META_DATA);
  512. if (!msdu_ext_desc) {
  513. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  514. return NULL;
  515. }
  516. if (msdu_info->exception_fw &&
  517. qdf_unlikely(vdev->mesh_vdev)) {
  518. qdf_mem_copy(&cached_ext_desc[HAL_TX_EXTENSION_DESC_LEN_BYTES],
  519. &msdu_info->meta_data[0],
  520. sizeof(struct htt_tx_msdu_desc_ext2_t));
  521. qdf_atomic_inc(&vdev->pdev->num_tx_exception);
  522. }
  523. switch (msdu_info->frm_type) {
  524. case dp_tx_frm_sg:
  525. case dp_tx_frm_me:
  526. case dp_tx_frm_raw:
  527. seg_info = msdu_info->u.sg_info.curr_seg;
  528. /* Update the buffer pointers in MSDU Extension Descriptor */
  529. for (i = 0; i < seg_info->frag_cnt; i++) {
  530. hal_tx_ext_desc_set_buffer(&cached_ext_desc[0], i,
  531. seg_info->frags[i].paddr_lo,
  532. seg_info->frags[i].paddr_hi,
  533. seg_info->frags[i].len);
  534. }
  535. break;
  536. case dp_tx_frm_tso:
  537. dp_tx_prepare_tso_ext_desc(&msdu_info->u.tso_info.curr_seg->seg,
  538. &cached_ext_desc[0]);
  539. break;
  540. default:
  541. break;
  542. }
  543. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  544. cached_ext_desc, HAL_TX_EXT_DESC_WITH_META_DATA);
  545. hal_tx_ext_desc_sync(&cached_ext_desc[0],
  546. msdu_ext_desc->vaddr);
  547. return msdu_ext_desc;
  548. }
  549. /**
  550. * dp_tx_trace_pkt() - Trace TX packet at DP layer
  551. *
  552. * @skb: skb to be traced
  553. * @msdu_id: msdu_id of the packet
  554. * @vdev_id: vdev_id of the packet
  555. *
  556. * Return: None
  557. */
  558. static void dp_tx_trace_pkt(qdf_nbuf_t skb, uint16_t msdu_id,
  559. uint8_t vdev_id)
  560. {
  561. QDF_NBUF_CB_TX_PACKET_TRACK(skb) = QDF_NBUF_TX_PKT_DATA_TRACK;
  562. QDF_NBUF_CB_TX_DP_TRACE(skb) = 1;
  563. DPTRACE(qdf_dp_trace_ptr(skb,
  564. QDF_DP_TRACE_LI_DP_TX_PACKET_PTR_RECORD,
  565. QDF_TRACE_DEFAULT_PDEV_ID,
  566. qdf_nbuf_data_addr(skb),
  567. sizeof(qdf_nbuf_data(skb)),
  568. msdu_id, vdev_id));
  569. qdf_dp_trace_log_pkt(vdev_id, skb, QDF_TX, QDF_TRACE_DEFAULT_PDEV_ID);
  570. DPTRACE(qdf_dp_trace_data_pkt(skb, QDF_TRACE_DEFAULT_PDEV_ID,
  571. QDF_DP_TRACE_LI_DP_TX_PACKET_RECORD,
  572. msdu_id, QDF_TX));
  573. }
  574. #ifdef QCA_512M_CONFIG
  575. /**
  576. * dp_tx_pdev_pflow_control - Check if allocated tx descriptors reached max
  577. * tx descriptor configured value
  578. * @vdev: DP vdev handle
  579. *
  580. * Return: true if allocated tx descriptors reached max configured value, else
  581. * false.
  582. */
  583. static inline bool
  584. dp_tx_pdev_pflow_control(struct dp_vdev *vdev)
  585. {
  586. struct dp_pdev *pdev = vdev->pdev;
  587. if (qdf_atomic_read(&pdev->num_tx_outstanding) >=
  588. pdev->num_tx_allowed) {
  589. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  590. "%s: queued packets are more than max tx, drop the frame",
  591. __func__);
  592. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  593. return true;
  594. }
  595. return false;
  596. }
  597. #else
  598. static inline bool
  599. dp_tx_pdev_pflow_control(struct dp_vdev *vdev)
  600. {
  601. return false;
  602. }
  603. #endif
  604. /**
  605. * dp_tx_desc_prepare_single - Allocate and prepare Tx descriptor
  606. * @vdev: DP vdev handle
  607. * @nbuf: skb
  608. * @desc_pool_id: Descriptor pool ID
  609. * @meta_data: Metadata to the fw
  610. * @tx_exc_metadata: Handle that holds exception path metadata
  611. * Allocate and prepare Tx descriptor with msdu information.
  612. *
  613. * Return: Pointer to Tx Descriptor on success,
  614. * NULL on failure
  615. */
  616. static
  617. struct dp_tx_desc_s *dp_tx_prepare_desc_single(struct dp_vdev *vdev,
  618. qdf_nbuf_t nbuf, uint8_t desc_pool_id,
  619. struct dp_tx_msdu_info_s *msdu_info,
  620. struct cdp_tx_exception_metadata *tx_exc_metadata)
  621. {
  622. uint8_t align_pad;
  623. uint8_t is_exception = 0;
  624. uint8_t htt_hdr_size;
  625. qdf_ether_header_t *eh;
  626. struct dp_tx_desc_s *tx_desc;
  627. struct dp_pdev *pdev = vdev->pdev;
  628. struct dp_soc *soc = pdev->soc;
  629. if (dp_tx_pdev_pflow_control(vdev))
  630. return NULL;
  631. /* Allocate software Tx descriptor */
  632. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  633. if (qdf_unlikely(!tx_desc)) {
  634. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  635. return NULL;
  636. }
  637. /* Flow control/Congestion Control counters */
  638. qdf_atomic_inc(&pdev->num_tx_outstanding);
  639. /* Initialize the SW tx descriptor */
  640. tx_desc->nbuf = nbuf;
  641. tx_desc->frm_type = dp_tx_frm_std;
  642. tx_desc->tx_encap_type = ((tx_exc_metadata &&
  643. (tx_exc_metadata->tx_encap_type != CDP_INVALID_TX_ENCAP_TYPE)) ?
  644. tx_exc_metadata->tx_encap_type : vdev->tx_encap_type);
  645. tx_desc->vdev = vdev;
  646. tx_desc->pdev = pdev;
  647. tx_desc->msdu_ext_desc = NULL;
  648. tx_desc->pkt_offset = 0;
  649. dp_tx_trace_pkt(nbuf, tx_desc->id, vdev->vdev_id);
  650. /*
  651. * For special modes (vdev_type == ocb or mesh), data frames should be
  652. * transmitted using varying transmit parameters (tx spec) which include
  653. * transmit rate, power, priority, channel, channel bandwidth , nss etc.
  654. * These are filled in HTT MSDU descriptor and sent in frame pre-header.
  655. * These frames are sent as exception packets to firmware.
  656. *
  657. * HW requirement is that metadata should always point to a
  658. * 8-byte aligned address. So we add alignment pad to start of buffer.
  659. * HTT Metadata should be ensured to be multiple of 8-bytes,
  660. * to get 8-byte aligned start address along with align_pad added
  661. *
  662. * |-----------------------------|
  663. * | |
  664. * |-----------------------------| <-----Buffer Pointer Address given
  665. * | | ^ in HW descriptor (aligned)
  666. * | HTT Metadata | |
  667. * | | |
  668. * | | | Packet Offset given in descriptor
  669. * | | |
  670. * |-----------------------------| |
  671. * | Alignment Pad | v
  672. * |-----------------------------| <----- Actual buffer start address
  673. * | SKB Data | (Unaligned)
  674. * | |
  675. * | |
  676. * | |
  677. * | |
  678. * | |
  679. * |-----------------------------|
  680. */
  681. if (qdf_unlikely((msdu_info->exception_fw)) ||
  682. (vdev->opmode == wlan_op_mode_ocb) ||
  683. (tx_exc_metadata &&
  684. tx_exc_metadata->is_tx_sniffer)) {
  685. align_pad = ((unsigned long) qdf_nbuf_data(nbuf)) & 0x7;
  686. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) < align_pad)) {
  687. DP_STATS_INC(vdev,
  688. tx_i.dropped.headroom_insufficient, 1);
  689. goto failure;
  690. }
  691. if (qdf_nbuf_push_head(nbuf, align_pad) == NULL) {
  692. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  693. "qdf_nbuf_push_head failed");
  694. goto failure;
  695. }
  696. htt_hdr_size = dp_tx_prepare_htt_metadata(vdev, nbuf,
  697. msdu_info);
  698. if (htt_hdr_size == 0)
  699. goto failure;
  700. tx_desc->pkt_offset = align_pad + htt_hdr_size;
  701. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  702. is_exception = 1;
  703. }
  704. if (qdf_unlikely(QDF_STATUS_SUCCESS !=
  705. qdf_nbuf_map(soc->osdev, nbuf,
  706. QDF_DMA_TO_DEVICE))) {
  707. /* Handle failure */
  708. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  709. "qdf_nbuf_map failed");
  710. DP_STATS_INC(vdev, tx_i.dropped.dma_error, 1);
  711. goto failure;
  712. }
  713. if (qdf_unlikely(vdev->nawds_enabled)) {
  714. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  715. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  716. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  717. is_exception = 1;
  718. }
  719. }
  720. #if !TQM_BYPASS_WAR
  721. if (is_exception || tx_exc_metadata)
  722. #endif
  723. {
  724. /* Temporary WAR due to TQM VP issues */
  725. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  726. qdf_atomic_inc(&pdev->num_tx_exception);
  727. }
  728. return tx_desc;
  729. failure:
  730. dp_tx_desc_release(tx_desc, desc_pool_id);
  731. return NULL;
  732. }
  733. /**
  734. * dp_tx_prepare_desc() - Allocate and prepare Tx descriptor for multisegment frame
  735. * @vdev: DP vdev handle
  736. * @nbuf: skb
  737. * @msdu_info: Info to be setup in MSDU descriptor and MSDU extension descriptor
  738. * @desc_pool_id : Descriptor Pool ID
  739. *
  740. * Allocate and prepare Tx descriptor with msdu and fragment descritor
  741. * information. For frames wth fragments, allocate and prepare
  742. * an MSDU extension descriptor
  743. *
  744. * Return: Pointer to Tx Descriptor on success,
  745. * NULL on failure
  746. */
  747. static struct dp_tx_desc_s *dp_tx_prepare_desc(struct dp_vdev *vdev,
  748. qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info,
  749. uint8_t desc_pool_id)
  750. {
  751. struct dp_tx_desc_s *tx_desc;
  752. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  753. struct dp_pdev *pdev = vdev->pdev;
  754. struct dp_soc *soc = pdev->soc;
  755. if (dp_tx_pdev_pflow_control(vdev))
  756. return NULL;
  757. /* Allocate software Tx descriptor */
  758. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  759. if (!tx_desc) {
  760. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  761. return NULL;
  762. }
  763. /* Flow control/Congestion Control counters */
  764. qdf_atomic_inc(&pdev->num_tx_outstanding);
  765. /* Initialize the SW tx descriptor */
  766. tx_desc->nbuf = nbuf;
  767. tx_desc->frm_type = msdu_info->frm_type;
  768. tx_desc->tx_encap_type = vdev->tx_encap_type;
  769. tx_desc->vdev = vdev;
  770. tx_desc->pdev = pdev;
  771. tx_desc->pkt_offset = 0;
  772. tx_desc->tso_desc = msdu_info->u.tso_info.curr_seg;
  773. tx_desc->tso_num_desc = msdu_info->u.tso_info.tso_num_seg_list;
  774. dp_tx_trace_pkt(nbuf, tx_desc->id, vdev->vdev_id);
  775. /* Handle scattered frames - TSO/SG/ME */
  776. /* Allocate and prepare an extension descriptor for scattered frames */
  777. msdu_ext_desc = dp_tx_prepare_ext_desc(vdev, msdu_info, desc_pool_id);
  778. if (!msdu_ext_desc) {
  779. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  780. "%s Tx Extension Descriptor Alloc Fail",
  781. __func__);
  782. goto failure;
  783. }
  784. #if TQM_BYPASS_WAR
  785. /* Temporary WAR due to TQM VP issues */
  786. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  787. qdf_atomic_inc(&pdev->num_tx_exception);
  788. #endif
  789. if (qdf_unlikely(msdu_info->exception_fw))
  790. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  791. tx_desc->msdu_ext_desc = msdu_ext_desc;
  792. tx_desc->flags |= DP_TX_DESC_FLAG_FRAG;
  793. return tx_desc;
  794. failure:
  795. dp_tx_desc_release(tx_desc, desc_pool_id);
  796. return NULL;
  797. }
  798. /**
  799. * dp_tx_prepare_raw() - Prepare RAW packet TX
  800. * @vdev: DP vdev handle
  801. * @nbuf: buffer pointer
  802. * @seg_info: Pointer to Segment info Descriptor to be prepared
  803. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension
  804. * descriptor
  805. *
  806. * Return:
  807. */
  808. static qdf_nbuf_t dp_tx_prepare_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  809. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  810. {
  811. qdf_nbuf_t curr_nbuf = NULL;
  812. uint16_t total_len = 0;
  813. qdf_dma_addr_t paddr;
  814. int32_t i;
  815. int32_t mapped_buf_num = 0;
  816. struct dp_tx_sg_info_s *sg_info = &msdu_info->u.sg_info;
  817. qdf_dot3_qosframe_t *qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  818. DP_STATS_INC_PKT(vdev, tx_i.raw.raw_pkt, 1, qdf_nbuf_len(nbuf));
  819. /* SWAR for HW: Enable WEP bit in the AMSDU frames for RAW mode */
  820. if (vdev->raw_mode_war &&
  821. (qos_wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS) &&
  822. (qos_wh->i_qos[0] & IEEE80211_QOS_AMSDU))
  823. qos_wh->i_fc[1] |= IEEE80211_FC1_WEP;
  824. for (curr_nbuf = nbuf, i = 0; curr_nbuf;
  825. curr_nbuf = qdf_nbuf_next(curr_nbuf), i++) {
  826. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, curr_nbuf,
  827. QDF_DMA_TO_DEVICE)) {
  828. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  829. "%s dma map error ", __func__);
  830. DP_STATS_INC(vdev, tx_i.raw.dma_map_error, 1);
  831. mapped_buf_num = i;
  832. goto error;
  833. }
  834. paddr = qdf_nbuf_get_frag_paddr(curr_nbuf, 0);
  835. seg_info->frags[i].paddr_lo = paddr;
  836. seg_info->frags[i].paddr_hi = ((uint64_t)paddr >> 32);
  837. seg_info->frags[i].len = qdf_nbuf_len(curr_nbuf);
  838. seg_info->frags[i].vaddr = (void *) curr_nbuf;
  839. total_len += qdf_nbuf_len(curr_nbuf);
  840. }
  841. seg_info->frag_cnt = i;
  842. seg_info->total_len = total_len;
  843. seg_info->next = NULL;
  844. sg_info->curr_seg = seg_info;
  845. msdu_info->frm_type = dp_tx_frm_raw;
  846. msdu_info->num_seg = 1;
  847. return nbuf;
  848. error:
  849. i = 0;
  850. while (nbuf) {
  851. curr_nbuf = nbuf;
  852. if (i < mapped_buf_num) {
  853. qdf_nbuf_unmap(vdev->osdev, curr_nbuf, QDF_DMA_TO_DEVICE);
  854. i++;
  855. }
  856. nbuf = qdf_nbuf_next(nbuf);
  857. qdf_nbuf_free(curr_nbuf);
  858. }
  859. return NULL;
  860. }
  861. /**
  862. * dp_tx_hw_enqueue() - Enqueue to TCL HW for transmit
  863. * @soc: DP Soc Handle
  864. * @vdev: DP vdev handle
  865. * @tx_desc: Tx Descriptor Handle
  866. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  867. * @fw_metadata: Metadata to send to Target Firmware along with frame
  868. * @ring_id: Ring ID of H/W ring to which we enqueue the packet
  869. * @tx_exc_metadata: Handle that holds exception path meta data
  870. *
  871. * Gets the next free TCL HW DMA descriptor and sets up required parameters
  872. * from software Tx descriptor
  873. *
  874. * Return:
  875. */
  876. static QDF_STATUS dp_tx_hw_enqueue(struct dp_soc *soc, struct dp_vdev *vdev,
  877. struct dp_tx_desc_s *tx_desc, uint8_t tid,
  878. uint16_t fw_metadata, uint8_t ring_id,
  879. struct cdp_tx_exception_metadata
  880. *tx_exc_metadata)
  881. {
  882. uint8_t type;
  883. uint16_t length;
  884. void *hal_tx_desc, *hal_tx_desc_cached;
  885. qdf_dma_addr_t dma_addr;
  886. uint8_t cached_desc[HAL_TX_DESC_LEN_BYTES];
  887. enum cdp_sec_type sec_type = ((tx_exc_metadata &&
  888. tx_exc_metadata->sec_type != CDP_INVALID_SEC_TYPE) ?
  889. tx_exc_metadata->sec_type : vdev->sec_type);
  890. /* Return Buffer Manager ID */
  891. uint8_t bm_id = ring_id;
  892. void *hal_srng = soc->tcl_data_ring[ring_id].hal_srng;
  893. hal_tx_desc_cached = (void *) cached_desc;
  894. qdf_mem_zero(hal_tx_desc_cached, HAL_TX_DESC_LEN_BYTES);
  895. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG) {
  896. length = HAL_TX_EXT_DESC_WITH_META_DATA;
  897. type = HAL_TX_BUF_TYPE_EXT_DESC;
  898. dma_addr = tx_desc->msdu_ext_desc->paddr;
  899. } else {
  900. length = qdf_nbuf_len(tx_desc->nbuf) - tx_desc->pkt_offset;
  901. type = HAL_TX_BUF_TYPE_BUFFER;
  902. dma_addr = qdf_nbuf_mapped_paddr_get(tx_desc->nbuf);
  903. }
  904. hal_tx_desc_set_fw_metadata(hal_tx_desc_cached, fw_metadata);
  905. hal_tx_desc_set_buf_addr(hal_tx_desc_cached,
  906. dma_addr, bm_id, tx_desc->id,
  907. type, soc->hal_soc);
  908. if (!dp_tx_is_desc_id_valid(soc, tx_desc->id))
  909. return QDF_STATUS_E_RESOURCES;
  910. hal_tx_desc_set_buf_length(hal_tx_desc_cached, length);
  911. hal_tx_desc_set_buf_offset(hal_tx_desc_cached, tx_desc->pkt_offset);
  912. hal_tx_desc_set_encap_type(hal_tx_desc_cached, tx_desc->tx_encap_type);
  913. hal_tx_desc_set_lmac_id(soc->hal_soc, hal_tx_desc_cached,
  914. vdev->pdev->lmac_id);
  915. hal_tx_desc_set_search_type(soc->hal_soc, hal_tx_desc_cached,
  916. vdev->search_type);
  917. hal_tx_desc_set_search_index(soc->hal_soc, hal_tx_desc_cached,
  918. vdev->bss_ast_hash);
  919. hal_tx_desc_set_dscp_tid_table_id(soc->hal_soc, hal_tx_desc_cached,
  920. vdev->dscp_tid_map_id);
  921. hal_tx_desc_set_encrypt_type(hal_tx_desc_cached,
  922. sec_type_map[sec_type]);
  923. dp_verbose_debug("length:%d , type = %d, dma_addr %llx, offset %d desc id %u",
  924. length, type, (uint64_t)dma_addr,
  925. tx_desc->pkt_offset, tx_desc->id);
  926. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  927. hal_tx_desc_set_to_fw(hal_tx_desc_cached, 1);
  928. hal_tx_desc_set_addr_search_flags(hal_tx_desc_cached,
  929. vdev->hal_desc_addr_search_flags);
  930. /* verify checksum offload configuration*/
  931. if ((wlan_cfg_get_checksum_offload(soc->wlan_cfg_ctx)) &&
  932. ((qdf_nbuf_get_tx_cksum(tx_desc->nbuf) == QDF_NBUF_TX_CKSUM_TCP_UDP)
  933. || qdf_nbuf_is_tso(tx_desc->nbuf))) {
  934. hal_tx_desc_set_l3_checksum_en(hal_tx_desc_cached, 1);
  935. hal_tx_desc_set_l4_checksum_en(hal_tx_desc_cached, 1);
  936. }
  937. if (tid != HTT_TX_EXT_TID_INVALID)
  938. hal_tx_desc_set_hlos_tid(hal_tx_desc_cached, tid);
  939. if (tx_desc->flags & DP_TX_DESC_FLAG_MESH)
  940. hal_tx_desc_set_mesh_en(hal_tx_desc_cached, 1);
  941. tx_desc->timestamp = qdf_ktime_to_ms(qdf_ktime_get());
  942. /* Sync cached descriptor with HW */
  943. hal_tx_desc = hal_srng_src_get_next(soc->hal_soc, hal_srng);
  944. if (!hal_tx_desc) {
  945. dp_verbose_debug("TCL ring full ring_id:%d", ring_id);
  946. DP_STATS_INC(soc, tx.tcl_ring_full[ring_id], 1);
  947. DP_STATS_INC(vdev, tx_i.dropped.enqueue_fail, 1);
  948. return QDF_STATUS_E_RESOURCES;
  949. }
  950. tx_desc->flags |= DP_TX_DESC_FLAG_QUEUED_TX;
  951. hal_tx_desc_sync(hal_tx_desc_cached, hal_tx_desc);
  952. DP_STATS_INC_PKT(vdev, tx_i.processed, 1, length);
  953. return QDF_STATUS_SUCCESS;
  954. }
  955. /**
  956. * dp_cce_classify() - Classify the frame based on CCE rules
  957. * @vdev: DP vdev handle
  958. * @nbuf: skb
  959. *
  960. * Classify frames based on CCE rules
  961. * Return: bool( true if classified,
  962. * else false)
  963. */
  964. static bool dp_cce_classify(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  965. {
  966. qdf_ether_header_t *eh = NULL;
  967. uint16_t ether_type;
  968. qdf_llc_t *llcHdr;
  969. qdf_nbuf_t nbuf_clone = NULL;
  970. qdf_dot3_qosframe_t *qos_wh = NULL;
  971. /* for mesh packets don't do any classification */
  972. if (qdf_unlikely(vdev->mesh_vdev))
  973. return false;
  974. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  975. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  976. ether_type = eh->ether_type;
  977. llcHdr = (qdf_llc_t *)(nbuf->data +
  978. sizeof(qdf_ether_header_t));
  979. } else {
  980. qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  981. /* For encrypted packets don't do any classification */
  982. if (qdf_unlikely(qos_wh->i_fc[1] & IEEE80211_FC1_WEP))
  983. return false;
  984. if (qdf_unlikely(qos_wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS)) {
  985. if (qdf_unlikely(
  986. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_TODS &&
  987. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_FROMDS)) {
  988. ether_type = *(uint16_t *)(nbuf->data
  989. + QDF_IEEE80211_4ADDR_HDR_LEN
  990. + sizeof(qdf_llc_t)
  991. - sizeof(ether_type));
  992. llcHdr = (qdf_llc_t *)(nbuf->data +
  993. QDF_IEEE80211_4ADDR_HDR_LEN);
  994. } else {
  995. ether_type = *(uint16_t *)(nbuf->data
  996. + QDF_IEEE80211_3ADDR_HDR_LEN
  997. + sizeof(qdf_llc_t)
  998. - sizeof(ether_type));
  999. llcHdr = (qdf_llc_t *)(nbuf->data +
  1000. QDF_IEEE80211_3ADDR_HDR_LEN);
  1001. }
  1002. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr)
  1003. && (ether_type ==
  1004. qdf_htons(QDF_NBUF_TRAC_EAPOL_ETH_TYPE)))) {
  1005. DP_STATS_INC(vdev, tx_i.cce_classified_raw, 1);
  1006. return true;
  1007. }
  1008. }
  1009. return false;
  1010. }
  1011. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr))) {
  1012. ether_type = *(uint16_t *)(nbuf->data + 2*QDF_MAC_ADDR_SIZE +
  1013. sizeof(*llcHdr));
  1014. nbuf_clone = qdf_nbuf_clone(nbuf);
  1015. if (qdf_unlikely(nbuf_clone)) {
  1016. qdf_nbuf_pull_head(nbuf_clone, sizeof(*llcHdr));
  1017. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1018. qdf_nbuf_pull_head(nbuf_clone,
  1019. sizeof(qdf_net_vlanhdr_t));
  1020. }
  1021. }
  1022. } else {
  1023. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1024. nbuf_clone = qdf_nbuf_clone(nbuf);
  1025. if (qdf_unlikely(nbuf_clone)) {
  1026. qdf_nbuf_pull_head(nbuf_clone,
  1027. sizeof(qdf_net_vlanhdr_t));
  1028. }
  1029. }
  1030. }
  1031. if (qdf_unlikely(nbuf_clone))
  1032. nbuf = nbuf_clone;
  1033. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf)
  1034. || qdf_nbuf_is_ipv4_arp_pkt(nbuf)
  1035. || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)
  1036. || qdf_nbuf_is_ipv4_tdls_pkt(nbuf)
  1037. || (qdf_nbuf_is_ipv4_pkt(nbuf)
  1038. && qdf_nbuf_is_ipv4_dhcp_pkt(nbuf))
  1039. || (qdf_nbuf_is_ipv6_pkt(nbuf) &&
  1040. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))) {
  1041. if (qdf_unlikely(nbuf_clone))
  1042. qdf_nbuf_free(nbuf_clone);
  1043. return true;
  1044. }
  1045. if (qdf_unlikely(nbuf_clone))
  1046. qdf_nbuf_free(nbuf_clone);
  1047. return false;
  1048. }
  1049. /**
  1050. * dp_tx_get_tid() - Obtain TID to be used for this frame
  1051. * @vdev: DP vdev handle
  1052. * @nbuf: skb
  1053. *
  1054. * Extract the DSCP or PCP information from frame and map into TID value.
  1055. *
  1056. * Return: void
  1057. */
  1058. static void dp_tx_get_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1059. struct dp_tx_msdu_info_s *msdu_info)
  1060. {
  1061. uint8_t tos = 0, dscp_tid_override = 0;
  1062. uint8_t *hdr_ptr, *L3datap;
  1063. uint8_t is_mcast = 0;
  1064. qdf_ether_header_t *eh = NULL;
  1065. qdf_ethervlan_header_t *evh = NULL;
  1066. uint16_t ether_type;
  1067. qdf_llc_t *llcHdr;
  1068. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  1069. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  1070. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1071. eh = (qdf_ether_header_t *)nbuf->data;
  1072. hdr_ptr = eh->ether_dhost;
  1073. L3datap = hdr_ptr + sizeof(qdf_ether_header_t);
  1074. } else {
  1075. qdf_dot3_qosframe_t *qos_wh =
  1076. (qdf_dot3_qosframe_t *) nbuf->data;
  1077. msdu_info->tid = qos_wh->i_fc[0] & DP_FC0_SUBTYPE_QOS ?
  1078. qos_wh->i_qos[0] & DP_QOS_TID : 0;
  1079. return;
  1080. }
  1081. is_mcast = DP_FRAME_IS_MULTICAST(hdr_ptr);
  1082. ether_type = eh->ether_type;
  1083. llcHdr = (qdf_llc_t *)(nbuf->data + sizeof(qdf_ether_header_t));
  1084. /*
  1085. * Check if packet is dot3 or eth2 type.
  1086. */
  1087. if (DP_FRAME_IS_LLC(ether_type) && DP_FRAME_IS_SNAP(llcHdr)) {
  1088. ether_type = (uint16_t)*(nbuf->data + 2*QDF_MAC_ADDR_SIZE +
  1089. sizeof(*llcHdr));
  1090. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1091. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t) +
  1092. sizeof(*llcHdr);
  1093. ether_type = (uint16_t)*(nbuf->data + 2*QDF_MAC_ADDR_SIZE
  1094. + sizeof(*llcHdr) +
  1095. sizeof(qdf_net_vlanhdr_t));
  1096. } else {
  1097. L3datap = hdr_ptr + sizeof(qdf_ether_header_t) +
  1098. sizeof(*llcHdr);
  1099. }
  1100. } else {
  1101. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1102. evh = (qdf_ethervlan_header_t *) eh;
  1103. ether_type = evh->ether_type;
  1104. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t);
  1105. }
  1106. }
  1107. /*
  1108. * Find priority from IP TOS DSCP field
  1109. */
  1110. if (qdf_nbuf_is_ipv4_pkt(nbuf)) {
  1111. qdf_net_iphdr_t *ip = (qdf_net_iphdr_t *) L3datap;
  1112. if (qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) {
  1113. /* Only for unicast frames */
  1114. if (!is_mcast) {
  1115. /* send it on VO queue */
  1116. msdu_info->tid = DP_VO_TID;
  1117. }
  1118. } else {
  1119. /*
  1120. * IP frame: exclude ECN bits 0-1 and map DSCP bits 2-7
  1121. * from TOS byte.
  1122. */
  1123. tos = ip->ip_tos;
  1124. dscp_tid_override = 1;
  1125. }
  1126. } else if (qdf_nbuf_is_ipv6_pkt(nbuf)) {
  1127. /* TODO
  1128. * use flowlabel
  1129. *igmpmld cases to be handled in phase 2
  1130. */
  1131. unsigned long ver_pri_flowlabel;
  1132. unsigned long pri;
  1133. ver_pri_flowlabel = *(unsigned long *) L3datap;
  1134. pri = (ntohl(ver_pri_flowlabel) & IPV6_FLOWINFO_PRIORITY) >>
  1135. DP_IPV6_PRIORITY_SHIFT;
  1136. tos = pri;
  1137. dscp_tid_override = 1;
  1138. } else if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf))
  1139. msdu_info->tid = DP_VO_TID;
  1140. else if (qdf_nbuf_is_ipv4_arp_pkt(nbuf)) {
  1141. /* Only for unicast frames */
  1142. if (!is_mcast) {
  1143. /* send ucast arp on VO queue */
  1144. msdu_info->tid = DP_VO_TID;
  1145. }
  1146. }
  1147. /*
  1148. * Assign all MCAST packets to BE
  1149. */
  1150. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1151. if (is_mcast) {
  1152. tos = 0;
  1153. dscp_tid_override = 1;
  1154. }
  1155. }
  1156. if (dscp_tid_override == 1) {
  1157. tos = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  1158. msdu_info->tid = pdev->dscp_tid_map[vdev->dscp_tid_map_id][tos];
  1159. }
  1160. if (msdu_info->tid >= CDP_MAX_DATA_TIDS)
  1161. msdu_info->tid = CDP_MAX_DATA_TIDS - 1;
  1162. return;
  1163. }
  1164. /**
  1165. * dp_tx_classify_tid() - Obtain TID to be used for this frame
  1166. * @vdev: DP vdev handle
  1167. * @nbuf: skb
  1168. *
  1169. * Software based TID classification is required when more than 2 DSCP-TID
  1170. * mapping tables are needed.
  1171. * Hardware supports 2 DSCP-TID mapping tables for HKv1 and 48 for HKv2.
  1172. *
  1173. * Return: void
  1174. */
  1175. static void dp_tx_classify_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1176. struct dp_tx_msdu_info_s *msdu_info)
  1177. {
  1178. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  1179. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  1180. if (pdev->soc && vdev->dscp_tid_map_id < pdev->soc->num_hw_dscp_tid_map)
  1181. return;
  1182. /* for mesh packets don't do any classification */
  1183. if (qdf_unlikely(vdev->mesh_vdev))
  1184. return;
  1185. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1186. }
  1187. #ifdef FEATURE_WLAN_TDLS
  1188. /**
  1189. * dp_tx_update_tdls_flags() - Update descriptor flags for TDLS frame
  1190. * @tx_desc: TX descriptor
  1191. *
  1192. * Return: None
  1193. */
  1194. static void dp_tx_update_tdls_flags(struct dp_tx_desc_s *tx_desc)
  1195. {
  1196. if (tx_desc->vdev) {
  1197. if (tx_desc->vdev->is_tdls_frame) {
  1198. tx_desc->flags |= DP_TX_DESC_FLAG_TDLS_FRAME;
  1199. tx_desc->vdev->is_tdls_frame = false;
  1200. }
  1201. }
  1202. }
  1203. /**
  1204. * dp_non_std_tx_comp_free_buff() - Free the non std tx packet buffer
  1205. * @tx_desc: TX descriptor
  1206. * @vdev: datapath vdev handle
  1207. *
  1208. * Return: None
  1209. */
  1210. static void dp_non_std_tx_comp_free_buff(struct dp_tx_desc_s *tx_desc,
  1211. struct dp_vdev *vdev)
  1212. {
  1213. struct hal_tx_completion_status ts = {0};
  1214. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1215. if (qdf_unlikely(!vdev)) {
  1216. dp_err("vdev is null!");
  1217. return;
  1218. }
  1219. hal_tx_comp_get_status(&tx_desc->comp, &ts, vdev->pdev->soc->hal_soc);
  1220. if (vdev->tx_non_std_data_callback.func) {
  1221. qdf_nbuf_set_next(tx_desc->nbuf, NULL);
  1222. vdev->tx_non_std_data_callback.func(
  1223. vdev->tx_non_std_data_callback.ctxt,
  1224. nbuf, ts.status);
  1225. return;
  1226. }
  1227. }
  1228. #else
  1229. static inline void dp_tx_update_tdls_flags(struct dp_tx_desc_s *tx_desc)
  1230. {
  1231. }
  1232. static inline void dp_non_std_tx_comp_free_buff(struct dp_tx_desc_s *tx_desc,
  1233. struct dp_vdev *vdev)
  1234. {
  1235. }
  1236. #endif
  1237. /**
  1238. * dp_tx_send_msdu_single() - Setup descriptor and enqueue single MSDU to TCL
  1239. * @vdev: DP vdev handle
  1240. * @nbuf: skb
  1241. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1242. * @meta_data: Metadata to the fw
  1243. * @tx_q: Tx queue to be used for this Tx frame
  1244. * @peer_id: peer_id of the peer in case of NAWDS frames
  1245. * @tx_exc_metadata: Handle that holds exception path metadata
  1246. *
  1247. * Return: NULL on success,
  1248. * nbuf when it fails to send
  1249. */
  1250. static qdf_nbuf_t dp_tx_send_msdu_single(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1251. struct dp_tx_msdu_info_s *msdu_info, uint16_t peer_id,
  1252. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1253. {
  1254. struct dp_pdev *pdev = vdev->pdev;
  1255. struct dp_soc *soc = pdev->soc;
  1256. struct dp_tx_desc_s *tx_desc;
  1257. QDF_STATUS status;
  1258. struct dp_tx_queue *tx_q = &(msdu_info->tx_queue);
  1259. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1260. uint16_t htt_tcl_metadata = 0;
  1261. uint8_t tid = msdu_info->tid;
  1262. struct cdp_tid_tx_stats *tid_stats = NULL;
  1263. /* Setup Tx descriptor for an MSDU, and MSDU extension descriptor */
  1264. tx_desc = dp_tx_prepare_desc_single(vdev, nbuf, tx_q->desc_pool_id,
  1265. msdu_info, tx_exc_metadata);
  1266. if (!tx_desc) {
  1267. dp_err_rl("Tx_desc prepare Fail vdev %pK queue %d",
  1268. vdev, tx_q->desc_pool_id);
  1269. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1270. tid_stats = &pdev->stats.tid_stats.
  1271. tid_tx_stats[tx_q->ring_id][msdu_info->tid];
  1272. tid_stats->swdrop_cnt[TX_DESC_ERR]++;
  1273. return nbuf;
  1274. }
  1275. if (qdf_unlikely(soc->cce_disable)) {
  1276. if (dp_cce_classify(vdev, nbuf) == true) {
  1277. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1278. tid = DP_VO_TID;
  1279. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1280. }
  1281. }
  1282. dp_tx_update_tdls_flags(tx_desc);
  1283. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1284. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1285. "%s %d : HAL RING Access Failed -- %pK",
  1286. __func__, __LINE__, hal_srng);
  1287. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1288. tid_stats = &pdev->stats.tid_stats.
  1289. tid_tx_stats[tx_q->ring_id][tid];
  1290. tid_stats->swdrop_cnt[TX_HAL_RING_ACCESS_ERR]++;
  1291. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1292. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1293. qdf_nbuf_unmap(vdev->osdev, nbuf, QDF_DMA_TO_DEVICE);
  1294. goto fail_return;
  1295. }
  1296. if (qdf_unlikely(peer_id == DP_INVALID_PEER)) {
  1297. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1298. HTT_TX_TCL_METADATA_HOST_INSPECTED_SET(htt_tcl_metadata, 1);
  1299. } else if (qdf_unlikely(peer_id != HTT_INVALID_PEER)) {
  1300. HTT_TX_TCL_METADATA_TYPE_SET(htt_tcl_metadata,
  1301. HTT_TCL_METADATA_TYPE_PEER_BASED);
  1302. HTT_TX_TCL_METADATA_PEER_ID_SET(htt_tcl_metadata,
  1303. peer_id);
  1304. } else
  1305. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1306. if (msdu_info->exception_fw) {
  1307. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  1308. }
  1309. /* Enqueue the Tx MSDU descriptor to HW for transmit */
  1310. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, tid,
  1311. htt_tcl_metadata, tx_q->ring_id, tx_exc_metadata);
  1312. if (status != QDF_STATUS_SUCCESS) {
  1313. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1314. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d",
  1315. __func__, tx_desc, tx_q->ring_id);
  1316. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1317. tid_stats = &pdev->stats.tid_stats.
  1318. tid_tx_stats[tx_q->ring_id][tid];
  1319. tid_stats->swdrop_cnt[TX_HW_ENQUEUE]++;
  1320. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1321. qdf_nbuf_unmap(vdev->osdev, nbuf, QDF_DMA_TO_DEVICE);
  1322. goto fail_return;
  1323. }
  1324. nbuf = NULL;
  1325. fail_return:
  1326. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1327. hal_srng_access_end(soc->hal_soc, hal_srng);
  1328. hif_pm_runtime_put(soc->hif_handle);
  1329. } else {
  1330. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1331. }
  1332. return nbuf;
  1333. }
  1334. /**
  1335. * dp_tx_send_msdu_multiple() - Enqueue multiple MSDUs
  1336. * @vdev: DP vdev handle
  1337. * @nbuf: skb
  1338. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  1339. *
  1340. * Prepare descriptors for multiple MSDUs (TSO segments) and enqueue to TCL
  1341. *
  1342. * Return: NULL on success,
  1343. * nbuf when it fails to send
  1344. */
  1345. #if QDF_LOCK_STATS
  1346. static noinline
  1347. #else
  1348. static
  1349. #endif
  1350. qdf_nbuf_t dp_tx_send_msdu_multiple(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1351. struct dp_tx_msdu_info_s *msdu_info)
  1352. {
  1353. uint8_t i;
  1354. struct dp_pdev *pdev = vdev->pdev;
  1355. struct dp_soc *soc = pdev->soc;
  1356. struct dp_tx_desc_s *tx_desc;
  1357. bool is_cce_classified = false;
  1358. QDF_STATUS status;
  1359. uint16_t htt_tcl_metadata = 0;
  1360. struct dp_tx_queue *tx_q = &msdu_info->tx_queue;
  1361. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1362. struct cdp_tid_tx_stats *tid_stats = NULL;
  1363. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1364. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1365. "%s %d : HAL RING Access Failed -- %pK",
  1366. __func__, __LINE__, hal_srng);
  1367. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1368. tid_stats = &pdev->stats.tid_stats.
  1369. tid_tx_stats[tx_q->ring_id][msdu_info->tid];
  1370. tid_stats->swdrop_cnt[TX_HAL_RING_ACCESS_ERR]++;
  1371. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1372. return nbuf;
  1373. }
  1374. if (qdf_unlikely(soc->cce_disable)) {
  1375. is_cce_classified = dp_cce_classify(vdev, nbuf);
  1376. if (is_cce_classified) {
  1377. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1378. msdu_info->tid = DP_VO_TID;
  1379. }
  1380. }
  1381. if (msdu_info->frm_type == dp_tx_frm_me)
  1382. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1383. i = 0;
  1384. /* Print statement to track i and num_seg */
  1385. /*
  1386. * For each segment (maps to 1 MSDU) , prepare software and hardware
  1387. * descriptors using information in msdu_info
  1388. */
  1389. while (i < msdu_info->num_seg) {
  1390. /*
  1391. * Setup Tx descriptor for an MSDU, and MSDU extension
  1392. * descriptor
  1393. */
  1394. tx_desc = dp_tx_prepare_desc(vdev, nbuf, msdu_info,
  1395. tx_q->desc_pool_id);
  1396. if (!tx_desc) {
  1397. if (msdu_info->frm_type == dp_tx_frm_me) {
  1398. dp_tx_me_free_buf(pdev,
  1399. (void *)(msdu_info->u.sg_info
  1400. .curr_seg->frags[0].vaddr));
  1401. }
  1402. goto done;
  1403. }
  1404. if (msdu_info->frm_type == dp_tx_frm_me) {
  1405. tx_desc->me_buffer =
  1406. msdu_info->u.sg_info.curr_seg->frags[0].vaddr;
  1407. tx_desc->flags |= DP_TX_DESC_FLAG_ME;
  1408. }
  1409. if (is_cce_classified)
  1410. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1411. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1412. if (msdu_info->exception_fw) {
  1413. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  1414. }
  1415. /*
  1416. * Enqueue the Tx MSDU descriptor to HW for transmit
  1417. */
  1418. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, msdu_info->tid,
  1419. htt_tcl_metadata, tx_q->ring_id, NULL);
  1420. if (status != QDF_STATUS_SUCCESS) {
  1421. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1422. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d",
  1423. __func__, tx_desc, tx_q->ring_id);
  1424. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1425. tid_stats = &pdev->stats.tid_stats.
  1426. tid_tx_stats[tx_q->ring_id][msdu_info->tid];
  1427. tid_stats->swdrop_cnt[TX_HW_ENQUEUE]++;
  1428. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  1429. dp_tx_me_free_buf(pdev, tx_desc->me_buffer);
  1430. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1431. goto done;
  1432. }
  1433. /*
  1434. * TODO
  1435. * if tso_info structure can be modified to have curr_seg
  1436. * as first element, following 2 blocks of code (for TSO and SG)
  1437. * can be combined into 1
  1438. */
  1439. /*
  1440. * For frames with multiple segments (TSO, ME), jump to next
  1441. * segment.
  1442. */
  1443. if (msdu_info->frm_type == dp_tx_frm_tso) {
  1444. if (msdu_info->u.tso_info.curr_seg->next) {
  1445. msdu_info->u.tso_info.curr_seg =
  1446. msdu_info->u.tso_info.curr_seg->next;
  1447. /*
  1448. * If this is a jumbo nbuf, then increment the number of
  1449. * nbuf users for each additional segment of the msdu.
  1450. * This will ensure that the skb is freed only after
  1451. * receiving tx completion for all segments of an nbuf
  1452. */
  1453. qdf_nbuf_inc_users(nbuf);
  1454. /* Check with MCL if this is needed */
  1455. /* nbuf = msdu_info->u.tso_info.curr_seg->nbuf; */
  1456. }
  1457. }
  1458. /*
  1459. * For Multicast-Unicast converted packets,
  1460. * each converted frame (for a client) is represented as
  1461. * 1 segment
  1462. */
  1463. if ((msdu_info->frm_type == dp_tx_frm_sg) ||
  1464. (msdu_info->frm_type == dp_tx_frm_me)) {
  1465. if (msdu_info->u.sg_info.curr_seg->next) {
  1466. msdu_info->u.sg_info.curr_seg =
  1467. msdu_info->u.sg_info.curr_seg->next;
  1468. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1469. }
  1470. }
  1471. i++;
  1472. }
  1473. nbuf = NULL;
  1474. done:
  1475. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1476. hal_srng_access_end(soc->hal_soc, hal_srng);
  1477. hif_pm_runtime_put(soc->hif_handle);
  1478. } else {
  1479. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1480. }
  1481. return nbuf;
  1482. }
  1483. /**
  1484. * dp_tx_prepare_sg()- Extract SG info from NBUF and prepare msdu_info
  1485. * for SG frames
  1486. * @vdev: DP vdev handle
  1487. * @nbuf: skb
  1488. * @seg_info: Pointer to Segment info Descriptor to be prepared
  1489. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1490. *
  1491. * Return: NULL on success,
  1492. * nbuf when it fails to send
  1493. */
  1494. static qdf_nbuf_t dp_tx_prepare_sg(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1495. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  1496. {
  1497. uint32_t cur_frag, nr_frags;
  1498. qdf_dma_addr_t paddr;
  1499. struct dp_tx_sg_info_s *sg_info;
  1500. sg_info = &msdu_info->u.sg_info;
  1501. nr_frags = qdf_nbuf_get_nr_frags(nbuf);
  1502. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, nbuf,
  1503. QDF_DMA_TO_DEVICE)) {
  1504. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1505. "dma map error");
  1506. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1507. qdf_nbuf_free(nbuf);
  1508. return NULL;
  1509. }
  1510. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1511. seg_info->frags[0].paddr_lo = paddr;
  1512. seg_info->frags[0].paddr_hi = ((uint64_t) paddr) >> 32;
  1513. seg_info->frags[0].len = qdf_nbuf_headlen(nbuf);
  1514. seg_info->frags[0].vaddr = (void *) nbuf;
  1515. for (cur_frag = 0; cur_frag < nr_frags; cur_frag++) {
  1516. if (QDF_STATUS_E_FAILURE == qdf_nbuf_frag_map(vdev->osdev,
  1517. nbuf, 0, QDF_DMA_TO_DEVICE, cur_frag)) {
  1518. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1519. "frag dma map error");
  1520. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1521. qdf_nbuf_free(nbuf);
  1522. return NULL;
  1523. }
  1524. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1525. seg_info->frags[cur_frag + 1].paddr_lo = paddr;
  1526. seg_info->frags[cur_frag + 1].paddr_hi =
  1527. ((uint64_t) paddr) >> 32;
  1528. seg_info->frags[cur_frag + 1].len =
  1529. qdf_nbuf_get_frag_size(nbuf, cur_frag);
  1530. }
  1531. seg_info->frag_cnt = (cur_frag + 1);
  1532. seg_info->total_len = qdf_nbuf_len(nbuf);
  1533. seg_info->next = NULL;
  1534. sg_info->curr_seg = seg_info;
  1535. msdu_info->frm_type = dp_tx_frm_sg;
  1536. msdu_info->num_seg = 1;
  1537. return nbuf;
  1538. }
  1539. /**
  1540. * dp_tx_add_tx_sniffer_meta_data()- Add tx_sniffer meta hdr info
  1541. * @vdev: DP vdev handle
  1542. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1543. * @ppdu_cookie: PPDU cookie that should be replayed in the ppdu completions
  1544. *
  1545. * Return: NULL on failure,
  1546. * nbuf when extracted successfully
  1547. */
  1548. static
  1549. void dp_tx_add_tx_sniffer_meta_data(struct dp_vdev *vdev,
  1550. struct dp_tx_msdu_info_s *msdu_info,
  1551. uint16_t ppdu_cookie)
  1552. {
  1553. struct htt_tx_msdu_desc_ext2_t *meta_data =
  1554. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  1555. qdf_mem_zero(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t));
  1556. HTT_TX_MSDU_EXT2_DESC_FLAG_SEND_AS_STANDALONE_SET
  1557. (msdu_info->meta_data[5], 1);
  1558. HTT_TX_MSDU_EXT2_DESC_FLAG_HOST_OPAQUE_VALID_SET
  1559. (msdu_info->meta_data[5], 1);
  1560. HTT_TX_MSDU_EXT2_DESC_HOST_OPAQUE_COOKIE_SET
  1561. (msdu_info->meta_data[6], ppdu_cookie);
  1562. msdu_info->exception_fw = 1;
  1563. msdu_info->is_tx_sniffer = 1;
  1564. }
  1565. #ifdef MESH_MODE_SUPPORT
  1566. /**
  1567. * dp_tx_extract_mesh_meta_data()- Extract mesh meta hdr info from nbuf
  1568. and prepare msdu_info for mesh frames.
  1569. * @vdev: DP vdev handle
  1570. * @nbuf: skb
  1571. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1572. *
  1573. * Return: NULL on failure,
  1574. * nbuf when extracted successfully
  1575. */
  1576. static
  1577. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1578. struct dp_tx_msdu_info_s *msdu_info)
  1579. {
  1580. struct meta_hdr_s *mhdr;
  1581. struct htt_tx_msdu_desc_ext2_t *meta_data =
  1582. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  1583. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1584. if (CB_FTYPE_MESH_TX_INFO != qdf_nbuf_get_tx_ftype(nbuf)) {
  1585. msdu_info->exception_fw = 0;
  1586. goto remove_meta_hdr;
  1587. }
  1588. msdu_info->exception_fw = 1;
  1589. qdf_mem_zero(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t));
  1590. meta_data->host_tx_desc_pool = 1;
  1591. meta_data->update_peer_cache = 1;
  1592. meta_data->learning_frame = 1;
  1593. if (!(mhdr->flags & METAHDR_FLAG_AUTO_RATE)) {
  1594. meta_data->power = mhdr->power;
  1595. meta_data->mcs_mask = 1 << mhdr->rate_info[0].mcs;
  1596. meta_data->nss_mask = 1 << mhdr->rate_info[0].nss;
  1597. meta_data->pream_type = mhdr->rate_info[0].preamble_type;
  1598. meta_data->retry_limit = mhdr->rate_info[0].max_tries;
  1599. meta_data->dyn_bw = 1;
  1600. meta_data->valid_pwr = 1;
  1601. meta_data->valid_mcs_mask = 1;
  1602. meta_data->valid_nss_mask = 1;
  1603. meta_data->valid_preamble_type = 1;
  1604. meta_data->valid_retries = 1;
  1605. meta_data->valid_bw_info = 1;
  1606. }
  1607. if (mhdr->flags & METAHDR_FLAG_NOENCRYPT) {
  1608. meta_data->encrypt_type = 0;
  1609. meta_data->valid_encrypt_type = 1;
  1610. meta_data->learning_frame = 0;
  1611. }
  1612. meta_data->valid_key_flags = 1;
  1613. meta_data->key_flags = (mhdr->keyix & 0x3);
  1614. remove_meta_hdr:
  1615. if (qdf_nbuf_pull_head(nbuf, sizeof(struct meta_hdr_s)) == NULL) {
  1616. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1617. "qdf_nbuf_pull_head failed");
  1618. qdf_nbuf_free(nbuf);
  1619. return NULL;
  1620. }
  1621. msdu_info->tid = qdf_nbuf_get_priority(nbuf);
  1622. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1623. "%s , Meta hdr %0x %0x %0x %0x %0x %0x"
  1624. " tid %d to_fw %d",
  1625. __func__, msdu_info->meta_data[0],
  1626. msdu_info->meta_data[1],
  1627. msdu_info->meta_data[2],
  1628. msdu_info->meta_data[3],
  1629. msdu_info->meta_data[4],
  1630. msdu_info->meta_data[5],
  1631. msdu_info->tid, msdu_info->exception_fw);
  1632. return nbuf;
  1633. }
  1634. #else
  1635. static
  1636. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1637. struct dp_tx_msdu_info_s *msdu_info)
  1638. {
  1639. return nbuf;
  1640. }
  1641. #endif
  1642. /**
  1643. * dp_check_exc_metadata() - Checks if parameters are valid
  1644. * @tx_exc - holds all exception path parameters
  1645. *
  1646. * Returns true when all the parameters are valid else false
  1647. *
  1648. */
  1649. static bool dp_check_exc_metadata(struct cdp_tx_exception_metadata *tx_exc)
  1650. {
  1651. bool invalid_tid = (tx_exc->tid > DP_MAX_TIDS && tx_exc->tid !=
  1652. HTT_INVALID_TID);
  1653. bool invalid_encap_type = (tx_exc->tid > DP_MAX_TIDS && tx_exc->tid !=
  1654. HTT_INVALID_TID);
  1655. bool invalid_sec_type = (tx_exc->sec_type > cdp_num_sec_types &&
  1656. tx_exc->sec_type != CDP_INVALID_SEC_TYPE);
  1657. bool invalid_cookie = (tx_exc->is_tx_sniffer == 1 &&
  1658. tx_exc->ppdu_cookie == 0);
  1659. if (invalid_tid || invalid_encap_type || invalid_sec_type ||
  1660. invalid_cookie) {
  1661. return false;
  1662. }
  1663. return true;
  1664. }
  1665. /**
  1666. * dp_tx_send_exception() - Transmit a frame on a given VAP in exception path
  1667. * @vap_dev: DP vdev handle
  1668. * @nbuf: skb
  1669. * @tx_exc_metadata: Handle that holds exception path meta data
  1670. *
  1671. * Entry point for Core Tx layer (DP_TX) invoked from
  1672. * hard_start_xmit in OSIF/HDD to transmit frames through fw
  1673. *
  1674. * Return: NULL on success,
  1675. * nbuf when it fails to send
  1676. */
  1677. qdf_nbuf_t dp_tx_send_exception(void *vap_dev, qdf_nbuf_t nbuf,
  1678. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1679. {
  1680. qdf_ether_header_t *eh = NULL;
  1681. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1682. struct dp_tx_msdu_info_s msdu_info;
  1683. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  1684. if (!tx_exc_metadata)
  1685. goto fail;
  1686. msdu_info.tid = tx_exc_metadata->tid;
  1687. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1688. dp_verbose_debug("skb %pM", nbuf->data);
  1689. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1690. if (qdf_unlikely(!dp_check_exc_metadata(tx_exc_metadata))) {
  1691. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1692. "Invalid parameters in exception path");
  1693. goto fail;
  1694. }
  1695. /* Basic sanity checks for unsupported packets */
  1696. /* MESH mode */
  1697. if (qdf_unlikely(vdev->mesh_vdev)) {
  1698. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1699. "Mesh mode is not supported in exception path");
  1700. goto fail;
  1701. }
  1702. /* TSO or SG */
  1703. if (qdf_unlikely(qdf_nbuf_is_tso(nbuf)) ||
  1704. qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1705. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1706. "TSO and SG are not supported in exception path");
  1707. goto fail;
  1708. }
  1709. /* RAW */
  1710. if (qdf_unlikely(tx_exc_metadata->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1711. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1712. "Raw frame is not supported in exception path");
  1713. goto fail;
  1714. }
  1715. /* Mcast enhancement*/
  1716. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1717. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) &&
  1718. !DP_FRAME_IS_BROADCAST((eh)->ether_dhost)) {
  1719. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1720. "Ignoring mcast_enhancement_en which is set and sending the mcast packet to the FW");
  1721. }
  1722. }
  1723. if (qdf_likely(tx_exc_metadata->is_tx_sniffer)) {
  1724. DP_STATS_INC_PKT(vdev, tx_i.sniffer_rcvd, 1,
  1725. qdf_nbuf_len(nbuf));
  1726. dp_tx_add_tx_sniffer_meta_data(vdev, &msdu_info,
  1727. tx_exc_metadata->ppdu_cookie);
  1728. }
  1729. /*
  1730. * Get HW Queue to use for this frame.
  1731. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1732. * dedicated for data and 1 for command.
  1733. * "queue_id" maps to one hardware ring.
  1734. * With each ring, we also associate a unique Tx descriptor pool
  1735. * to minimize lock contention for these resources.
  1736. */
  1737. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1738. /* Single linear frame */
  1739. /*
  1740. * If nbuf is a simple linear frame, use send_single function to
  1741. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1742. * SRNG. There is no need to setup a MSDU extension descriptor.
  1743. */
  1744. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info,
  1745. tx_exc_metadata->peer_id, tx_exc_metadata);
  1746. return nbuf;
  1747. fail:
  1748. dp_verbose_debug("pkt send failed");
  1749. return nbuf;
  1750. }
  1751. /**
  1752. * dp_tx_send_mesh() - Transmit mesh frame on a given VAP
  1753. * @vap_dev: DP vdev handle
  1754. * @nbuf: skb
  1755. *
  1756. * Entry point for Core Tx layer (DP_TX) invoked from
  1757. * hard_start_xmit in OSIF/HDD
  1758. *
  1759. * Return: NULL on success,
  1760. * nbuf when it fails to send
  1761. */
  1762. #ifdef MESH_MODE_SUPPORT
  1763. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1764. {
  1765. struct meta_hdr_s *mhdr;
  1766. qdf_nbuf_t nbuf_mesh = NULL;
  1767. qdf_nbuf_t nbuf_clone = NULL;
  1768. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1769. uint8_t no_enc_frame = 0;
  1770. nbuf_mesh = qdf_nbuf_unshare(nbuf);
  1771. if (!nbuf_mesh) {
  1772. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1773. "qdf_nbuf_unshare failed");
  1774. return nbuf;
  1775. }
  1776. nbuf = nbuf_mesh;
  1777. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1778. if ((vdev->sec_type != cdp_sec_type_none) &&
  1779. (mhdr->flags & METAHDR_FLAG_NOENCRYPT))
  1780. no_enc_frame = 1;
  1781. if (mhdr->flags & METAHDR_FLAG_NOQOS)
  1782. qdf_nbuf_set_priority(nbuf, HTT_TX_EXT_TID_NON_QOS_MCAST_BCAST);
  1783. if ((mhdr->flags & METAHDR_FLAG_INFO_UPDATED) &&
  1784. !no_enc_frame) {
  1785. nbuf_clone = qdf_nbuf_clone(nbuf);
  1786. if (!nbuf_clone) {
  1787. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1788. "qdf_nbuf_clone failed");
  1789. return nbuf;
  1790. }
  1791. qdf_nbuf_set_tx_ftype(nbuf_clone, CB_FTYPE_MESH_TX_INFO);
  1792. }
  1793. if (nbuf_clone) {
  1794. if (!dp_tx_send(vap_dev, nbuf_clone)) {
  1795. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1796. } else {
  1797. qdf_nbuf_free(nbuf_clone);
  1798. }
  1799. }
  1800. if (no_enc_frame)
  1801. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_MESH_TX_INFO);
  1802. else
  1803. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_INVALID);
  1804. nbuf = dp_tx_send(vap_dev, nbuf);
  1805. if ((!nbuf) && no_enc_frame) {
  1806. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1807. }
  1808. return nbuf;
  1809. }
  1810. #else
  1811. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1812. {
  1813. return dp_tx_send(vap_dev, nbuf);
  1814. }
  1815. #endif
  1816. /**
  1817. * dp_tx_send() - Transmit a frame on a given VAP
  1818. * @vap_dev: DP vdev handle
  1819. * @nbuf: skb
  1820. *
  1821. * Entry point for Core Tx layer (DP_TX) invoked from
  1822. * hard_start_xmit in OSIF/HDD or from dp_rx_process for intravap forwarding
  1823. * cases
  1824. *
  1825. * Return: NULL on success,
  1826. * nbuf when it fails to send
  1827. */
  1828. qdf_nbuf_t dp_tx_send(void *vap_dev, qdf_nbuf_t nbuf)
  1829. {
  1830. qdf_ether_header_t *eh = NULL;
  1831. struct dp_tx_msdu_info_s msdu_info;
  1832. struct dp_tx_seg_info_s seg_info;
  1833. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1834. uint16_t peer_id = HTT_INVALID_PEER;
  1835. qdf_nbuf_t nbuf_mesh = NULL;
  1836. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  1837. qdf_mem_zero(&seg_info, sizeof(seg_info));
  1838. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1839. dp_verbose_debug("skb %pM", nbuf->data);
  1840. /*
  1841. * Set Default Host TID value to invalid TID
  1842. * (TID override disabled)
  1843. */
  1844. msdu_info.tid = HTT_TX_EXT_TID_INVALID;
  1845. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1846. if (qdf_unlikely(vdev->mesh_vdev)) {
  1847. nbuf_mesh = dp_tx_extract_mesh_meta_data(vdev, nbuf,
  1848. &msdu_info);
  1849. if (!nbuf_mesh) {
  1850. dp_verbose_debug("Extracting mesh metadata failed");
  1851. return nbuf;
  1852. }
  1853. nbuf = nbuf_mesh;
  1854. }
  1855. /*
  1856. * Get HW Queue to use for this frame.
  1857. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1858. * dedicated for data and 1 for command.
  1859. * "queue_id" maps to one hardware ring.
  1860. * With each ring, we also associate a unique Tx descriptor pool
  1861. * to minimize lock contention for these resources.
  1862. */
  1863. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1864. /*
  1865. * TCL H/W supports 2 DSCP-TID mapping tables.
  1866. * Table 1 - Default DSCP-TID mapping table
  1867. * Table 2 - 1 DSCP-TID override table
  1868. *
  1869. * If we need a different DSCP-TID mapping for this vap,
  1870. * call tid_classify to extract DSCP/ToS from frame and
  1871. * map to a TID and store in msdu_info. This is later used
  1872. * to fill in TCL Input descriptor (per-packet TID override).
  1873. */
  1874. dp_tx_classify_tid(vdev, nbuf, &msdu_info);
  1875. /*
  1876. * Classify the frame and call corresponding
  1877. * "prepare" function which extracts the segment (TSO)
  1878. * and fragmentation information (for TSO , SG, ME, or Raw)
  1879. * into MSDU_INFO structure which is later used to fill
  1880. * SW and HW descriptors.
  1881. */
  1882. if (qdf_nbuf_is_tso(nbuf)) {
  1883. dp_verbose_debug("TSO frame %pK", vdev);
  1884. DP_STATS_INC_PKT(vdev, tx_i.tso.tso_pkt, 1,
  1885. qdf_nbuf_len(nbuf));
  1886. if (dp_tx_prepare_tso(vdev, nbuf, &msdu_info)) {
  1887. DP_STATS_INC_PKT(vdev, tx_i.tso.dropped_host, 1,
  1888. qdf_nbuf_len(nbuf));
  1889. return nbuf;
  1890. }
  1891. goto send_multiple;
  1892. }
  1893. /* SG */
  1894. if (qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1895. nbuf = dp_tx_prepare_sg(vdev, nbuf, &seg_info, &msdu_info);
  1896. if (!nbuf)
  1897. return NULL;
  1898. dp_verbose_debug("non-TSO SG frame %pK", vdev);
  1899. DP_STATS_INC_PKT(vdev, tx_i.sg.sg_pkt, 1,
  1900. qdf_nbuf_len(nbuf));
  1901. goto send_multiple;
  1902. }
  1903. #ifdef ATH_SUPPORT_IQUE
  1904. /* Mcast to Ucast Conversion*/
  1905. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1906. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1907. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) &&
  1908. !DP_FRAME_IS_BROADCAST((eh)->ether_dhost)) {
  1909. dp_verbose_debug("Mcast frm for ME %pK", vdev);
  1910. DP_STATS_INC_PKT(vdev,
  1911. tx_i.mcast_en.mcast_pkt, 1,
  1912. qdf_nbuf_len(nbuf));
  1913. if (dp_tx_prepare_send_me(vdev, nbuf) ==
  1914. QDF_STATUS_SUCCESS) {
  1915. return NULL;
  1916. }
  1917. }
  1918. }
  1919. #endif
  1920. /* RAW */
  1921. if (qdf_unlikely(vdev->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1922. nbuf = dp_tx_prepare_raw(vdev, nbuf, &seg_info, &msdu_info);
  1923. if (!nbuf)
  1924. return NULL;
  1925. dp_verbose_debug("Raw frame %pK", vdev);
  1926. goto send_multiple;
  1927. }
  1928. /* Single linear frame */
  1929. /*
  1930. * If nbuf is a simple linear frame, use send_single function to
  1931. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1932. * SRNG. There is no need to setup a MSDU extension descriptor.
  1933. */
  1934. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info, peer_id, NULL);
  1935. return nbuf;
  1936. send_multiple:
  1937. nbuf = dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  1938. return nbuf;
  1939. }
  1940. /**
  1941. * dp_tx_reinject_handler() - Tx Reinject Handler
  1942. * @tx_desc: software descriptor head pointer
  1943. * @status : Tx completion status from HTT descriptor
  1944. *
  1945. * This function reinjects frames back to Target.
  1946. * Todo - Host queue needs to be added
  1947. *
  1948. * Return: none
  1949. */
  1950. static
  1951. void dp_tx_reinject_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1952. {
  1953. struct dp_vdev *vdev;
  1954. struct dp_peer *peer = NULL;
  1955. uint32_t peer_id = HTT_INVALID_PEER;
  1956. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1957. qdf_nbuf_t nbuf_copy = NULL;
  1958. struct dp_tx_msdu_info_s msdu_info;
  1959. struct dp_peer *sa_peer = NULL;
  1960. struct dp_ast_entry *ast_entry = NULL;
  1961. struct dp_soc *soc = NULL;
  1962. qdf_ether_header_t *eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1963. #ifdef WDS_VENDOR_EXTENSION
  1964. int is_mcast = 0, is_ucast = 0;
  1965. int num_peers_3addr = 0;
  1966. qdf_ether_header_t *eth_hdr = (qdf_ether_header_t *)(qdf_nbuf_data(nbuf));
  1967. struct ieee80211_frame_addr4 *wh = (struct ieee80211_frame_addr4 *)(qdf_nbuf_data(nbuf));
  1968. #endif
  1969. vdev = tx_desc->vdev;
  1970. soc = vdev->pdev->soc;
  1971. qdf_assert(vdev);
  1972. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  1973. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1974. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1975. "%s Tx reinject path", __func__);
  1976. DP_STATS_INC_PKT(vdev, tx_i.reinject_pkts, 1,
  1977. qdf_nbuf_len(tx_desc->nbuf));
  1978. qdf_spin_lock_bh(&(soc->ast_lock));
  1979. ast_entry = dp_peer_ast_hash_find_by_pdevid
  1980. (soc,
  1981. (uint8_t *)(eh->ether_shost),
  1982. vdev->pdev->pdev_id);
  1983. if (ast_entry)
  1984. sa_peer = ast_entry->peer;
  1985. qdf_spin_unlock_bh(&(soc->ast_lock));
  1986. #ifdef WDS_VENDOR_EXTENSION
  1987. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1988. is_mcast = (IS_MULTICAST(wh->i_addr1)) ? 1 : 0;
  1989. } else {
  1990. is_mcast = (IS_MULTICAST(eth_hdr->ether_dhost)) ? 1 : 0;
  1991. }
  1992. is_ucast = !is_mcast;
  1993. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1994. if (peer->bss_peer)
  1995. continue;
  1996. /* Detect wds peers that use 3-addr framing for mcast.
  1997. * if there are any, the bss_peer is used to send the
  1998. * the mcast frame using 3-addr format. all wds enabled
  1999. * peers that use 4-addr framing for mcast frames will
  2000. * be duplicated and sent as 4-addr frames below.
  2001. */
  2002. if (!peer->wds_enabled || !peer->wds_ecm.wds_tx_mcast_4addr) {
  2003. num_peers_3addr = 1;
  2004. break;
  2005. }
  2006. }
  2007. #endif
  2008. if (qdf_unlikely(vdev->mesh_vdev)) {
  2009. DP_TX_FREE_SINGLE_BUF(vdev->pdev->soc, tx_desc->nbuf);
  2010. } else {
  2011. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2012. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  2013. #ifdef WDS_VENDOR_EXTENSION
  2014. /*
  2015. * . if 3-addr STA, then send on BSS Peer
  2016. * . if Peer WDS enabled and accept 4-addr mcast,
  2017. * send mcast on that peer only
  2018. * . if Peer WDS enabled and accept 4-addr ucast,
  2019. * send ucast on that peer only
  2020. */
  2021. ((peer->bss_peer && num_peers_3addr && is_mcast) ||
  2022. (peer->wds_enabled &&
  2023. ((is_mcast && peer->wds_ecm.wds_tx_mcast_4addr) ||
  2024. (is_ucast && peer->wds_ecm.wds_tx_ucast_4addr))))) {
  2025. #else
  2026. ((peer->bss_peer &&
  2027. !(vdev->osif_proxy_arp(vdev->osif_vdev, nbuf))) ||
  2028. peer->nawds_enabled)) {
  2029. #endif
  2030. peer_id = DP_INVALID_PEER;
  2031. if (peer->nawds_enabled) {
  2032. peer_id = peer->peer_ids[0];
  2033. if (sa_peer == peer) {
  2034. QDF_TRACE(
  2035. QDF_MODULE_ID_DP,
  2036. QDF_TRACE_LEVEL_DEBUG,
  2037. " %s: multicast packet",
  2038. __func__);
  2039. DP_STATS_INC(peer,
  2040. tx.nawds_mcast_drop, 1);
  2041. continue;
  2042. }
  2043. }
  2044. nbuf_copy = qdf_nbuf_copy(nbuf);
  2045. if (!nbuf_copy) {
  2046. QDF_TRACE(QDF_MODULE_ID_DP,
  2047. QDF_TRACE_LEVEL_DEBUG,
  2048. FL("nbuf copy failed"));
  2049. break;
  2050. }
  2051. nbuf_copy = dp_tx_send_msdu_single(vdev,
  2052. nbuf_copy,
  2053. &msdu_info,
  2054. peer_id,
  2055. NULL);
  2056. if (nbuf_copy) {
  2057. QDF_TRACE(QDF_MODULE_ID_DP,
  2058. QDF_TRACE_LEVEL_DEBUG,
  2059. FL("pkt send failed"));
  2060. qdf_nbuf_free(nbuf_copy);
  2061. } else {
  2062. if (peer_id != DP_INVALID_PEER)
  2063. DP_STATS_INC_PKT(peer,
  2064. tx.nawds_mcast,
  2065. 1, qdf_nbuf_len(nbuf));
  2066. }
  2067. }
  2068. }
  2069. }
  2070. if (vdev->nawds_enabled) {
  2071. peer_id = DP_INVALID_PEER;
  2072. DP_STATS_INC_PKT(vdev, tx_i.nawds_mcast,
  2073. 1, qdf_nbuf_len(nbuf));
  2074. nbuf = dp_tx_send_msdu_single(vdev,
  2075. nbuf,
  2076. &msdu_info,
  2077. peer_id, NULL);
  2078. if (nbuf) {
  2079. QDF_TRACE(QDF_MODULE_ID_DP,
  2080. QDF_TRACE_LEVEL_DEBUG,
  2081. FL("pkt send failed"));
  2082. qdf_nbuf_free(nbuf);
  2083. }
  2084. } else
  2085. qdf_nbuf_free(nbuf);
  2086. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2087. }
  2088. /**
  2089. * dp_tx_inspect_handler() - Tx Inspect Handler
  2090. * @tx_desc: software descriptor head pointer
  2091. * @status : Tx completion status from HTT descriptor
  2092. *
  2093. * Handles Tx frames sent back to Host for inspection
  2094. * (ProxyARP)
  2095. *
  2096. * Return: none
  2097. */
  2098. static void dp_tx_inspect_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  2099. {
  2100. struct dp_soc *soc;
  2101. struct dp_pdev *pdev = tx_desc->pdev;
  2102. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2103. "%s Tx inspect path",
  2104. __func__);
  2105. qdf_assert(pdev);
  2106. soc = pdev->soc;
  2107. DP_STATS_INC_PKT(tx_desc->vdev, tx_i.inspect_pkts, 1,
  2108. qdf_nbuf_len(tx_desc->nbuf));
  2109. DP_TX_FREE_SINGLE_BUF(soc, tx_desc->nbuf);
  2110. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2111. }
  2112. #ifdef FEATURE_PERPKT_INFO
  2113. /**
  2114. * dp_get_completion_indication_for_stack() - send completion to stack
  2115. * @soc : dp_soc handle
  2116. * @pdev: dp_pdev handle
  2117. * @peer: dp peer handle
  2118. * @ts: transmit completion status structure
  2119. * @netbuf: Buffer pointer for free
  2120. *
  2121. * This function is used for indication whether buffer needs to be
  2122. * sent to stack for freeing or not
  2123. */
  2124. QDF_STATUS
  2125. dp_get_completion_indication_for_stack(struct dp_soc *soc,
  2126. struct dp_pdev *pdev,
  2127. struct dp_peer *peer,
  2128. struct hal_tx_completion_status *ts,
  2129. qdf_nbuf_t netbuf,
  2130. uint64_t time_latency)
  2131. {
  2132. struct tx_capture_hdr *ppdu_hdr;
  2133. uint16_t peer_id = ts->peer_id;
  2134. uint32_t ppdu_id = ts->ppdu_id;
  2135. uint8_t first_msdu = ts->first_msdu;
  2136. uint8_t last_msdu = ts->last_msdu;
  2137. if (qdf_unlikely(!pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  2138. !pdev->latency_capture_enable))
  2139. return QDF_STATUS_E_NOSUPPORT;
  2140. if (!peer) {
  2141. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2142. FL("Peer Invalid"));
  2143. return QDF_STATUS_E_INVAL;
  2144. }
  2145. if (pdev->mcopy_mode) {
  2146. if ((pdev->m_copy_id.tx_ppdu_id == ppdu_id) &&
  2147. (pdev->m_copy_id.tx_peer_id == peer_id)) {
  2148. return QDF_STATUS_E_INVAL;
  2149. }
  2150. pdev->m_copy_id.tx_ppdu_id = ppdu_id;
  2151. pdev->m_copy_id.tx_peer_id = peer_id;
  2152. }
  2153. if (!qdf_nbuf_push_head(netbuf, sizeof(struct tx_capture_hdr))) {
  2154. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2155. FL("No headroom"));
  2156. return QDF_STATUS_E_NOMEM;
  2157. }
  2158. ppdu_hdr = (struct tx_capture_hdr *)qdf_nbuf_data(netbuf);
  2159. qdf_mem_copy(ppdu_hdr->ta, peer->vdev->mac_addr.raw,
  2160. QDF_MAC_ADDR_SIZE);
  2161. qdf_mem_copy(ppdu_hdr->ra, peer->mac_addr.raw,
  2162. QDF_MAC_ADDR_SIZE);
  2163. ppdu_hdr->ppdu_id = ppdu_id;
  2164. ppdu_hdr->peer_id = peer_id;
  2165. ppdu_hdr->first_msdu = first_msdu;
  2166. ppdu_hdr->last_msdu = last_msdu;
  2167. if (qdf_unlikely(pdev->latency_capture_enable)) {
  2168. ppdu_hdr->tsf = ts->tsf;
  2169. ppdu_hdr->time_latency = time_latency;
  2170. }
  2171. return QDF_STATUS_SUCCESS;
  2172. }
  2173. /**
  2174. * dp_send_completion_to_stack() - send completion to stack
  2175. * @soc : dp_soc handle
  2176. * @pdev: dp_pdev handle
  2177. * @peer_id: peer_id of the peer for which completion came
  2178. * @ppdu_id: ppdu_id
  2179. * @netbuf: Buffer pointer for free
  2180. *
  2181. * This function is used to send completion to stack
  2182. * to free buffer
  2183. */
  2184. void dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  2185. uint16_t peer_id, uint32_t ppdu_id,
  2186. qdf_nbuf_t netbuf)
  2187. {
  2188. dp_wdi_event_handler(WDI_EVENT_TX_DATA, soc,
  2189. netbuf, peer_id,
  2190. WDI_NO_VAL, pdev->pdev_id);
  2191. }
  2192. #else
  2193. static QDF_STATUS
  2194. dp_get_completion_indication_for_stack(struct dp_soc *soc,
  2195. struct dp_pdev *pdev,
  2196. struct dp_peer *peer,
  2197. struct hal_tx_completion_status *ts,
  2198. qdf_nbuf_t netbuf,
  2199. uint64_t time_latency)
  2200. {
  2201. return QDF_STATUS_E_NOSUPPORT;
  2202. }
  2203. static void
  2204. dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  2205. uint16_t peer_id, uint32_t ppdu_id, qdf_nbuf_t netbuf)
  2206. {
  2207. }
  2208. #endif
  2209. /**
  2210. * dp_tx_comp_free_buf() - Free nbuf associated with the Tx Descriptor
  2211. * @soc: Soc handle
  2212. * @desc: software Tx descriptor to be processed
  2213. *
  2214. * Return: none
  2215. */
  2216. static inline void dp_tx_comp_free_buf(struct dp_soc *soc,
  2217. struct dp_tx_desc_s *desc)
  2218. {
  2219. struct dp_vdev *vdev = desc->vdev;
  2220. qdf_nbuf_t nbuf = desc->nbuf;
  2221. /* nbuf already freed in vdev detach path */
  2222. if (!nbuf)
  2223. return;
  2224. /* If it is TDLS mgmt, don't unmap or free the frame */
  2225. if (desc->flags & DP_TX_DESC_FLAG_TDLS_FRAME)
  2226. return dp_non_std_tx_comp_free_buff(desc, vdev);
  2227. /* 0 : MSDU buffer, 1 : MLE */
  2228. if (desc->msdu_ext_desc) {
  2229. /* TSO free */
  2230. if (hal_tx_ext_desc_get_tso_enable(
  2231. desc->msdu_ext_desc->vaddr)) {
  2232. /* unmap eash TSO seg before free the nbuf */
  2233. dp_tx_tso_unmap_segment(soc, desc->tso_desc,
  2234. desc->tso_num_desc);
  2235. qdf_nbuf_free(nbuf);
  2236. return;
  2237. }
  2238. }
  2239. qdf_nbuf_unmap(soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  2240. if (qdf_unlikely(!vdev)) {
  2241. qdf_nbuf_free(nbuf);
  2242. return;
  2243. }
  2244. if (qdf_likely(!vdev->mesh_vdev))
  2245. qdf_nbuf_free(nbuf);
  2246. else {
  2247. if (desc->flags & DP_TX_DESC_FLAG_TO_FW) {
  2248. qdf_nbuf_free(nbuf);
  2249. DP_STATS_INC(vdev, tx_i.mesh.completion_fw, 1);
  2250. } else
  2251. vdev->osif_tx_free_ext((nbuf));
  2252. }
  2253. }
  2254. #ifdef MESH_MODE_SUPPORT
  2255. /**
  2256. * dp_tx_comp_fill_tx_completion_stats() - Fill per packet Tx completion stats
  2257. * in mesh meta header
  2258. * @tx_desc: software descriptor head pointer
  2259. * @ts: pointer to tx completion stats
  2260. * Return: none
  2261. */
  2262. static
  2263. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2264. struct hal_tx_completion_status *ts)
  2265. {
  2266. struct meta_hdr_s *mhdr;
  2267. qdf_nbuf_t netbuf = tx_desc->nbuf;
  2268. if (!tx_desc->msdu_ext_desc) {
  2269. if (qdf_nbuf_pull_head(netbuf, tx_desc->pkt_offset) == NULL) {
  2270. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2271. "netbuf %pK offset %d",
  2272. netbuf, tx_desc->pkt_offset);
  2273. return;
  2274. }
  2275. }
  2276. if (qdf_nbuf_push_head(netbuf, sizeof(struct meta_hdr_s)) == NULL) {
  2277. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2278. "netbuf %pK offset %lu", netbuf,
  2279. sizeof(struct meta_hdr_s));
  2280. return;
  2281. }
  2282. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(netbuf);
  2283. mhdr->rssi = ts->ack_frame_rssi;
  2284. mhdr->channel = tx_desc->pdev->operating_channel;
  2285. }
  2286. #else
  2287. static
  2288. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2289. struct hal_tx_completion_status *ts)
  2290. {
  2291. }
  2292. #endif
  2293. /**
  2294. * dp_tx_compute_delay() - Compute and fill in all timestamps
  2295. * to pass in correct fields
  2296. *
  2297. * @vdev: pdev handle
  2298. * @tx_desc: tx descriptor
  2299. * @tid: tid value
  2300. * @ring_id: TCL or WBM ring number for transmit path
  2301. * Return: none
  2302. */
  2303. static void dp_tx_compute_delay(struct dp_vdev *vdev,
  2304. struct dp_tx_desc_s *tx_desc,
  2305. uint8_t tid, uint8_t ring_id)
  2306. {
  2307. int64_t current_timestamp, timestamp_ingress, timestamp_hw_enqueue;
  2308. uint32_t sw_enqueue_delay, fwhw_transmit_delay, interframe_delay;
  2309. if (qdf_likely(!vdev->pdev->delay_stats_flag))
  2310. return;
  2311. current_timestamp = qdf_ktime_to_ms(qdf_ktime_get());
  2312. timestamp_ingress = qdf_nbuf_get_timestamp(tx_desc->nbuf);
  2313. timestamp_hw_enqueue = tx_desc->timestamp;
  2314. sw_enqueue_delay = (uint32_t)(timestamp_hw_enqueue - timestamp_ingress);
  2315. fwhw_transmit_delay = (uint32_t)(current_timestamp -
  2316. timestamp_hw_enqueue);
  2317. interframe_delay = (uint32_t)(timestamp_ingress -
  2318. vdev->prev_tx_enq_tstamp);
  2319. /*
  2320. * Delay in software enqueue
  2321. */
  2322. dp_update_delay_stats(vdev->pdev, sw_enqueue_delay, tid,
  2323. CDP_DELAY_STATS_SW_ENQ, ring_id);
  2324. /*
  2325. * Delay between packet enqueued to HW and Tx completion
  2326. */
  2327. dp_update_delay_stats(vdev->pdev, fwhw_transmit_delay, tid,
  2328. CDP_DELAY_STATS_FW_HW_TRANSMIT, ring_id);
  2329. /*
  2330. * Update interframe delay stats calculated at hardstart receive point.
  2331. * Value of vdev->prev_tx_enq_tstamp will be 0 for 1st frame, so
  2332. * interframe delay will not be calculate correctly for 1st frame.
  2333. * On the other side, this will help in avoiding extra per packet check
  2334. * of !vdev->prev_tx_enq_tstamp.
  2335. */
  2336. dp_update_delay_stats(vdev->pdev, interframe_delay, tid,
  2337. CDP_DELAY_STATS_TX_INTERFRAME, ring_id);
  2338. vdev->prev_tx_enq_tstamp = timestamp_ingress;
  2339. }
  2340. /**
  2341. * dp_tx_update_peer_stats() - Update peer stats from Tx completion indications
  2342. * per wbm ring
  2343. *
  2344. * @tx_desc: software descriptor head pointer
  2345. * @ts: Tx completion status
  2346. * @peer: peer handle
  2347. * @ring_id: ring number
  2348. *
  2349. * Return: None
  2350. */
  2351. static inline void
  2352. dp_tx_update_peer_stats(struct dp_tx_desc_s *tx_desc,
  2353. struct hal_tx_completion_status *ts,
  2354. struct dp_peer *peer, uint8_t ring_id)
  2355. {
  2356. struct dp_pdev *pdev = peer->vdev->pdev;
  2357. struct dp_soc *soc = NULL;
  2358. uint8_t mcs, pkt_type;
  2359. uint8_t tid = ts->tid;
  2360. uint32_t length;
  2361. struct cdp_tid_tx_stats *tid_stats;
  2362. if (!pdev)
  2363. return;
  2364. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  2365. tid = CDP_MAX_DATA_TIDS - 1;
  2366. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[ring_id][tid];
  2367. soc = pdev->soc;
  2368. mcs = ts->mcs;
  2369. pkt_type = ts->pkt_type;
  2370. if (ts->release_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) {
  2371. dp_err("Release source is not from TQM");
  2372. return;
  2373. }
  2374. length = qdf_nbuf_len(tx_desc->nbuf);
  2375. DP_STATS_INC_PKT(peer, tx.comp_pkt, 1, length);
  2376. if (qdf_unlikely(pdev->delay_stats_flag))
  2377. dp_tx_compute_delay(peer->vdev, tx_desc, tid, ring_id);
  2378. DP_STATS_INCC(peer, tx.dropped.age_out, 1,
  2379. (ts->status == HAL_TX_TQM_RR_REM_CMD_AGED));
  2380. DP_STATS_INCC_PKT(peer, tx.dropped.fw_rem, 1, length,
  2381. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  2382. DP_STATS_INCC(peer, tx.dropped.fw_rem_notx, 1,
  2383. (ts->status == HAL_TX_TQM_RR_REM_CMD_NOTX));
  2384. DP_STATS_INCC(peer, tx.dropped.fw_rem_tx, 1,
  2385. (ts->status == HAL_TX_TQM_RR_REM_CMD_TX));
  2386. DP_STATS_INCC(peer, tx.dropped.fw_reason1, 1,
  2387. (ts->status == HAL_TX_TQM_RR_FW_REASON1));
  2388. DP_STATS_INCC(peer, tx.dropped.fw_reason2, 1,
  2389. (ts->status == HAL_TX_TQM_RR_FW_REASON2));
  2390. DP_STATS_INCC(peer, tx.dropped.fw_reason3, 1,
  2391. (ts->status == HAL_TX_TQM_RR_FW_REASON3));
  2392. if (ts->status != HAL_TX_TQM_RR_FRAME_ACKED) {
  2393. tid_stats->comp_fail_cnt++;
  2394. return;
  2395. }
  2396. tid_stats->success_cnt++;
  2397. DP_STATS_INCC(peer, tx.ofdma, 1, ts->ofdma);
  2398. DP_STATS_INCC(peer, tx.amsdu_cnt, 1, ts->msdu_part_of_amsdu);
  2399. DP_STATS_INCC(peer, tx.non_amsdu_cnt, 1, !ts->msdu_part_of_amsdu);
  2400. /*
  2401. * Following Rate Statistics are updated from HTT PPDU events from FW.
  2402. * Return from here if HTT PPDU events are enabled.
  2403. */
  2404. if (!(soc->process_tx_status))
  2405. return;
  2406. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2407. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_A)));
  2408. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2409. ((mcs < (MAX_MCS_11A)) && (pkt_type == DOT11_A)));
  2410. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2411. ((mcs >= MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2412. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2413. ((mcs < MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2414. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2415. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2416. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2417. ((mcs < MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2418. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2419. ((mcs >= MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2420. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2421. ((mcs < MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2422. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2423. ((mcs >= (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2424. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2425. ((mcs < (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2426. DP_STATS_INC(peer, tx.sgi_count[ts->sgi], 1);
  2427. DP_STATS_INC(peer, tx.bw[ts->bw], 1);
  2428. DP_STATS_UPD(peer, tx.last_ack_rssi, ts->ack_frame_rssi);
  2429. DP_STATS_INC(peer, tx.wme_ac_type[TID_TO_WME_AC(ts->tid)], 1);
  2430. DP_STATS_INCC(peer, tx.stbc, 1, ts->stbc);
  2431. DP_STATS_INCC(peer, tx.ldpc, 1, ts->ldpc);
  2432. DP_STATS_INCC(peer, tx.retries, 1, ts->transmit_cnt > 1);
  2433. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  2434. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc,
  2435. &peer->stats, ts->peer_id,
  2436. UPDATE_PEER_STATS, pdev->pdev_id);
  2437. #endif
  2438. }
  2439. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  2440. /**
  2441. * dp_tx_flow_pool_lock() - take flow pool lock
  2442. * @soc: core txrx main context
  2443. * @tx_desc: tx desc
  2444. *
  2445. * Return: None
  2446. */
  2447. static inline
  2448. void dp_tx_flow_pool_lock(struct dp_soc *soc,
  2449. struct dp_tx_desc_s *tx_desc)
  2450. {
  2451. struct dp_tx_desc_pool_s *pool;
  2452. uint8_t desc_pool_id;
  2453. desc_pool_id = tx_desc->pool_id;
  2454. pool = &soc->tx_desc[desc_pool_id];
  2455. qdf_spin_lock_bh(&pool->flow_pool_lock);
  2456. }
  2457. /**
  2458. * dp_tx_flow_pool_unlock() - release flow pool lock
  2459. * @soc: core txrx main context
  2460. * @tx_desc: tx desc
  2461. *
  2462. * Return: None
  2463. */
  2464. static inline
  2465. void dp_tx_flow_pool_unlock(struct dp_soc *soc,
  2466. struct dp_tx_desc_s *tx_desc)
  2467. {
  2468. struct dp_tx_desc_pool_s *pool;
  2469. uint8_t desc_pool_id;
  2470. desc_pool_id = tx_desc->pool_id;
  2471. pool = &soc->tx_desc[desc_pool_id];
  2472. qdf_spin_unlock_bh(&pool->flow_pool_lock);
  2473. }
  2474. #else
  2475. static inline
  2476. void dp_tx_flow_pool_lock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  2477. {
  2478. }
  2479. static inline
  2480. void dp_tx_flow_pool_unlock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  2481. {
  2482. }
  2483. #endif
  2484. /**
  2485. * dp_tx_notify_completion() - Notify tx completion for this desc
  2486. * @soc: core txrx main context
  2487. * @tx_desc: tx desc
  2488. * @netbuf: buffer
  2489. *
  2490. * Return: none
  2491. */
  2492. static inline void dp_tx_notify_completion(struct dp_soc *soc,
  2493. struct dp_tx_desc_s *tx_desc,
  2494. qdf_nbuf_t netbuf)
  2495. {
  2496. void *osif_dev;
  2497. ol_txrx_completion_fp tx_compl_cbk = NULL;
  2498. qdf_assert(tx_desc);
  2499. dp_tx_flow_pool_lock(soc, tx_desc);
  2500. if (!tx_desc->vdev ||
  2501. !tx_desc->vdev->osif_vdev) {
  2502. dp_tx_flow_pool_unlock(soc, tx_desc);
  2503. return;
  2504. }
  2505. osif_dev = tx_desc->vdev->osif_vdev;
  2506. tx_compl_cbk = tx_desc->vdev->tx_comp;
  2507. dp_tx_flow_pool_unlock(soc, tx_desc);
  2508. if (tx_compl_cbk)
  2509. tx_compl_cbk(netbuf, osif_dev);
  2510. }
  2511. /** dp_tx_sojourn_stats_process() - Collect sojourn stats
  2512. * @pdev: pdev handle
  2513. * @tid: tid value
  2514. * @txdesc_ts: timestamp from txdesc
  2515. * @ppdu_id: ppdu id
  2516. *
  2517. * Return: none
  2518. */
  2519. #ifdef FEATURE_PERPKT_INFO
  2520. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  2521. struct dp_peer *peer,
  2522. uint8_t tid,
  2523. uint64_t txdesc_ts,
  2524. uint32_t ppdu_id)
  2525. {
  2526. uint64_t delta_ms;
  2527. struct cdp_tx_sojourn_stats *sojourn_stats;
  2528. if (qdf_unlikely(pdev->enhanced_stats_en == 0))
  2529. return;
  2530. if (qdf_unlikely(tid == HTT_INVALID_TID ||
  2531. tid >= CDP_DATA_TID_MAX))
  2532. return;
  2533. if (qdf_unlikely(!pdev->sojourn_buf))
  2534. return;
  2535. sojourn_stats = (struct cdp_tx_sojourn_stats *)
  2536. qdf_nbuf_data(pdev->sojourn_buf);
  2537. sojourn_stats->cookie = (void *)peer->wlanstats_ctx;
  2538. delta_ms = qdf_ktime_to_ms(qdf_ktime_get()) -
  2539. txdesc_ts;
  2540. qdf_ewma_tx_lag_add(&peer->avg_sojourn_msdu[tid],
  2541. delta_ms);
  2542. sojourn_stats->sum_sojourn_msdu[tid] = delta_ms;
  2543. sojourn_stats->num_msdus[tid] = 1;
  2544. sojourn_stats->avg_sojourn_msdu[tid].internal =
  2545. peer->avg_sojourn_msdu[tid].internal;
  2546. dp_wdi_event_handler(WDI_EVENT_TX_SOJOURN_STAT, pdev->soc,
  2547. pdev->sojourn_buf, HTT_INVALID_PEER,
  2548. WDI_NO_VAL, pdev->pdev_id);
  2549. sojourn_stats->sum_sojourn_msdu[tid] = 0;
  2550. sojourn_stats->num_msdus[tid] = 0;
  2551. sojourn_stats->avg_sojourn_msdu[tid].internal = 0;
  2552. }
  2553. #else
  2554. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  2555. uint8_t tid,
  2556. uint64_t txdesc_ts,
  2557. uint32_t ppdu_id)
  2558. {
  2559. }
  2560. #endif
  2561. /**
  2562. * dp_tx_comp_process_desc() - Process tx descriptor and free associated nbuf
  2563. * @soc: DP Soc handle
  2564. * @tx_desc: software Tx descriptor
  2565. * @ts : Tx completion status from HAL/HTT descriptor
  2566. *
  2567. * Return: none
  2568. */
  2569. static inline void
  2570. dp_tx_comp_process_desc(struct dp_soc *soc,
  2571. struct dp_tx_desc_s *desc,
  2572. struct hal_tx_completion_status *ts,
  2573. struct dp_peer *peer)
  2574. {
  2575. uint64_t time_latency = 0;
  2576. /*
  2577. * m_copy/tx_capture modes are not supported for
  2578. * scatter gather packets
  2579. */
  2580. if (qdf_unlikely(!!desc->pdev->latency_capture_enable)) {
  2581. time_latency = (qdf_ktime_to_ms(qdf_ktime_get()) -
  2582. desc->timestamp);
  2583. }
  2584. if (!(desc->msdu_ext_desc)) {
  2585. if (QDF_STATUS_SUCCESS ==
  2586. dp_tx_add_to_comp_queue(soc, desc, ts, peer)) {
  2587. return;
  2588. }
  2589. if (QDF_STATUS_SUCCESS ==
  2590. dp_get_completion_indication_for_stack(soc,
  2591. desc->pdev,
  2592. peer, ts,
  2593. desc->nbuf,
  2594. time_latency)) {
  2595. qdf_nbuf_unmap(soc->osdev, desc->nbuf,
  2596. QDF_DMA_TO_DEVICE);
  2597. dp_send_completion_to_stack(soc,
  2598. desc->pdev,
  2599. ts->peer_id,
  2600. ts->ppdu_id,
  2601. desc->nbuf);
  2602. return;
  2603. }
  2604. }
  2605. dp_tx_comp_free_buf(soc, desc);
  2606. }
  2607. /**
  2608. * dp_tx_comp_process_tx_status() - Parse and Dump Tx completion status info
  2609. * @tx_desc: software descriptor head pointer
  2610. * @ts: Tx completion status
  2611. * @peer: peer handle
  2612. * @ring_id: ring number
  2613. *
  2614. * Return: none
  2615. */
  2616. static inline
  2617. void dp_tx_comp_process_tx_status(struct dp_tx_desc_s *tx_desc,
  2618. struct hal_tx_completion_status *ts,
  2619. struct dp_peer *peer, uint8_t ring_id)
  2620. {
  2621. uint32_t length;
  2622. qdf_ether_header_t *eh;
  2623. struct dp_soc *soc = NULL;
  2624. struct dp_vdev *vdev = tx_desc->vdev;
  2625. qdf_nbuf_t nbuf = tx_desc->nbuf;
  2626. if (!vdev || !nbuf) {
  2627. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2628. "invalid tx descriptor. vdev or nbuf NULL");
  2629. goto out;
  2630. }
  2631. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  2632. DPTRACE(qdf_dp_trace_ptr(tx_desc->nbuf,
  2633. QDF_DP_TRACE_LI_DP_FREE_PACKET_PTR_RECORD,
  2634. QDF_TRACE_DEFAULT_PDEV_ID,
  2635. qdf_nbuf_data_addr(nbuf),
  2636. sizeof(qdf_nbuf_data(nbuf)),
  2637. tx_desc->id,
  2638. ts->status));
  2639. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2640. "-------------------- \n"
  2641. "Tx Completion Stats: \n"
  2642. "-------------------- \n"
  2643. "ack_frame_rssi = %d \n"
  2644. "first_msdu = %d \n"
  2645. "last_msdu = %d \n"
  2646. "msdu_part_of_amsdu = %d \n"
  2647. "rate_stats valid = %d \n"
  2648. "bw = %d \n"
  2649. "pkt_type = %d \n"
  2650. "stbc = %d \n"
  2651. "ldpc = %d \n"
  2652. "sgi = %d \n"
  2653. "mcs = %d \n"
  2654. "ofdma = %d \n"
  2655. "tones_in_ru = %d \n"
  2656. "tsf = %d \n"
  2657. "ppdu_id = %d \n"
  2658. "transmit_cnt = %d \n"
  2659. "tid = %d \n"
  2660. "peer_id = %d\n",
  2661. ts->ack_frame_rssi, ts->first_msdu,
  2662. ts->last_msdu, ts->msdu_part_of_amsdu,
  2663. ts->valid, ts->bw, ts->pkt_type, ts->stbc,
  2664. ts->ldpc, ts->sgi, ts->mcs, ts->ofdma,
  2665. ts->tones_in_ru, ts->tsf, ts->ppdu_id,
  2666. ts->transmit_cnt, ts->tid, ts->peer_id);
  2667. soc = vdev->pdev->soc;
  2668. /* Update SoC level stats */
  2669. DP_STATS_INCC(soc, tx.dropped_fw_removed, 1,
  2670. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  2671. /* Update per-packet stats for mesh mode */
  2672. if (qdf_unlikely(vdev->mesh_vdev) &&
  2673. !(tx_desc->flags & DP_TX_DESC_FLAG_TO_FW))
  2674. dp_tx_comp_fill_tx_completion_stats(tx_desc, ts);
  2675. length = qdf_nbuf_len(nbuf);
  2676. /* Update peer level stats */
  2677. if (!peer) {
  2678. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP,
  2679. "peer is null or deletion in progress");
  2680. DP_STATS_INC_PKT(soc, tx.tx_invalid_peer, 1, length);
  2681. goto out;
  2682. }
  2683. if (qdf_likely(!peer->bss_peer)) {
  2684. DP_STATS_INC_PKT(peer, tx.ucast, 1, length);
  2685. if (ts->status == HAL_TX_TQM_RR_FRAME_ACKED)
  2686. DP_STATS_INC_PKT(peer, tx.tx_success, 1, length);
  2687. } else {
  2688. if (ts->status != HAL_TX_TQM_RR_REM_CMD_REM) {
  2689. DP_STATS_INC_PKT(peer, tx.mcast, 1, length);
  2690. if ((peer->vdev->tx_encap_type ==
  2691. htt_cmn_pkt_type_ethernet) &&
  2692. QDF_IS_ADDR_BROADCAST(eh->ether_dhost)) {
  2693. DP_STATS_INC_PKT(peer, tx.bcast, 1, length);
  2694. }
  2695. }
  2696. }
  2697. dp_tx_update_peer_stats(tx_desc, ts, peer, ring_id);
  2698. #ifdef QCA_SUPPORT_RDK_STATS
  2699. if (soc->wlanstats_enabled)
  2700. dp_tx_sojourn_stats_process(vdev->pdev, peer, ts->tid,
  2701. tx_desc->timestamp,
  2702. ts->ppdu_id);
  2703. #endif
  2704. out:
  2705. return;
  2706. }
  2707. /**
  2708. * dp_tx_comp_process_desc_list() - Tx complete software descriptor handler
  2709. * @soc: core txrx main context
  2710. * @comp_head: software descriptor head pointer
  2711. * @ring_id: ring number
  2712. *
  2713. * This function will process batch of descriptors reaped by dp_tx_comp_handler
  2714. * and release the software descriptors after processing is complete
  2715. *
  2716. * Return: none
  2717. */
  2718. static void
  2719. dp_tx_comp_process_desc_list(struct dp_soc *soc,
  2720. struct dp_tx_desc_s *comp_head, uint8_t ring_id)
  2721. {
  2722. struct dp_tx_desc_s *desc;
  2723. struct dp_tx_desc_s *next;
  2724. struct hal_tx_completion_status ts = {0};
  2725. struct dp_peer *peer;
  2726. qdf_nbuf_t netbuf;
  2727. desc = comp_head;
  2728. while (desc) {
  2729. hal_tx_comp_get_status(&desc->comp, &ts, soc->hal_soc);
  2730. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2731. dp_tx_comp_process_tx_status(desc, &ts, peer, ring_id);
  2732. netbuf = desc->nbuf;
  2733. /* check tx complete notification */
  2734. if (QDF_NBUF_CB_TX_EXTRA_FRAG_FLAGS_NOTIFY_COMP(netbuf))
  2735. dp_tx_notify_completion(soc, desc, netbuf);
  2736. dp_tx_comp_process_desc(soc, desc, &ts, peer);
  2737. if (peer)
  2738. dp_peer_unref_del_find_by_id(peer);
  2739. next = desc->next;
  2740. dp_tx_desc_release(desc, desc->pool_id);
  2741. desc = next;
  2742. }
  2743. }
  2744. /**
  2745. * dp_tx_process_htt_completion() - Tx HTT Completion Indication Handler
  2746. * @tx_desc: software descriptor head pointer
  2747. * @status : Tx completion status from HTT descriptor
  2748. * @ring_id: ring number
  2749. *
  2750. * This function will process HTT Tx indication messages from Target
  2751. *
  2752. * Return: none
  2753. */
  2754. static
  2755. void dp_tx_process_htt_completion(struct dp_tx_desc_s *tx_desc, uint8_t *status,
  2756. uint8_t ring_id)
  2757. {
  2758. uint8_t tx_status;
  2759. struct dp_pdev *pdev;
  2760. struct dp_vdev *vdev;
  2761. struct dp_soc *soc;
  2762. struct hal_tx_completion_status ts = {0};
  2763. uint32_t *htt_desc = (uint32_t *)status;
  2764. struct dp_peer *peer;
  2765. struct cdp_tid_tx_stats *tid_stats = NULL;
  2766. qdf_assert(tx_desc->pdev);
  2767. pdev = tx_desc->pdev;
  2768. vdev = tx_desc->vdev;
  2769. soc = pdev->soc;
  2770. if (!vdev)
  2771. return;
  2772. tx_status = HTT_TX_WBM_COMPLETION_V2_TX_STATUS_GET(htt_desc[0]);
  2773. switch (tx_status) {
  2774. case HTT_TX_FW2WBM_TX_STATUS_OK:
  2775. case HTT_TX_FW2WBM_TX_STATUS_DROP:
  2776. case HTT_TX_FW2WBM_TX_STATUS_TTL:
  2777. {
  2778. uint8_t tid;
  2779. if (HTT_TX_WBM_COMPLETION_V2_VALID_GET(htt_desc[2])) {
  2780. ts.peer_id =
  2781. HTT_TX_WBM_COMPLETION_V2_SW_PEER_ID_GET(
  2782. htt_desc[2]);
  2783. ts.tid =
  2784. HTT_TX_WBM_COMPLETION_V2_TID_NUM_GET(
  2785. htt_desc[2]);
  2786. } else {
  2787. ts.peer_id = HTT_INVALID_PEER;
  2788. ts.tid = HTT_INVALID_TID;
  2789. }
  2790. ts.ppdu_id =
  2791. HTT_TX_WBM_COMPLETION_V2_SCH_CMD_ID_GET(
  2792. htt_desc[1]);
  2793. ts.ack_frame_rssi =
  2794. HTT_TX_WBM_COMPLETION_V2_ACK_FRAME_RSSI_GET(
  2795. htt_desc[1]);
  2796. ts.first_msdu = 1;
  2797. ts.last_msdu = 1;
  2798. tid = ts.tid;
  2799. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  2800. tid = CDP_MAX_DATA_TIDS - 1;
  2801. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[ring_id][tid];
  2802. if (qdf_unlikely(pdev->delay_stats_flag))
  2803. dp_tx_compute_delay(vdev, tx_desc, tid, ring_id);
  2804. if (qdf_unlikely(tx_status != HTT_TX_FW2WBM_TX_STATUS_OK)) {
  2805. ts.status = HAL_TX_TQM_RR_REM_CMD_REM;
  2806. tid_stats->comp_fail_cnt++;
  2807. } else {
  2808. tid_stats->success_cnt++;
  2809. }
  2810. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2811. if (qdf_likely(peer))
  2812. dp_peer_unref_del_find_by_id(peer);
  2813. dp_tx_comp_process_tx_status(tx_desc, &ts, peer, ring_id);
  2814. dp_tx_comp_process_desc(soc, tx_desc, &ts, peer);
  2815. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2816. break;
  2817. }
  2818. case HTT_TX_FW2WBM_TX_STATUS_REINJECT:
  2819. {
  2820. dp_tx_reinject_handler(tx_desc, status);
  2821. break;
  2822. }
  2823. case HTT_TX_FW2WBM_TX_STATUS_INSPECT:
  2824. {
  2825. dp_tx_inspect_handler(tx_desc, status);
  2826. break;
  2827. }
  2828. case HTT_TX_FW2WBM_TX_STATUS_MEC_NOTIFY:
  2829. {
  2830. dp_tx_mec_handler(vdev, status);
  2831. break;
  2832. }
  2833. default:
  2834. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2835. "%s Invalid HTT tx_status %d\n",
  2836. __func__, tx_status);
  2837. break;
  2838. }
  2839. }
  2840. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  2841. static inline
  2842. bool dp_tx_comp_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped)
  2843. {
  2844. bool limit_hit = false;
  2845. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  2846. limit_hit =
  2847. (num_reaped >= cfg->tx_comp_loop_pkt_limit) ? true : false;
  2848. if (limit_hit)
  2849. DP_STATS_INC(soc, tx.tx_comp_loop_pkt_limit_hit, 1);
  2850. return limit_hit;
  2851. }
  2852. static inline bool dp_tx_comp_enable_eol_data_check(struct dp_soc *soc)
  2853. {
  2854. return soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check;
  2855. }
  2856. #else
  2857. static inline
  2858. bool dp_tx_comp_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped)
  2859. {
  2860. return false;
  2861. }
  2862. static inline bool dp_tx_comp_enable_eol_data_check(struct dp_soc *soc)
  2863. {
  2864. return false;
  2865. }
  2866. #endif
  2867. uint32_t dp_tx_comp_handler(struct dp_intr *int_ctx, struct dp_soc *soc,
  2868. void *hal_srng, uint8_t ring_id, uint32_t quota)
  2869. {
  2870. void *tx_comp_hal_desc;
  2871. uint8_t buffer_src;
  2872. uint8_t pool_id;
  2873. uint32_t tx_desc_id;
  2874. struct dp_tx_desc_s *tx_desc = NULL;
  2875. struct dp_tx_desc_s *head_desc = NULL;
  2876. struct dp_tx_desc_s *tail_desc = NULL;
  2877. uint32_t num_processed = 0;
  2878. uint32_t count = 0;
  2879. bool force_break = false;
  2880. DP_HIST_INIT();
  2881. more_data:
  2882. /* Re-initialize local variables to be re-used */
  2883. head_desc = NULL;
  2884. tail_desc = NULL;
  2885. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  2886. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2887. "%s %d : HAL RING Access Failed -- %pK",
  2888. __func__, __LINE__, hal_srng);
  2889. return 0;
  2890. }
  2891. /* Find head descriptor from completion ring */
  2892. while (qdf_likely(tx_comp_hal_desc =
  2893. hal_srng_dst_get_next(soc->hal_soc, hal_srng))) {
  2894. buffer_src = hal_tx_comp_get_buffer_source(tx_comp_hal_desc);
  2895. /* If this buffer was not released by TQM or FW, then it is not
  2896. * Tx completion indication, assert */
  2897. if ((buffer_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) &&
  2898. (buffer_src != HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2899. QDF_TRACE(QDF_MODULE_ID_DP,
  2900. QDF_TRACE_LEVEL_FATAL,
  2901. "Tx comp release_src != TQM | FW but from %d",
  2902. buffer_src);
  2903. hal_dump_comp_desc(tx_comp_hal_desc);
  2904. DP_STATS_INC(soc, tx.invalid_release_source, 1);
  2905. qdf_assert_always(0);
  2906. }
  2907. /* Get descriptor id */
  2908. tx_desc_id = hal_tx_comp_get_desc_id(tx_comp_hal_desc);
  2909. pool_id = (tx_desc_id & DP_TX_DESC_ID_POOL_MASK) >>
  2910. DP_TX_DESC_ID_POOL_OS;
  2911. /* Find Tx descriptor */
  2912. tx_desc = dp_tx_desc_find(soc, pool_id,
  2913. (tx_desc_id & DP_TX_DESC_ID_PAGE_MASK) >>
  2914. DP_TX_DESC_ID_PAGE_OS,
  2915. (tx_desc_id & DP_TX_DESC_ID_OFFSET_MASK) >>
  2916. DP_TX_DESC_ID_OFFSET_OS);
  2917. /*
  2918. * If the descriptor is already freed in vdev_detach,
  2919. * continue to next descriptor
  2920. */
  2921. if (!tx_desc->vdev && !tx_desc->flags) {
  2922. QDF_TRACE(QDF_MODULE_ID_DP,
  2923. QDF_TRACE_LEVEL_INFO,
  2924. "Descriptor freed in vdev_detach %d",
  2925. tx_desc_id);
  2926. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  2927. count++;
  2928. continue;
  2929. }
  2930. /*
  2931. * If the release source is FW, process the HTT status
  2932. */
  2933. if (qdf_unlikely(buffer_src ==
  2934. HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2935. uint8_t htt_tx_status[HAL_TX_COMP_HTT_STATUS_LEN];
  2936. hal_tx_comp_get_htt_desc(tx_comp_hal_desc,
  2937. htt_tx_status);
  2938. dp_tx_process_htt_completion(tx_desc,
  2939. htt_tx_status, ring_id);
  2940. } else {
  2941. /* Pool id is not matching. Error */
  2942. if (tx_desc->pool_id != pool_id) {
  2943. QDF_TRACE(QDF_MODULE_ID_DP,
  2944. QDF_TRACE_LEVEL_FATAL,
  2945. "Tx Comp pool id %d not matched %d",
  2946. pool_id, tx_desc->pool_id);
  2947. qdf_assert_always(0);
  2948. }
  2949. if (!(tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED) ||
  2950. !(tx_desc->flags & DP_TX_DESC_FLAG_QUEUED_TX)) {
  2951. QDF_TRACE(QDF_MODULE_ID_DP,
  2952. QDF_TRACE_LEVEL_FATAL,
  2953. "Txdesc invalid, flgs = %x,id = %d",
  2954. tx_desc->flags, tx_desc_id);
  2955. qdf_assert_always(0);
  2956. }
  2957. /* First ring descriptor on the cycle */
  2958. if (!head_desc) {
  2959. head_desc = tx_desc;
  2960. tail_desc = tx_desc;
  2961. }
  2962. tail_desc->next = tx_desc;
  2963. tx_desc->next = NULL;
  2964. tail_desc = tx_desc;
  2965. DP_HIST_PACKET_COUNT_INC(tx_desc->pdev->pdev_id);
  2966. /* Collect hw completion contents */
  2967. hal_tx_comp_desc_sync(tx_comp_hal_desc,
  2968. &tx_desc->comp, 1);
  2969. }
  2970. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  2971. /*
  2972. * Processed packet count is more than given quota
  2973. * stop to processing
  2974. */
  2975. if (num_processed >= quota) {
  2976. force_break = true;
  2977. break;
  2978. }
  2979. count++;
  2980. if (dp_tx_comp_loop_pkt_limit_hit(soc, count))
  2981. break;
  2982. }
  2983. hal_srng_access_end(soc->hal_soc, hal_srng);
  2984. /* Process the reaped descriptors */
  2985. if (head_desc)
  2986. dp_tx_comp_process_desc_list(soc, head_desc, ring_id);
  2987. if (dp_tx_comp_enable_eol_data_check(soc)) {
  2988. if (!force_break &&
  2989. hal_srng_dst_peek_sync_locked(soc, hal_srng)) {
  2990. DP_STATS_INC(soc, tx.hp_oos2, 1);
  2991. if (!hif_exec_should_yield(soc->hif_handle,
  2992. int_ctx->dp_intr_id))
  2993. goto more_data;
  2994. }
  2995. }
  2996. DP_TX_HIST_STATS_PER_PDEV();
  2997. return num_processed;
  2998. }
  2999. #ifdef FEATURE_WLAN_TDLS
  3000. /**
  3001. * dp_tx_non_std() - Allow the control-path SW to send data frames
  3002. *
  3003. * @data_vdev - which vdev should transmit the tx data frames
  3004. * @tx_spec - what non-standard handling to apply to the tx data frames
  3005. * @msdu_list - NULL-terminated list of tx MSDUs
  3006. *
  3007. * Return: NULL on success,
  3008. * nbuf when it fails to send
  3009. */
  3010. qdf_nbuf_t dp_tx_non_std(struct cdp_vdev *vdev_handle,
  3011. enum ol_tx_spec tx_spec, qdf_nbuf_t msdu_list)
  3012. {
  3013. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  3014. if (tx_spec & OL_TX_SPEC_NO_FREE)
  3015. vdev->is_tdls_frame = true;
  3016. return dp_tx_send(vdev_handle, msdu_list);
  3017. }
  3018. #endif
  3019. /**
  3020. * dp_tx_vdev_attach() - attach vdev to dp tx
  3021. * @vdev: virtual device instance
  3022. *
  3023. * Return: QDF_STATUS_SUCCESS: success
  3024. * QDF_STATUS_E_RESOURCES: Error return
  3025. */
  3026. QDF_STATUS dp_tx_vdev_attach(struct dp_vdev *vdev)
  3027. {
  3028. /*
  3029. * Fill HTT TCL Metadata with Vdev ID and MAC ID
  3030. */
  3031. HTT_TX_TCL_METADATA_TYPE_SET(vdev->htt_tcl_metadata,
  3032. HTT_TCL_METADATA_TYPE_VDEV_BASED);
  3033. HTT_TX_TCL_METADATA_VDEV_ID_SET(vdev->htt_tcl_metadata,
  3034. vdev->vdev_id);
  3035. HTT_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  3036. DP_SW2HW_MACID(vdev->pdev->pdev_id));
  3037. /*
  3038. * Set HTT Extension Valid bit to 0 by default
  3039. */
  3040. HTT_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 0);
  3041. dp_tx_vdev_update_search_flags(vdev);
  3042. return QDF_STATUS_SUCCESS;
  3043. }
  3044. #ifndef FEATURE_WDS
  3045. static inline bool dp_tx_da_search_override(struct dp_vdev *vdev)
  3046. {
  3047. return false;
  3048. }
  3049. #endif
  3050. /**
  3051. * dp_tx_vdev_update_search_flags() - Update vdev flags as per opmode
  3052. * @vdev: virtual device instance
  3053. *
  3054. * Return: void
  3055. *
  3056. */
  3057. void dp_tx_vdev_update_search_flags(struct dp_vdev *vdev)
  3058. {
  3059. struct dp_soc *soc = vdev->pdev->soc;
  3060. /*
  3061. * Enable both AddrY (SA based search) and AddrX (Da based search)
  3062. * for TDLS link
  3063. *
  3064. * Enable AddrY (SA based search) only for non-WDS STA and
  3065. * ProxySTA VAP (in HKv1) modes.
  3066. *
  3067. * In all other VAP modes, only DA based search should be
  3068. * enabled
  3069. */
  3070. if (vdev->opmode == wlan_op_mode_sta &&
  3071. vdev->tdls_link_connected)
  3072. vdev->hal_desc_addr_search_flags =
  3073. (HAL_TX_DESC_ADDRX_EN | HAL_TX_DESC_ADDRY_EN);
  3074. else if ((vdev->opmode == wlan_op_mode_sta) &&
  3075. !dp_tx_da_search_override(vdev))
  3076. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRY_EN;
  3077. else
  3078. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRX_EN;
  3079. /* Set search type only when peer map v2 messaging is enabled
  3080. * as we will have the search index (AST hash) only when v2 is
  3081. * enabled
  3082. */
  3083. if (soc->is_peer_map_unmap_v2 && vdev->opmode == wlan_op_mode_sta)
  3084. vdev->search_type = HAL_TX_ADDR_INDEX_SEARCH;
  3085. else
  3086. vdev->search_type = HAL_TX_ADDR_SEARCH_DEFAULT;
  3087. }
  3088. static inline bool
  3089. dp_is_tx_desc_flush_match(struct dp_pdev *pdev,
  3090. struct dp_vdev *vdev,
  3091. struct dp_tx_desc_s *tx_desc)
  3092. {
  3093. if (!(tx_desc && (tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED)))
  3094. return false;
  3095. /*
  3096. * if vdev is given, then only check whether desc
  3097. * vdev match. if vdev is NULL, then check whether
  3098. * desc pdev match.
  3099. */
  3100. return vdev ? (tx_desc->vdev == vdev) : (tx_desc->pdev == pdev);
  3101. }
  3102. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  3103. /**
  3104. * dp_tx_desc_reset_vdev() - reset vdev to NULL in TX Desc
  3105. *
  3106. * @soc: Handle to DP SoC structure
  3107. * @tx_desc: pointer of one TX desc
  3108. * @desc_pool_id: TX Desc pool id
  3109. */
  3110. static inline void
  3111. dp_tx_desc_reset_vdev(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc,
  3112. uint8_t desc_pool_id)
  3113. {
  3114. struct dp_tx_desc_pool_s *pool = &soc->tx_desc[desc_pool_id];
  3115. qdf_spin_lock_bh(&pool->flow_pool_lock);
  3116. tx_desc->vdev = NULL;
  3117. qdf_spin_unlock_bh(&pool->flow_pool_lock);
  3118. }
  3119. /**
  3120. * dp_tx_desc_flush() - release resources associated
  3121. * to TX Desc
  3122. *
  3123. * @dp_pdev: Handle to DP pdev structure
  3124. * @vdev: virtual device instance
  3125. * NULL: no specific Vdev is required and check all allcated TX desc
  3126. * on this pdev.
  3127. * Non-NULL: only check the allocated TX Desc associated to this Vdev.
  3128. *
  3129. * @force_free:
  3130. * true: flush the TX desc.
  3131. * false: only reset the Vdev in each allocated TX desc
  3132. * that associated to current Vdev.
  3133. *
  3134. * This function will go through the TX desc pool to flush
  3135. * the outstanding TX data or reset Vdev to NULL in associated TX
  3136. * Desc.
  3137. */
  3138. static void dp_tx_desc_flush(struct dp_pdev *pdev,
  3139. struct dp_vdev *vdev,
  3140. bool force_free)
  3141. {
  3142. uint8_t i;
  3143. uint32_t j;
  3144. uint32_t num_desc, page_id, offset;
  3145. uint16_t num_desc_per_page;
  3146. struct dp_soc *soc = pdev->soc;
  3147. struct dp_tx_desc_s *tx_desc = NULL;
  3148. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  3149. if (!vdev && !force_free) {
  3150. dp_err("Reset TX desc vdev, Vdev param is required!");
  3151. return;
  3152. }
  3153. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  3154. tx_desc_pool = &soc->tx_desc[i];
  3155. if (!(tx_desc_pool->pool_size) ||
  3156. IS_TX_DESC_POOL_STATUS_INACTIVE(tx_desc_pool) ||
  3157. !(tx_desc_pool->desc_pages.cacheable_pages))
  3158. continue;
  3159. num_desc = tx_desc_pool->pool_size;
  3160. num_desc_per_page =
  3161. tx_desc_pool->desc_pages.num_element_per_page;
  3162. for (j = 0; j < num_desc; j++) {
  3163. page_id = j / num_desc_per_page;
  3164. offset = j % num_desc_per_page;
  3165. if (qdf_unlikely(!(tx_desc_pool->
  3166. desc_pages.cacheable_pages)))
  3167. break;
  3168. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  3169. if (dp_is_tx_desc_flush_match(pdev, vdev, tx_desc)) {
  3170. /*
  3171. * Free TX desc if force free is
  3172. * required, otherwise only reset vdev
  3173. * in this TX desc.
  3174. */
  3175. if (force_free) {
  3176. dp_tx_comp_free_buf(soc, tx_desc);
  3177. dp_tx_desc_release(tx_desc, i);
  3178. } else {
  3179. dp_tx_desc_reset_vdev(soc, tx_desc,
  3180. i);
  3181. }
  3182. }
  3183. }
  3184. }
  3185. }
  3186. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  3187. static inline void
  3188. dp_tx_desc_reset_vdev(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc,
  3189. uint8_t desc_pool_id)
  3190. {
  3191. TX_DESC_LOCK_LOCK(&soc->tx_desc[desc_pool_id].lock);
  3192. tx_desc->vdev = NULL;
  3193. TX_DESC_LOCK_UNLOCK(&soc->tx_desc[desc_pool_id].lock);
  3194. }
  3195. static void dp_tx_desc_flush(struct dp_pdev *pdev,
  3196. struct dp_vdev *vdev,
  3197. bool force_free)
  3198. {
  3199. uint8_t i, num_pool;
  3200. uint32_t j;
  3201. uint32_t num_desc, page_id, offset;
  3202. uint16_t num_desc_per_page;
  3203. struct dp_soc *soc = pdev->soc;
  3204. struct dp_tx_desc_s *tx_desc = NULL;
  3205. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  3206. if (!vdev && !force_free) {
  3207. dp_err("Reset TX desc vdev, Vdev param is required!");
  3208. return;
  3209. }
  3210. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3211. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3212. for (i = 0; i < num_pool; i++) {
  3213. tx_desc_pool = &soc->tx_desc[i];
  3214. if (!tx_desc_pool->desc_pages.cacheable_pages)
  3215. continue;
  3216. num_desc_per_page =
  3217. tx_desc_pool->desc_pages.num_element_per_page;
  3218. for (j = 0; j < num_desc; j++) {
  3219. page_id = j / num_desc_per_page;
  3220. offset = j % num_desc_per_page;
  3221. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  3222. if (dp_is_tx_desc_flush_match(pdev, vdev, tx_desc)) {
  3223. if (force_free) {
  3224. dp_tx_comp_free_buf(soc, tx_desc);
  3225. dp_tx_desc_release(tx_desc, i);
  3226. } else {
  3227. dp_tx_desc_reset_vdev(soc, tx_desc,
  3228. i);
  3229. }
  3230. }
  3231. }
  3232. }
  3233. }
  3234. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  3235. /**
  3236. * dp_tx_vdev_detach() - detach vdev from dp tx
  3237. * @vdev: virtual device instance
  3238. *
  3239. * Return: QDF_STATUS_SUCCESS: success
  3240. * QDF_STATUS_E_RESOURCES: Error return
  3241. */
  3242. QDF_STATUS dp_tx_vdev_detach(struct dp_vdev *vdev)
  3243. {
  3244. struct dp_pdev *pdev = vdev->pdev;
  3245. /* Reset TX desc associated to this Vdev as NULL */
  3246. dp_tx_desc_flush(pdev, vdev, false);
  3247. return QDF_STATUS_SUCCESS;
  3248. }
  3249. /**
  3250. * dp_tx_pdev_attach() - attach pdev to dp tx
  3251. * @pdev: physical device instance
  3252. *
  3253. * Return: QDF_STATUS_SUCCESS: success
  3254. * QDF_STATUS_E_RESOURCES: Error return
  3255. */
  3256. QDF_STATUS dp_tx_pdev_attach(struct dp_pdev *pdev)
  3257. {
  3258. struct dp_soc *soc = pdev->soc;
  3259. /* Initialize Flow control counters */
  3260. qdf_atomic_init(&pdev->num_tx_exception);
  3261. qdf_atomic_init(&pdev->num_tx_outstanding);
  3262. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3263. /* Initialize descriptors in TCL Ring */
  3264. hal_tx_init_data_ring(soc->hal_soc,
  3265. soc->tcl_data_ring[pdev->pdev_id].hal_srng);
  3266. }
  3267. return QDF_STATUS_SUCCESS;
  3268. }
  3269. /**
  3270. * dp_tx_pdev_detach() - detach pdev from dp tx
  3271. * @pdev: physical device instance
  3272. *
  3273. * Return: QDF_STATUS_SUCCESS: success
  3274. * QDF_STATUS_E_RESOURCES: Error return
  3275. */
  3276. QDF_STATUS dp_tx_pdev_detach(struct dp_pdev *pdev)
  3277. {
  3278. /* flush TX outstanding data per pdev */
  3279. dp_tx_desc_flush(pdev, NULL, true);
  3280. dp_tx_me_exit(pdev);
  3281. return QDF_STATUS_SUCCESS;
  3282. }
  3283. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  3284. /* Pools will be allocated dynamically */
  3285. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  3286. int num_desc)
  3287. {
  3288. uint8_t i;
  3289. for (i = 0; i < num_pool; i++) {
  3290. qdf_spinlock_create(&soc->tx_desc[i].flow_pool_lock);
  3291. soc->tx_desc[i].status = FLOW_POOL_INACTIVE;
  3292. }
  3293. return 0;
  3294. }
  3295. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  3296. {
  3297. uint8_t i;
  3298. for (i = 0; i < num_pool; i++)
  3299. qdf_spinlock_destroy(&soc->tx_desc[i].flow_pool_lock);
  3300. }
  3301. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  3302. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  3303. int num_desc)
  3304. {
  3305. uint8_t i;
  3306. /* Allocate software Tx descriptor pools */
  3307. for (i = 0; i < num_pool; i++) {
  3308. if (dp_tx_desc_pool_alloc(soc, i, num_desc)) {
  3309. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3310. "%s Tx Desc Pool alloc %d failed %pK",
  3311. __func__, i, soc);
  3312. return ENOMEM;
  3313. }
  3314. }
  3315. return 0;
  3316. }
  3317. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  3318. {
  3319. uint8_t i;
  3320. for (i = 0; i < num_pool; i++) {
  3321. qdf_assert_always(!soc->tx_desc[i].num_allocated);
  3322. if (dp_tx_desc_pool_free(soc, i)) {
  3323. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3324. "%s Tx Desc Pool Free failed", __func__);
  3325. }
  3326. }
  3327. }
  3328. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  3329. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  3330. /**
  3331. * dp_tso_attach_wifi3() - TSO attach handler
  3332. * @txrx_soc: Opaque Dp handle
  3333. *
  3334. * Reserve TSO descriptor buffers
  3335. *
  3336. * Return: QDF_STATUS_E_FAILURE on failure or
  3337. * QDF_STATUS_SUCCESS on success
  3338. */
  3339. static
  3340. QDF_STATUS dp_tso_attach_wifi3(void *txrx_soc)
  3341. {
  3342. return dp_tso_soc_attach(txrx_soc);
  3343. }
  3344. /**
  3345. * dp_tso_detach_wifi3() - TSO Detach handler
  3346. * @txrx_soc: Opaque Dp handle
  3347. *
  3348. * Deallocate TSO descriptor buffers
  3349. *
  3350. * Return: QDF_STATUS_E_FAILURE on failure or
  3351. * QDF_STATUS_SUCCESS on success
  3352. */
  3353. static
  3354. QDF_STATUS dp_tso_detach_wifi3(void *txrx_soc)
  3355. {
  3356. return dp_tso_soc_detach(txrx_soc);
  3357. }
  3358. #else
  3359. static
  3360. QDF_STATUS dp_tso_attach_wifi3(void *txrx_soc)
  3361. {
  3362. return QDF_STATUS_SUCCESS;
  3363. }
  3364. static
  3365. QDF_STATUS dp_tso_detach_wifi3(void *txrx_soc)
  3366. {
  3367. return QDF_STATUS_SUCCESS;
  3368. }
  3369. #endif
  3370. QDF_STATUS dp_tso_soc_detach(void *txrx_soc)
  3371. {
  3372. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3373. uint8_t i;
  3374. uint8_t num_pool;
  3375. uint32_t num_desc;
  3376. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3377. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3378. for (i = 0; i < num_pool; i++)
  3379. dp_tx_tso_desc_pool_free(soc, i);
  3380. dp_info("%s TSO Desc Pool %d Free descs = %d",
  3381. __func__, num_pool, num_desc);
  3382. for (i = 0; i < num_pool; i++)
  3383. dp_tx_tso_num_seg_pool_free(soc, i);
  3384. dp_info("%s TSO Num of seg Desc Pool %d Free descs = %d",
  3385. __func__, num_pool, num_desc);
  3386. return QDF_STATUS_SUCCESS;
  3387. }
  3388. /**
  3389. * dp_tso_attach() - TSO attach handler
  3390. * @txrx_soc: Opaque Dp handle
  3391. *
  3392. * Reserve TSO descriptor buffers
  3393. *
  3394. * Return: QDF_STATUS_E_FAILURE on failure or
  3395. * QDF_STATUS_SUCCESS on success
  3396. */
  3397. QDF_STATUS dp_tso_soc_attach(void *txrx_soc)
  3398. {
  3399. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3400. uint8_t i;
  3401. uint8_t num_pool;
  3402. uint32_t num_desc;
  3403. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3404. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3405. for (i = 0; i < num_pool; i++) {
  3406. if (dp_tx_tso_desc_pool_alloc(soc, i, num_desc)) {
  3407. dp_err("TSO Desc Pool alloc %d failed %pK",
  3408. i, soc);
  3409. return QDF_STATUS_E_FAILURE;
  3410. }
  3411. }
  3412. dp_info("%s TSO Desc Alloc %d, descs = %d",
  3413. __func__, num_pool, num_desc);
  3414. for (i = 0; i < num_pool; i++) {
  3415. if (dp_tx_tso_num_seg_pool_alloc(soc, i, num_desc)) {
  3416. dp_err("TSO Num of seg Pool alloc %d failed %pK",
  3417. i, soc);
  3418. return QDF_STATUS_E_FAILURE;
  3419. }
  3420. }
  3421. return QDF_STATUS_SUCCESS;
  3422. }
  3423. /**
  3424. * dp_tx_soc_detach() - detach soc from dp tx
  3425. * @soc: core txrx main context
  3426. *
  3427. * This function will detach dp tx into main device context
  3428. * will free dp tx resource and initialize resources
  3429. *
  3430. * Return: QDF_STATUS_SUCCESS: success
  3431. * QDF_STATUS_E_RESOURCES: Error return
  3432. */
  3433. QDF_STATUS dp_tx_soc_detach(struct dp_soc *soc)
  3434. {
  3435. uint8_t num_pool;
  3436. uint16_t num_desc;
  3437. uint16_t num_ext_desc;
  3438. uint8_t i;
  3439. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3440. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3441. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3442. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  3443. dp_tx_flow_control_deinit(soc);
  3444. dp_tx_delete_static_pools(soc, num_pool);
  3445. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3446. "%s Tx Desc Pool Free num_pool = %d, descs = %d",
  3447. __func__, num_pool, num_desc);
  3448. for (i = 0; i < num_pool; i++) {
  3449. if (dp_tx_ext_desc_pool_free(soc, i)) {
  3450. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3451. "%s Tx Ext Desc Pool Free failed",
  3452. __func__);
  3453. return QDF_STATUS_E_RESOURCES;
  3454. }
  3455. }
  3456. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3457. "%s MSDU Ext Desc Pool %d Free descs = %d",
  3458. __func__, num_pool, num_ext_desc);
  3459. status = dp_tso_detach_wifi3(soc);
  3460. if (status != QDF_STATUS_SUCCESS)
  3461. return status;
  3462. return QDF_STATUS_SUCCESS;
  3463. }
  3464. /**
  3465. * dp_tx_soc_attach() - attach soc to dp tx
  3466. * @soc: core txrx main context
  3467. *
  3468. * This function will attach dp tx into main device context
  3469. * will allocate dp tx resource and initialize resources
  3470. *
  3471. * Return: QDF_STATUS_SUCCESS: success
  3472. * QDF_STATUS_E_RESOURCES: Error return
  3473. */
  3474. QDF_STATUS dp_tx_soc_attach(struct dp_soc *soc)
  3475. {
  3476. uint8_t i;
  3477. uint8_t num_pool;
  3478. uint32_t num_desc;
  3479. uint32_t num_ext_desc;
  3480. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3481. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3482. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3483. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  3484. if (num_pool > MAX_TXDESC_POOLS)
  3485. goto fail;
  3486. if (dp_tx_alloc_static_pools(soc, num_pool, num_desc))
  3487. goto fail;
  3488. dp_tx_flow_control_init(soc);
  3489. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3490. "%s Tx Desc Alloc num_pool = %d, descs = %d",
  3491. __func__, num_pool, num_desc);
  3492. /* Allocate extension tx descriptor pools */
  3493. for (i = 0; i < num_pool; i++) {
  3494. if (dp_tx_ext_desc_pool_alloc(soc, i, num_ext_desc)) {
  3495. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3496. "MSDU Ext Desc Pool alloc %d failed %pK",
  3497. i, soc);
  3498. goto fail;
  3499. }
  3500. }
  3501. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3502. "%s MSDU Ext Desc Alloc %d, descs = %d",
  3503. __func__, num_pool, num_ext_desc);
  3504. status = dp_tso_attach_wifi3((void *)soc);
  3505. if (status != QDF_STATUS_SUCCESS)
  3506. goto fail;
  3507. /* Initialize descriptors in TCL Rings */
  3508. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3509. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3510. hal_tx_init_data_ring(soc->hal_soc,
  3511. soc->tcl_data_ring[i].hal_srng);
  3512. }
  3513. }
  3514. /*
  3515. * todo - Add a runtime config option to enable this.
  3516. */
  3517. /*
  3518. * Due to multiple issues on NPR EMU, enable it selectively
  3519. * only for NPR EMU, should be removed, once NPR platforms
  3520. * are stable.
  3521. */
  3522. soc->process_tx_status = CONFIG_PROCESS_TX_STATUS;
  3523. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3524. "%s HAL Tx init Success", __func__);
  3525. return QDF_STATUS_SUCCESS;
  3526. fail:
  3527. /* Detach will take care of freeing only allocated resources */
  3528. dp_tx_soc_detach(soc);
  3529. return QDF_STATUS_E_RESOURCES;
  3530. }
  3531. /*
  3532. * dp_tx_me_mem_free(): Function to free allocated memory in mcast enahncement
  3533. * pdev: pointer to DP PDEV structure
  3534. * seg_info_head: Pointer to the head of list
  3535. *
  3536. * return: void
  3537. */
  3538. static void dp_tx_me_mem_free(struct dp_pdev *pdev,
  3539. struct dp_tx_seg_info_s *seg_info_head)
  3540. {
  3541. struct dp_tx_me_buf_t *mc_uc_buf;
  3542. struct dp_tx_seg_info_s *seg_info_new = NULL;
  3543. qdf_nbuf_t nbuf = NULL;
  3544. uint64_t phy_addr;
  3545. while (seg_info_head) {
  3546. nbuf = seg_info_head->nbuf;
  3547. mc_uc_buf = (struct dp_tx_me_buf_t *)
  3548. seg_info_head->frags[0].vaddr;
  3549. phy_addr = seg_info_head->frags[0].paddr_hi;
  3550. phy_addr = (phy_addr << 32) | seg_info_head->frags[0].paddr_lo;
  3551. qdf_mem_unmap_nbytes_single(pdev->soc->osdev,
  3552. phy_addr,
  3553. QDF_DMA_TO_DEVICE , QDF_MAC_ADDR_SIZE);
  3554. dp_tx_me_free_buf(pdev, mc_uc_buf);
  3555. qdf_nbuf_free(nbuf);
  3556. seg_info_new = seg_info_head;
  3557. seg_info_head = seg_info_head->next;
  3558. qdf_mem_free(seg_info_new);
  3559. }
  3560. }
  3561. /**
  3562. * dp_tx_me_send_convert_ucast(): function to convert multicast to unicast
  3563. * @vdev: DP VDEV handle
  3564. * @nbuf: Multicast nbuf
  3565. * @newmac: Table of the clients to which packets have to be sent
  3566. * @new_mac_cnt: No of clients
  3567. *
  3568. * return: no of converted packets
  3569. */
  3570. uint16_t
  3571. dp_tx_me_send_convert_ucast(struct cdp_vdev *vdev_handle, qdf_nbuf_t nbuf,
  3572. uint8_t newmac[][QDF_MAC_ADDR_SIZE], uint8_t new_mac_cnt)
  3573. {
  3574. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  3575. struct dp_pdev *pdev = vdev->pdev;
  3576. qdf_ether_header_t *eh;
  3577. uint8_t *data;
  3578. uint16_t len;
  3579. /* reference to frame dst addr */
  3580. uint8_t *dstmac;
  3581. /* copy of original frame src addr */
  3582. uint8_t srcmac[QDF_MAC_ADDR_SIZE];
  3583. /* local index into newmac */
  3584. uint8_t new_mac_idx = 0;
  3585. struct dp_tx_me_buf_t *mc_uc_buf;
  3586. qdf_nbuf_t nbuf_clone;
  3587. struct dp_tx_msdu_info_s msdu_info;
  3588. struct dp_tx_seg_info_s *seg_info_head = NULL;
  3589. struct dp_tx_seg_info_s *seg_info_tail = NULL;
  3590. struct dp_tx_seg_info_s *seg_info_new;
  3591. qdf_dma_addr_t paddr_data;
  3592. qdf_dma_addr_t paddr_mcbuf = 0;
  3593. uint8_t empty_entry_mac[QDF_MAC_ADDR_SIZE] = {0};
  3594. QDF_STATUS status;
  3595. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  3596. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  3597. eh = (qdf_ether_header_t *)nbuf;
  3598. qdf_mem_copy(srcmac, eh->ether_shost, QDF_MAC_ADDR_SIZE);
  3599. len = qdf_nbuf_len(nbuf);
  3600. data = qdf_nbuf_data(nbuf);
  3601. status = qdf_nbuf_map(vdev->osdev, nbuf,
  3602. QDF_DMA_TO_DEVICE);
  3603. if (status) {
  3604. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3605. "Mapping failure Error:%d", status);
  3606. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  3607. qdf_nbuf_free(nbuf);
  3608. return 1;
  3609. }
  3610. paddr_data = qdf_nbuf_mapped_paddr_get(nbuf) + QDF_MAC_ADDR_SIZE;
  3611. for (new_mac_idx = 0; new_mac_idx < new_mac_cnt; new_mac_idx++) {
  3612. dstmac = newmac[new_mac_idx];
  3613. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3614. "added mac addr (%pM)", dstmac);
  3615. /* Check for NULL Mac Address */
  3616. if (!qdf_mem_cmp(dstmac, empty_entry_mac, QDF_MAC_ADDR_SIZE))
  3617. continue;
  3618. /* frame to self mac. skip */
  3619. if (!qdf_mem_cmp(dstmac, srcmac, QDF_MAC_ADDR_SIZE))
  3620. continue;
  3621. /*
  3622. * TODO: optimize to avoid malloc in per-packet path
  3623. * For eg. seg_pool can be made part of vdev structure
  3624. */
  3625. seg_info_new = qdf_mem_malloc(sizeof(*seg_info_new));
  3626. if (!seg_info_new) {
  3627. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3628. "alloc failed");
  3629. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc, 1);
  3630. goto fail_seg_alloc;
  3631. }
  3632. mc_uc_buf = dp_tx_me_alloc_buf(pdev);
  3633. if (!mc_uc_buf)
  3634. goto fail_buf_alloc;
  3635. /*
  3636. * TODO: Check if we need to clone the nbuf
  3637. * Or can we just use the reference for all cases
  3638. */
  3639. if (new_mac_idx < (new_mac_cnt - 1)) {
  3640. nbuf_clone = qdf_nbuf_clone((qdf_nbuf_t)nbuf);
  3641. if (!nbuf_clone) {
  3642. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail, 1);
  3643. goto fail_clone;
  3644. }
  3645. } else {
  3646. /*
  3647. * Update the ref
  3648. * to account for frame sent without cloning
  3649. */
  3650. qdf_nbuf_ref(nbuf);
  3651. nbuf_clone = nbuf;
  3652. }
  3653. qdf_mem_copy(mc_uc_buf->data, dstmac, QDF_MAC_ADDR_SIZE);
  3654. status = qdf_mem_map_nbytes_single(vdev->osdev, mc_uc_buf->data,
  3655. QDF_DMA_TO_DEVICE, QDF_MAC_ADDR_SIZE,
  3656. &paddr_mcbuf);
  3657. if (status) {
  3658. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3659. "Mapping failure Error:%d", status);
  3660. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  3661. goto fail_map;
  3662. }
  3663. seg_info_new->frags[0].vaddr = (uint8_t *)mc_uc_buf;
  3664. seg_info_new->frags[0].paddr_lo = (uint32_t) paddr_mcbuf;
  3665. seg_info_new->frags[0].paddr_hi =
  3666. (uint16_t)((uint64_t)paddr_mcbuf >> 32);
  3667. seg_info_new->frags[0].len = QDF_MAC_ADDR_SIZE;
  3668. /*preparing data fragment*/
  3669. seg_info_new->frags[1].vaddr =
  3670. qdf_nbuf_data(nbuf) + QDF_MAC_ADDR_SIZE;
  3671. seg_info_new->frags[1].paddr_lo = (uint32_t)paddr_data;
  3672. seg_info_new->frags[1].paddr_hi =
  3673. (uint16_t)(((uint64_t)paddr_data) >> 32);
  3674. seg_info_new->frags[1].len = len - QDF_MAC_ADDR_SIZE;
  3675. seg_info_new->nbuf = nbuf_clone;
  3676. seg_info_new->frag_cnt = 2;
  3677. seg_info_new->total_len = len;
  3678. seg_info_new->next = NULL;
  3679. if (!seg_info_head)
  3680. seg_info_head = seg_info_new;
  3681. else
  3682. seg_info_tail->next = seg_info_new;
  3683. seg_info_tail = seg_info_new;
  3684. }
  3685. if (!seg_info_head) {
  3686. goto free_return;
  3687. }
  3688. msdu_info.u.sg_info.curr_seg = seg_info_head;
  3689. msdu_info.num_seg = new_mac_cnt;
  3690. msdu_info.frm_type = dp_tx_frm_me;
  3691. msdu_info.tid = HTT_INVALID_TID;
  3692. if (qdf_unlikely(vdev->mcast_enhancement_en > 0) &&
  3693. qdf_unlikely(pdev->hmmc_tid_override_en))
  3694. msdu_info.tid = pdev->hmmc_tid;
  3695. DP_STATS_INC(vdev, tx_i.mcast_en.ucast, new_mac_cnt);
  3696. dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  3697. while (seg_info_head->next) {
  3698. seg_info_new = seg_info_head;
  3699. seg_info_head = seg_info_head->next;
  3700. qdf_mem_free(seg_info_new);
  3701. }
  3702. qdf_mem_free(seg_info_head);
  3703. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  3704. qdf_nbuf_free(nbuf);
  3705. return new_mac_cnt;
  3706. fail_map:
  3707. qdf_nbuf_free(nbuf_clone);
  3708. fail_clone:
  3709. dp_tx_me_free_buf(pdev, mc_uc_buf);
  3710. fail_buf_alloc:
  3711. qdf_mem_free(seg_info_new);
  3712. fail_seg_alloc:
  3713. dp_tx_me_mem_free(pdev, seg_info_head);
  3714. free_return:
  3715. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  3716. qdf_nbuf_free(nbuf);
  3717. return 1;
  3718. }