dp_main.c 267 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  65. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  66. static struct dp_soc *
  67. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  68. struct ol_if_ops *ol_ops, uint16_t device_id);
  69. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  70. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  71. uint8_t *peer_mac_addr,
  72. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  73. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  74. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  75. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  76. #define DP_INTR_POLL_TIMER_MS 10
  77. /* Generic AST entry aging timer value */
  78. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  79. /* WDS AST entry aging timer value */
  80. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  81. #define DP_WDS_AST_AGING_TIMER_CNT \
  82. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  83. #define DP_MCS_LENGTH (6*MAX_MCS)
  84. #define DP_NSS_LENGTH (6*SS_COUNT)
  85. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  86. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  87. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  88. #define DP_MAX_MCS_STRING_LEN 30
  89. #define DP_CURR_FW_STATS_AVAIL 19
  90. #define DP_HTT_DBG_EXT_STATS_MAX 256
  91. #define DP_MAX_SLEEP_TIME 100
  92. #ifdef IPA_OFFLOAD
  93. /* Exclude IPA rings from the interrupt context */
  94. #define TX_RING_MASK_VAL 0xb
  95. #define RX_RING_MASK_VAL 0x7
  96. #else
  97. #define TX_RING_MASK_VAL 0xF
  98. #define RX_RING_MASK_VAL 0xF
  99. #endif
  100. #define STR_MAXLEN 64
  101. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  102. /* PPDU stats mask sent to FW to enable enhanced stats */
  103. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  104. /* PPDU stats mask sent to FW to support debug sniffer feature */
  105. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  106. /* PPDU stats mask sent to FW to support BPR feature*/
  107. #define DP_PPDU_STATS_CFG_BPR 0x2000
  108. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  109. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  110. DP_PPDU_STATS_CFG_ENH_STATS)
  111. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  112. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  113. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  114. #define RNG_ERR "SRNG setup failed for"
  115. /**
  116. * default_dscp_tid_map - Default DSCP-TID mapping
  117. *
  118. * DSCP TID
  119. * 000000 0
  120. * 001000 1
  121. * 010000 2
  122. * 011000 3
  123. * 100000 4
  124. * 101000 5
  125. * 110000 6
  126. * 111000 7
  127. */
  128. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  129. 0, 0, 0, 0, 0, 0, 0, 0,
  130. 1, 1, 1, 1, 1, 1, 1, 1,
  131. 2, 2, 2, 2, 2, 2, 2, 2,
  132. 3, 3, 3, 3, 3, 3, 3, 3,
  133. 4, 4, 4, 4, 4, 4, 4, 4,
  134. 5, 5, 5, 5, 5, 5, 5, 5,
  135. 6, 6, 6, 6, 6, 6, 6, 6,
  136. 7, 7, 7, 7, 7, 7, 7, 7,
  137. };
  138. /*
  139. * struct dp_rate_debug
  140. *
  141. * @mcs_type: print string for a given mcs
  142. * @valid: valid mcs rate?
  143. */
  144. struct dp_rate_debug {
  145. char mcs_type[DP_MAX_MCS_STRING_LEN];
  146. uint8_t valid;
  147. };
  148. #define MCS_VALID 1
  149. #define MCS_INVALID 0
  150. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  151. {
  152. {"OFDM 48 Mbps", MCS_VALID},
  153. {"OFDM 24 Mbps", MCS_VALID},
  154. {"OFDM 12 Mbps", MCS_VALID},
  155. {"OFDM 6 Mbps ", MCS_VALID},
  156. {"OFDM 54 Mbps", MCS_VALID},
  157. {"OFDM 36 Mbps", MCS_VALID},
  158. {"OFDM 18 Mbps", MCS_VALID},
  159. {"OFDM 9 Mbps ", MCS_VALID},
  160. {"INVALID ", MCS_INVALID},
  161. {"INVALID ", MCS_INVALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_VALID},
  165. },
  166. {
  167. {"CCK 11 Mbps Long ", MCS_VALID},
  168. {"CCK 5.5 Mbps Long ", MCS_VALID},
  169. {"CCK 2 Mbps Long ", MCS_VALID},
  170. {"CCK 1 Mbps Long ", MCS_VALID},
  171. {"CCK 11 Mbps Short ", MCS_VALID},
  172. {"CCK 5.5 Mbps Short", MCS_VALID},
  173. {"CCK 2 Mbps Short ", MCS_VALID},
  174. {"INVALID ", MCS_INVALID},
  175. {"INVALID ", MCS_INVALID},
  176. {"INVALID ", MCS_INVALID},
  177. {"INVALID ", MCS_INVALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_VALID},
  180. },
  181. {
  182. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  183. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  184. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  185. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  186. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  187. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  188. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  189. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  190. {"INVALID ", MCS_INVALID},
  191. {"INVALID ", MCS_INVALID},
  192. {"INVALID ", MCS_INVALID},
  193. {"INVALID ", MCS_INVALID},
  194. {"INVALID ", MCS_VALID},
  195. },
  196. {
  197. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  198. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  199. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  200. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  201. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  202. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  203. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  204. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  205. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  206. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  207. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  208. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  209. {"INVALID ", MCS_VALID},
  210. },
  211. {
  212. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  213. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  214. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  215. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  216. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  217. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  218. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  219. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  220. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  221. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  222. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  223. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  224. {"INVALID ", MCS_VALID},
  225. }
  226. };
  227. /**
  228. * dp_cpu_ring_map_type - dp tx cpu ring map
  229. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  230. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  231. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  232. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  233. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  234. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  235. */
  236. enum dp_cpu_ring_map_types {
  237. DP_NSS_DEFAULT_MAP,
  238. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  239. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  240. DP_NSS_DBDC_OFFLOADED_MAP,
  241. DP_NSS_DBTC_OFFLOADED_MAP,
  242. DP_NSS_CPU_RING_MAP_MAX
  243. };
  244. /**
  245. * @brief Cpu to tx ring map
  246. */
  247. #ifdef CONFIG_WIN
  248. static uint8_t
  249. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  250. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  251. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  252. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  253. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  254. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  255. };
  256. #else
  257. static uint8_t
  258. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  259. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  260. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  261. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  262. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  263. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  264. };
  265. #endif
  266. /**
  267. * @brief Select the type of statistics
  268. */
  269. enum dp_stats_type {
  270. STATS_FW = 0,
  271. STATS_HOST = 1,
  272. STATS_TYPE_MAX = 2,
  273. };
  274. /**
  275. * @brief General Firmware statistics options
  276. *
  277. */
  278. enum dp_fw_stats {
  279. TXRX_FW_STATS_INVALID = -1,
  280. };
  281. /**
  282. * dp_stats_mapping_table - Firmware and Host statistics
  283. * currently supported
  284. */
  285. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  286. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  287. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  288. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  289. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  290. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  291. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  292. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  293. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  294. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  295. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  296. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  297. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  298. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  299. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  300. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  301. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  302. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  303. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  304. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  305. /* Last ENUM for HTT FW STATS */
  306. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  307. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  308. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  309. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  310. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  311. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  312. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  313. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  314. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  315. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  316. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  317. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  318. };
  319. /* MCL specific functions */
  320. #ifdef CONFIG_MCL
  321. /**
  322. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  323. * @soc: pointer to dp_soc handle
  324. * @intr_ctx_num: interrupt context number for which mon mask is needed
  325. *
  326. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  327. * This function is returning 0, since in interrupt mode(softirq based RX),
  328. * we donot want to process monitor mode rings in a softirq.
  329. *
  330. * So, in case packet log is enabled for SAP/STA/P2P modes,
  331. * regular interrupt processing will not process monitor mode rings. It would be
  332. * done in a separate timer context.
  333. *
  334. * Return: 0
  335. */
  336. static inline
  337. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  338. {
  339. return 0;
  340. }
  341. /*
  342. * dp_service_mon_rings()- timer to reap monitor rings
  343. * reqd as we are not getting ppdu end interrupts
  344. * @arg: SoC Handle
  345. *
  346. * Return:
  347. *
  348. */
  349. static void dp_service_mon_rings(void *arg)
  350. {
  351. struct dp_soc *soc = (struct dp_soc *)arg;
  352. int ring = 0, work_done, mac_id;
  353. struct dp_pdev *pdev = NULL;
  354. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  355. pdev = soc->pdev_list[ring];
  356. if (!pdev)
  357. continue;
  358. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  359. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  360. pdev->pdev_id);
  361. work_done = dp_mon_process(soc, mac_for_pdev,
  362. QCA_NAPI_BUDGET);
  363. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  364. FL("Reaped %d descs from Monitor rings"),
  365. work_done);
  366. }
  367. }
  368. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  369. }
  370. #ifndef REMOVE_PKT_LOG
  371. /**
  372. * dp_pkt_log_init() - API to initialize packet log
  373. * @ppdev: physical device handle
  374. * @scn: HIF context
  375. *
  376. * Return: none
  377. */
  378. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  379. {
  380. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  381. if (handle->pkt_log_init) {
  382. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  383. "%s: Packet log not initialized", __func__);
  384. return;
  385. }
  386. pktlog_sethandle(&handle->pl_dev, scn);
  387. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  388. if (pktlogmod_init(scn)) {
  389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  390. "%s: pktlogmod_init failed", __func__);
  391. handle->pkt_log_init = false;
  392. } else {
  393. handle->pkt_log_init = true;
  394. }
  395. }
  396. /**
  397. * dp_pkt_log_con_service() - connect packet log service
  398. * @ppdev: physical device handle
  399. * @scn: device context
  400. *
  401. * Return: none
  402. */
  403. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  404. {
  405. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  406. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  407. pktlog_htc_attach();
  408. }
  409. /**
  410. * dp_pktlogmod_exit() - API to cleanup pktlog info
  411. * @handle: Pdev handle
  412. *
  413. * Return: none
  414. */
  415. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  416. {
  417. void *scn = (void *)handle->soc->hif_handle;
  418. if (!scn) {
  419. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  420. "%s: Invalid hif(scn) handle", __func__);
  421. return;
  422. }
  423. pktlogmod_exit(scn);
  424. handle->pkt_log_init = false;
  425. }
  426. #endif
  427. #else
  428. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  429. /**
  430. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  431. * @soc: pointer to dp_soc handle
  432. * @intr_ctx_num: interrupt context number for which mon mask is needed
  433. *
  434. * Return: mon mask value
  435. */
  436. static inline
  437. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  438. {
  439. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  440. }
  441. #endif
  442. /**
  443. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  444. * @cdp_opaque_vdev: pointer to cdp_vdev
  445. *
  446. * Return: pointer to dp_vdev
  447. */
  448. static
  449. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  450. {
  451. return (struct dp_vdev *)cdp_opaque_vdev;
  452. }
  453. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  454. struct cdp_peer *peer_hdl,
  455. uint8_t *mac_addr,
  456. enum cdp_txrx_ast_entry_type type,
  457. uint32_t flags)
  458. {
  459. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  460. (struct dp_peer *)peer_hdl,
  461. mac_addr,
  462. type,
  463. flags);
  464. }
  465. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  466. void *ast_entry_hdl)
  467. {
  468. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  469. qdf_spin_lock_bh(&soc->ast_lock);
  470. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  471. (struct dp_ast_entry *)ast_entry_hdl);
  472. qdf_spin_unlock_bh(&soc->ast_lock);
  473. }
  474. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  475. struct cdp_peer *peer_hdl,
  476. uint8_t *wds_macaddr,
  477. uint32_t flags)
  478. {
  479. int status = -1;
  480. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  481. struct dp_ast_entry *ast_entry = NULL;
  482. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  483. qdf_spin_lock_bh(&soc->ast_lock);
  484. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  485. peer->vdev->pdev->pdev_id);
  486. if (ast_entry) {
  487. status = dp_peer_update_ast(soc,
  488. peer,
  489. ast_entry, flags);
  490. }
  491. qdf_spin_unlock_bh(&soc->ast_lock);
  492. return status;
  493. }
  494. /*
  495. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  496. * @soc_handle: Datapath SOC handle
  497. * @wds_macaddr: WDS entry MAC Address
  498. * Return: None
  499. */
  500. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  501. uint8_t *wds_macaddr, void *vdev_handle)
  502. {
  503. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  504. struct dp_ast_entry *ast_entry = NULL;
  505. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  506. qdf_spin_lock_bh(&soc->ast_lock);
  507. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  508. vdev->pdev->pdev_id);
  509. if (ast_entry) {
  510. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  511. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  512. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  513. ast_entry->is_active = TRUE;
  514. }
  515. }
  516. qdf_spin_unlock_bh(&soc->ast_lock);
  517. }
  518. /*
  519. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  520. * @soc: Datapath SOC handle
  521. *
  522. * Return: None
  523. */
  524. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  525. void *vdev_hdl)
  526. {
  527. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  528. struct dp_pdev *pdev;
  529. struct dp_vdev *vdev;
  530. struct dp_peer *peer;
  531. struct dp_ast_entry *ase, *temp_ase;
  532. int i;
  533. qdf_spin_lock_bh(&soc->ast_lock);
  534. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  535. pdev = soc->pdev_list[i];
  536. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  537. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  538. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  539. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  540. if ((ase->type ==
  541. CDP_TXRX_AST_TYPE_STATIC) ||
  542. (ase->type ==
  543. CDP_TXRX_AST_TYPE_SELF) ||
  544. (ase->type ==
  545. CDP_TXRX_AST_TYPE_STA_BSS))
  546. continue;
  547. ase->is_active = TRUE;
  548. }
  549. }
  550. }
  551. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  552. }
  553. qdf_spin_unlock_bh(&soc->ast_lock);
  554. }
  555. /*
  556. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  557. * @soc: Datapath SOC handle
  558. *
  559. * Return: None
  560. */
  561. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  562. {
  563. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  564. struct dp_pdev *pdev;
  565. struct dp_vdev *vdev;
  566. struct dp_peer *peer;
  567. struct dp_ast_entry *ase, *temp_ase;
  568. int i;
  569. qdf_spin_lock_bh(&soc->ast_lock);
  570. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  571. pdev = soc->pdev_list[i];
  572. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  573. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  574. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  575. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  576. if ((ase->type ==
  577. CDP_TXRX_AST_TYPE_STATIC) ||
  578. (ase->type ==
  579. CDP_TXRX_AST_TYPE_SELF) ||
  580. (ase->type ==
  581. CDP_TXRX_AST_TYPE_STA_BSS))
  582. continue;
  583. dp_peer_del_ast(soc, ase);
  584. }
  585. }
  586. }
  587. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  588. }
  589. qdf_spin_unlock_bh(&soc->ast_lock);
  590. }
  591. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  592. uint8_t *ast_mac_addr)
  593. {
  594. struct dp_ast_entry *ast_entry;
  595. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  596. qdf_spin_lock_bh(&soc->ast_lock);
  597. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  598. qdf_spin_unlock_bh(&soc->ast_lock);
  599. return (void *)ast_entry;
  600. }
  601. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  602. uint8_t *ast_mac_addr,
  603. uint8_t pdev_id)
  604. {
  605. struct dp_ast_entry *ast_entry;
  606. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  607. qdf_spin_lock_bh(&soc->ast_lock);
  608. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  609. qdf_spin_unlock_bh(&soc->ast_lock);
  610. return (void *)ast_entry;
  611. }
  612. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  613. void *ast_entry_hdl)
  614. {
  615. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  616. (struct dp_ast_entry *)ast_entry_hdl);
  617. }
  618. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  619. void *ast_entry_hdl)
  620. {
  621. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  622. (struct dp_ast_entry *)ast_entry_hdl);
  623. }
  624. static void dp_peer_ast_set_type_wifi3(
  625. struct cdp_soc_t *soc_hdl,
  626. void *ast_entry_hdl,
  627. enum cdp_txrx_ast_entry_type type)
  628. {
  629. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  630. (struct dp_ast_entry *)ast_entry_hdl,
  631. type);
  632. }
  633. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  634. struct cdp_soc_t *soc_hdl,
  635. void *ast_entry_hdl)
  636. {
  637. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  638. }
  639. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  640. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  641. void *ast_entry,
  642. void *cp_ctx)
  643. {
  644. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  645. qdf_spin_lock_bh(&soc->ast_lock);
  646. dp_peer_ast_set_cp_ctx(soc,
  647. (struct dp_ast_entry *)ast_entry, cp_ctx);
  648. qdf_spin_unlock_bh(&soc->ast_lock);
  649. }
  650. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  651. void *ast_entry)
  652. {
  653. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  654. void *cp_ctx = NULL;
  655. qdf_spin_lock_bh(&soc->ast_lock);
  656. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  657. (struct dp_ast_entry *)ast_entry);
  658. qdf_spin_unlock_bh(&soc->ast_lock);
  659. return cp_ctx;
  660. }
  661. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  662. void *ast_entry)
  663. {
  664. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  665. bool wmi_sent = false;
  666. qdf_spin_lock_bh(&soc->ast_lock);
  667. wmi_sent = dp_peer_ast_get_del_cmd_sent(soc,
  668. (struct dp_ast_entry *)
  669. ast_entry);
  670. qdf_spin_unlock_bh(&soc->ast_lock);
  671. return wmi_sent;
  672. }
  673. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  674. void *ast_entry)
  675. {
  676. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  677. qdf_spin_lock_bh(&soc->ast_lock);
  678. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  679. qdf_spin_unlock_bh(&soc->ast_lock);
  680. }
  681. #endif
  682. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  683. struct cdp_soc_t *soc_hdl,
  684. void *ast_entry_hdl)
  685. {
  686. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  687. }
  688. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  689. struct cdp_soc_t *soc_hdl,
  690. void *ast_entry_hdl)
  691. {
  692. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  693. }
  694. /**
  695. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  696. * @ring_num: ring num of the ring being queried
  697. * @grp_mask: the grp_mask array for the ring type in question.
  698. *
  699. * The grp_mask array is indexed by group number and the bit fields correspond
  700. * to ring numbers. We are finding which interrupt group a ring belongs to.
  701. *
  702. * Return: the index in the grp_mask array with the ring number.
  703. * -QDF_STATUS_E_NOENT if no entry is found
  704. */
  705. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  706. {
  707. int ext_group_num;
  708. int mask = 1 << ring_num;
  709. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  710. ext_group_num++) {
  711. if (mask & grp_mask[ext_group_num])
  712. return ext_group_num;
  713. }
  714. return -QDF_STATUS_E_NOENT;
  715. }
  716. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  717. enum hal_ring_type ring_type,
  718. int ring_num)
  719. {
  720. int *grp_mask;
  721. switch (ring_type) {
  722. case WBM2SW_RELEASE:
  723. /* dp_tx_comp_handler - soc->tx_comp_ring */
  724. if (ring_num < 3)
  725. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  726. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  727. else if (ring_num == 3) {
  728. /* sw treats this as a separate ring type */
  729. grp_mask = &soc->wlan_cfg_ctx->
  730. int_rx_wbm_rel_ring_mask[0];
  731. ring_num = 0;
  732. } else {
  733. qdf_assert(0);
  734. return -QDF_STATUS_E_NOENT;
  735. }
  736. break;
  737. case REO_EXCEPTION:
  738. /* dp_rx_err_process - &soc->reo_exception_ring */
  739. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  740. break;
  741. case REO_DST:
  742. /* dp_rx_process - soc->reo_dest_ring */
  743. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  744. break;
  745. case REO_STATUS:
  746. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  747. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  748. break;
  749. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  750. case RXDMA_MONITOR_STATUS:
  751. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  752. case RXDMA_MONITOR_DST:
  753. /* dp_mon_process */
  754. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  755. break;
  756. case RXDMA_DST:
  757. /* dp_rxdma_err_process */
  758. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  759. break;
  760. case RXDMA_BUF:
  761. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  762. break;
  763. case RXDMA_MONITOR_BUF:
  764. /* TODO: support low_thresh interrupt */
  765. return -QDF_STATUS_E_NOENT;
  766. break;
  767. case TCL_DATA:
  768. case TCL_CMD:
  769. case REO_CMD:
  770. case SW2WBM_RELEASE:
  771. case WBM_IDLE_LINK:
  772. /* normally empty SW_TO_HW rings */
  773. return -QDF_STATUS_E_NOENT;
  774. break;
  775. case TCL_STATUS:
  776. case REO_REINJECT:
  777. /* misc unused rings */
  778. return -QDF_STATUS_E_NOENT;
  779. break;
  780. case CE_SRC:
  781. case CE_DST:
  782. case CE_DST_STATUS:
  783. /* CE_rings - currently handled by hif */
  784. default:
  785. return -QDF_STATUS_E_NOENT;
  786. break;
  787. }
  788. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  789. }
  790. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  791. *ring_params, int ring_type, int ring_num)
  792. {
  793. int msi_group_number;
  794. int msi_data_count;
  795. int ret;
  796. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  797. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  798. &msi_data_count, &msi_data_start,
  799. &msi_irq_start);
  800. if (ret)
  801. return;
  802. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  803. ring_num);
  804. if (msi_group_number < 0) {
  805. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  806. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  807. ring_type, ring_num);
  808. ring_params->msi_addr = 0;
  809. ring_params->msi_data = 0;
  810. return;
  811. }
  812. if (msi_group_number > msi_data_count) {
  813. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  814. FL("2 msi_groups will share an msi; msi_group_num %d"),
  815. msi_group_number);
  816. QDF_ASSERT(0);
  817. }
  818. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  819. ring_params->msi_addr = addr_low;
  820. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  821. ring_params->msi_data = (msi_group_number % msi_data_count)
  822. + msi_data_start;
  823. ring_params->flags |= HAL_SRNG_MSI_INTR;
  824. }
  825. /**
  826. * dp_print_ast_stats() - Dump AST table contents
  827. * @soc: Datapath soc handle
  828. *
  829. * return void
  830. */
  831. #ifdef FEATURE_AST
  832. static void dp_print_ast_stats(struct dp_soc *soc)
  833. {
  834. uint8_t i;
  835. uint8_t num_entries = 0;
  836. struct dp_vdev *vdev;
  837. struct dp_pdev *pdev;
  838. struct dp_peer *peer;
  839. struct dp_ast_entry *ase, *tmp_ase;
  840. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  841. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  842. "DA", "HMWDS_SEC"};
  843. DP_PRINT_STATS("AST Stats:");
  844. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  845. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  846. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  847. DP_PRINT_STATS("AST Table:");
  848. qdf_spin_lock_bh(&soc->ast_lock);
  849. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  850. pdev = soc->pdev_list[i];
  851. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  852. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  853. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  854. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  855. DP_PRINT_STATS("%6d mac_addr = %pM"
  856. " peer_mac_addr = %pM"
  857. " type = %s"
  858. " next_hop = %d"
  859. " is_active = %d"
  860. " is_bss = %d"
  861. " ast_idx = %d"
  862. " ast_hash = %d"
  863. " pdev_id = %d"
  864. " vdev_id = %d"
  865. " del_cmd_sent = %d",
  866. ++num_entries,
  867. ase->mac_addr.raw,
  868. ase->peer->mac_addr.raw,
  869. type[ase->type],
  870. ase->next_hop,
  871. ase->is_active,
  872. ase->is_bss,
  873. ase->ast_idx,
  874. ase->ast_hash_value,
  875. ase->pdev_id,
  876. ase->vdev_id,
  877. ase->del_cmd_sent);
  878. }
  879. }
  880. }
  881. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  882. }
  883. qdf_spin_unlock_bh(&soc->ast_lock);
  884. }
  885. #else
  886. static void dp_print_ast_stats(struct dp_soc *soc)
  887. {
  888. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  889. return;
  890. }
  891. #endif
  892. /**
  893. * dp_print_peer_table() - Dump all Peer stats
  894. * @vdev: Datapath Vdev handle
  895. *
  896. * return void
  897. */
  898. static void dp_print_peer_table(struct dp_vdev *vdev)
  899. {
  900. struct dp_peer *peer = NULL;
  901. DP_PRINT_STATS("Dumping Peer Table Stats:");
  902. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  903. if (!peer) {
  904. DP_PRINT_STATS("Invalid Peer");
  905. return;
  906. }
  907. DP_PRINT_STATS(" peer_mac_addr = %pM nawds_enabled = %d",
  908. peer->mac_addr.raw,
  909. peer->nawds_enabled);
  910. DP_PRINT_STATS(" bss_peer = %d wapi = %d wds_enabled = %d",
  911. peer->bss_peer,
  912. peer->wapi,
  913. peer->wds_enabled);
  914. DP_PRINT_STATS(" delete in progress = %d peer id = %d",
  915. peer->delete_in_progress,
  916. peer->peer_ids[0]);
  917. }
  918. }
  919. /*
  920. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  921. */
  922. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  923. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  924. {
  925. void *hal_soc = soc->hal_soc;
  926. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  927. /* TODO: See if we should get align size from hal */
  928. uint32_t ring_base_align = 8;
  929. struct hal_srng_params ring_params;
  930. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  931. /* TODO: Currently hal layer takes care of endianness related settings.
  932. * See if these settings need to passed from DP layer
  933. */
  934. ring_params.flags = 0;
  935. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  936. srng->hal_srng = NULL;
  937. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  938. srng->num_entries = num_entries;
  939. if (!soc->dp_soc_reinit) {
  940. srng->base_vaddr_unaligned =
  941. qdf_mem_alloc_consistent(soc->osdev,
  942. soc->osdev->dev,
  943. srng->alloc_size,
  944. &srng->base_paddr_unaligned);
  945. }
  946. if (!srng->base_vaddr_unaligned) {
  947. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  948. FL("alloc failed - ring_type: %d, ring_num %d"),
  949. ring_type, ring_num);
  950. return QDF_STATUS_E_NOMEM;
  951. }
  952. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  953. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  954. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  955. ((unsigned long)(ring_params.ring_base_vaddr) -
  956. (unsigned long)srng->base_vaddr_unaligned);
  957. ring_params.num_entries = num_entries;
  958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  959. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  960. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  961. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  962. if (soc->intr_mode == DP_INTR_MSI) {
  963. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  964. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  965. FL("Using MSI for ring_type: %d, ring_num %d"),
  966. ring_type, ring_num);
  967. } else {
  968. ring_params.msi_data = 0;
  969. ring_params.msi_addr = 0;
  970. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  971. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  972. ring_type, ring_num);
  973. }
  974. /*
  975. * Setup interrupt timer and batch counter thresholds for
  976. * interrupt mitigation based on ring type
  977. */
  978. if (ring_type == REO_DST) {
  979. ring_params.intr_timer_thres_us =
  980. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  981. ring_params.intr_batch_cntr_thres_entries =
  982. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  983. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  984. ring_params.intr_timer_thres_us =
  985. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  986. ring_params.intr_batch_cntr_thres_entries =
  987. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  988. } else {
  989. ring_params.intr_timer_thres_us =
  990. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  991. ring_params.intr_batch_cntr_thres_entries =
  992. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  993. }
  994. /* Enable low threshold interrupts for rx buffer rings (regular and
  995. * monitor buffer rings.
  996. * TODO: See if this is required for any other ring
  997. */
  998. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  999. (ring_type == RXDMA_MONITOR_STATUS)) {
  1000. /* TODO: Setting low threshold to 1/8th of ring size
  1001. * see if this needs to be configurable
  1002. */
  1003. ring_params.low_threshold = num_entries >> 3;
  1004. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1005. ring_params.intr_timer_thres_us =
  1006. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1007. ring_params.intr_batch_cntr_thres_entries = 0;
  1008. }
  1009. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1010. mac_id, &ring_params);
  1011. if (!srng->hal_srng) {
  1012. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1013. srng->alloc_size,
  1014. srng->base_vaddr_unaligned,
  1015. srng->base_paddr_unaligned, 0);
  1016. }
  1017. return 0;
  1018. }
  1019. /*
  1020. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1021. * @soc: DP SOC handle
  1022. * @srng: source ring structure
  1023. * @ring_type: type of ring
  1024. * @ring_num: ring number
  1025. *
  1026. * Return: None
  1027. */
  1028. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1029. int ring_type, int ring_num)
  1030. {
  1031. }
  1032. /**
  1033. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1034. * Any buffers allocated and attached to ring entries are expected to be freed
  1035. * before calling this function.
  1036. */
  1037. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1038. int ring_type, int ring_num)
  1039. {
  1040. if (!srng->hal_srng) {
  1041. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1042. FL("Ring type: %d, num:%d not setup"),
  1043. ring_type, ring_num);
  1044. return;
  1045. }
  1046. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1047. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1048. srng->alloc_size,
  1049. srng->base_vaddr_unaligned,
  1050. srng->base_paddr_unaligned, 0);
  1051. srng->hal_srng = NULL;
  1052. }
  1053. /* TODO: Need this interface from HIF */
  1054. void *hif_get_hal_handle(void *hif_handle);
  1055. /*
  1056. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1057. * @dp_ctx: DP SOC handle
  1058. * @budget: Number of frames/descriptors that can be processed in one shot
  1059. *
  1060. * Return: remaining budget/quota for the soc device
  1061. */
  1062. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1063. {
  1064. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1065. struct dp_soc *soc = int_ctx->soc;
  1066. int ring = 0;
  1067. uint32_t work_done = 0;
  1068. int budget = dp_budget;
  1069. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1070. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1071. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1072. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1073. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1074. uint32_t remaining_quota = dp_budget;
  1075. struct dp_pdev *pdev = NULL;
  1076. int mac_id;
  1077. /* Process Tx completion interrupts first to return back buffers */
  1078. while (tx_mask) {
  1079. if (tx_mask & 0x1) {
  1080. work_done = dp_tx_comp_handler(soc,
  1081. soc->tx_comp_ring[ring].hal_srng,
  1082. remaining_quota);
  1083. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1084. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1085. tx_mask, ring, budget, work_done);
  1086. budget -= work_done;
  1087. if (budget <= 0)
  1088. goto budget_done;
  1089. remaining_quota = budget;
  1090. }
  1091. tx_mask = tx_mask >> 1;
  1092. ring++;
  1093. }
  1094. /* Process REO Exception ring interrupt */
  1095. if (rx_err_mask) {
  1096. work_done = dp_rx_err_process(soc,
  1097. soc->reo_exception_ring.hal_srng,
  1098. remaining_quota);
  1099. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1100. "REO Exception Ring: work_done %d budget %d",
  1101. work_done, budget);
  1102. budget -= work_done;
  1103. if (budget <= 0) {
  1104. goto budget_done;
  1105. }
  1106. remaining_quota = budget;
  1107. }
  1108. /* Process Rx WBM release ring interrupt */
  1109. if (rx_wbm_rel_mask) {
  1110. work_done = dp_rx_wbm_err_process(soc,
  1111. soc->rx_rel_ring.hal_srng, remaining_quota);
  1112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1113. "WBM Release Ring: work_done %d budget %d",
  1114. work_done, budget);
  1115. budget -= work_done;
  1116. if (budget <= 0) {
  1117. goto budget_done;
  1118. }
  1119. remaining_quota = budget;
  1120. }
  1121. /* Process Rx interrupts */
  1122. if (rx_mask) {
  1123. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1124. if (rx_mask & (1 << ring)) {
  1125. work_done = dp_rx_process(int_ctx,
  1126. soc->reo_dest_ring[ring].hal_srng,
  1127. ring,
  1128. remaining_quota);
  1129. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1130. "rx mask 0x%x ring %d, work_done %d budget %d",
  1131. rx_mask, ring, work_done, budget);
  1132. budget -= work_done;
  1133. if (budget <= 0)
  1134. goto budget_done;
  1135. remaining_quota = budget;
  1136. }
  1137. }
  1138. }
  1139. if (reo_status_mask)
  1140. dp_reo_status_ring_handler(soc);
  1141. /* Process LMAC interrupts */
  1142. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1143. pdev = soc->pdev_list[ring];
  1144. if (pdev == NULL)
  1145. continue;
  1146. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1147. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1148. pdev->pdev_id);
  1149. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1150. work_done = dp_mon_process(soc, mac_for_pdev,
  1151. remaining_quota);
  1152. budget -= work_done;
  1153. if (budget <= 0)
  1154. goto budget_done;
  1155. remaining_quota = budget;
  1156. }
  1157. if (int_ctx->rxdma2host_ring_mask &
  1158. (1 << mac_for_pdev)) {
  1159. work_done = dp_rxdma_err_process(soc,
  1160. mac_for_pdev,
  1161. remaining_quota);
  1162. budget -= work_done;
  1163. if (budget <= 0)
  1164. goto budget_done;
  1165. remaining_quota = budget;
  1166. }
  1167. if (int_ctx->host2rxdma_ring_mask &
  1168. (1 << mac_for_pdev)) {
  1169. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1170. union dp_rx_desc_list_elem_t *tail = NULL;
  1171. struct dp_srng *rx_refill_buf_ring =
  1172. &pdev->rx_refill_buf_ring;
  1173. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1174. 1);
  1175. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1176. rx_refill_buf_ring,
  1177. &soc->rx_desc_buf[mac_for_pdev], 0,
  1178. &desc_list, &tail);
  1179. }
  1180. }
  1181. }
  1182. qdf_lro_flush(int_ctx->lro_ctx);
  1183. budget_done:
  1184. return dp_budget - budget;
  1185. }
  1186. /* dp_interrupt_timer()- timer poll for interrupts
  1187. *
  1188. * @arg: SoC Handle
  1189. *
  1190. * Return:
  1191. *
  1192. */
  1193. static void dp_interrupt_timer(void *arg)
  1194. {
  1195. struct dp_soc *soc = (struct dp_soc *) arg;
  1196. int i;
  1197. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1198. for (i = 0;
  1199. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1200. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1201. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1202. }
  1203. }
  1204. /*
  1205. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1206. * @txrx_soc: DP SOC handle
  1207. *
  1208. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1209. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1210. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1211. *
  1212. * Return: 0 for success, nonzero for failure.
  1213. */
  1214. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1215. {
  1216. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1217. int i;
  1218. soc->intr_mode = DP_INTR_POLL;
  1219. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1220. soc->intr_ctx[i].dp_intr_id = i;
  1221. soc->intr_ctx[i].tx_ring_mask =
  1222. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1223. soc->intr_ctx[i].rx_ring_mask =
  1224. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1225. soc->intr_ctx[i].rx_mon_ring_mask =
  1226. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1227. soc->intr_ctx[i].rx_err_ring_mask =
  1228. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1229. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1230. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1231. soc->intr_ctx[i].reo_status_ring_mask =
  1232. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1233. soc->intr_ctx[i].rxdma2host_ring_mask =
  1234. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1235. soc->intr_ctx[i].soc = soc;
  1236. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1237. }
  1238. qdf_timer_init(soc->osdev, &soc->int_timer,
  1239. dp_interrupt_timer, (void *)soc,
  1240. QDF_TIMER_TYPE_WAKE_APPS);
  1241. return QDF_STATUS_SUCCESS;
  1242. }
  1243. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1244. #if defined(CONFIG_MCL)
  1245. /*
  1246. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1247. * @txrx_soc: DP SOC handle
  1248. *
  1249. * Call the appropriate attach function based on the mode of operation.
  1250. * This is a WAR for enabling monitor mode.
  1251. *
  1252. * Return: 0 for success. nonzero for failure.
  1253. */
  1254. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1255. {
  1256. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1257. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1258. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1259. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1260. "%s: Poll mode", __func__);
  1261. return dp_soc_attach_poll(txrx_soc);
  1262. } else {
  1263. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1264. "%s: Interrupt mode", __func__);
  1265. return dp_soc_interrupt_attach(txrx_soc);
  1266. }
  1267. }
  1268. #else
  1269. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1270. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1271. {
  1272. return dp_soc_attach_poll(txrx_soc);
  1273. }
  1274. #else
  1275. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1276. {
  1277. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1278. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1279. return dp_soc_attach_poll(txrx_soc);
  1280. else
  1281. return dp_soc_interrupt_attach(txrx_soc);
  1282. }
  1283. #endif
  1284. #endif
  1285. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1286. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1287. {
  1288. int j;
  1289. int num_irq = 0;
  1290. int tx_mask =
  1291. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1292. int rx_mask =
  1293. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1294. int rx_mon_mask =
  1295. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1296. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1297. soc->wlan_cfg_ctx, intr_ctx_num);
  1298. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1299. soc->wlan_cfg_ctx, intr_ctx_num);
  1300. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1301. soc->wlan_cfg_ctx, intr_ctx_num);
  1302. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1303. soc->wlan_cfg_ctx, intr_ctx_num);
  1304. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1305. soc->wlan_cfg_ctx, intr_ctx_num);
  1306. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1307. soc->wlan_cfg_ctx, intr_ctx_num);
  1308. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1309. if (tx_mask & (1 << j)) {
  1310. irq_id_map[num_irq++] =
  1311. (wbm2host_tx_completions_ring1 - j);
  1312. }
  1313. if (rx_mask & (1 << j)) {
  1314. irq_id_map[num_irq++] =
  1315. (reo2host_destination_ring1 - j);
  1316. }
  1317. if (rxdma2host_ring_mask & (1 << j)) {
  1318. irq_id_map[num_irq++] =
  1319. rxdma2host_destination_ring_mac1 -
  1320. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1321. }
  1322. if (host2rxdma_ring_mask & (1 << j)) {
  1323. irq_id_map[num_irq++] =
  1324. host2rxdma_host_buf_ring_mac1 -
  1325. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1326. }
  1327. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1328. irq_id_map[num_irq++] =
  1329. host2rxdma_monitor_ring1 -
  1330. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1331. }
  1332. if (rx_mon_mask & (1 << j)) {
  1333. irq_id_map[num_irq++] =
  1334. ppdu_end_interrupts_mac1 -
  1335. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1336. irq_id_map[num_irq++] =
  1337. rxdma2host_monitor_status_ring_mac1 -
  1338. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1339. }
  1340. if (rx_wbm_rel_ring_mask & (1 << j))
  1341. irq_id_map[num_irq++] = wbm2host_rx_release;
  1342. if (rx_err_ring_mask & (1 << j))
  1343. irq_id_map[num_irq++] = reo2host_exception;
  1344. if (reo_status_ring_mask & (1 << j))
  1345. irq_id_map[num_irq++] = reo2host_status;
  1346. }
  1347. *num_irq_r = num_irq;
  1348. }
  1349. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1350. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1351. int msi_vector_count, int msi_vector_start)
  1352. {
  1353. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1354. soc->wlan_cfg_ctx, intr_ctx_num);
  1355. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1356. soc->wlan_cfg_ctx, intr_ctx_num);
  1357. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1358. soc->wlan_cfg_ctx, intr_ctx_num);
  1359. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1360. soc->wlan_cfg_ctx, intr_ctx_num);
  1361. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1362. soc->wlan_cfg_ctx, intr_ctx_num);
  1363. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1364. soc->wlan_cfg_ctx, intr_ctx_num);
  1365. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1366. soc->wlan_cfg_ctx, intr_ctx_num);
  1367. unsigned int vector =
  1368. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1369. int num_irq = 0;
  1370. soc->intr_mode = DP_INTR_MSI;
  1371. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1372. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1373. irq_id_map[num_irq++] =
  1374. pld_get_msi_irq(soc->osdev->dev, vector);
  1375. *num_irq_r = num_irq;
  1376. }
  1377. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1378. int *irq_id_map, int *num_irq)
  1379. {
  1380. int msi_vector_count, ret;
  1381. uint32_t msi_base_data, msi_vector_start;
  1382. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1383. &msi_vector_count,
  1384. &msi_base_data,
  1385. &msi_vector_start);
  1386. if (ret)
  1387. return dp_soc_interrupt_map_calculate_integrated(soc,
  1388. intr_ctx_num, irq_id_map, num_irq);
  1389. else
  1390. dp_soc_interrupt_map_calculate_msi(soc,
  1391. intr_ctx_num, irq_id_map, num_irq,
  1392. msi_vector_count, msi_vector_start);
  1393. }
  1394. /*
  1395. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1396. * @txrx_soc: DP SOC handle
  1397. *
  1398. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1399. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1400. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1401. *
  1402. * Return: 0 for success. nonzero for failure.
  1403. */
  1404. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1405. {
  1406. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1407. int i = 0;
  1408. int num_irq = 0;
  1409. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1410. int ret = 0;
  1411. /* Map of IRQ ids registered with one interrupt context */
  1412. int irq_id_map[HIF_MAX_GRP_IRQ];
  1413. int tx_mask =
  1414. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1415. int rx_mask =
  1416. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1417. int rx_mon_mask =
  1418. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1419. int rx_err_ring_mask =
  1420. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1421. int rx_wbm_rel_ring_mask =
  1422. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1423. int reo_status_ring_mask =
  1424. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1425. int rxdma2host_ring_mask =
  1426. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1427. int host2rxdma_ring_mask =
  1428. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1429. int host2rxdma_mon_ring_mask =
  1430. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1431. soc->wlan_cfg_ctx, i);
  1432. soc->intr_ctx[i].dp_intr_id = i;
  1433. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1434. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1435. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1436. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1437. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1438. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1439. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1440. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1441. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1442. host2rxdma_mon_ring_mask;
  1443. soc->intr_ctx[i].soc = soc;
  1444. num_irq = 0;
  1445. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1446. &num_irq);
  1447. ret = hif_register_ext_group(soc->hif_handle,
  1448. num_irq, irq_id_map, dp_service_srngs,
  1449. &soc->intr_ctx[i], "dp_intr",
  1450. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1451. if (ret) {
  1452. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1453. FL("failed, ret = %d"), ret);
  1454. return QDF_STATUS_E_FAILURE;
  1455. }
  1456. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1457. }
  1458. hif_configure_ext_group_interrupts(soc->hif_handle);
  1459. return QDF_STATUS_SUCCESS;
  1460. }
  1461. /*
  1462. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1463. * @txrx_soc: DP SOC handle
  1464. *
  1465. * Return: void
  1466. */
  1467. static void dp_soc_interrupt_detach(void *txrx_soc)
  1468. {
  1469. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1470. int i;
  1471. if (soc->intr_mode == DP_INTR_POLL) {
  1472. qdf_timer_stop(&soc->int_timer);
  1473. qdf_timer_free(&soc->int_timer);
  1474. } else {
  1475. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1476. }
  1477. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1478. soc->intr_ctx[i].tx_ring_mask = 0;
  1479. soc->intr_ctx[i].rx_ring_mask = 0;
  1480. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1481. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1482. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1483. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1484. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1485. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1486. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1487. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1488. }
  1489. }
  1490. #define AVG_MAX_MPDUS_PER_TID 128
  1491. #define AVG_TIDS_PER_CLIENT 2
  1492. #define AVG_FLOWS_PER_TID 2
  1493. #define AVG_MSDUS_PER_FLOW 128
  1494. #define AVG_MSDUS_PER_MPDU 4
  1495. /*
  1496. * Allocate and setup link descriptor pool that will be used by HW for
  1497. * various link and queue descriptors and managed by WBM
  1498. */
  1499. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1500. {
  1501. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1502. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1503. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1504. uint32_t num_mpdus_per_link_desc =
  1505. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1506. uint32_t num_msdus_per_link_desc =
  1507. hal_num_msdus_per_link_desc(soc->hal_soc);
  1508. uint32_t num_mpdu_links_per_queue_desc =
  1509. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1510. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1511. uint32_t total_link_descs, total_mem_size;
  1512. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1513. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1514. uint32_t num_link_desc_banks;
  1515. uint32_t last_bank_size = 0;
  1516. uint32_t entry_size, num_entries;
  1517. int i;
  1518. uint32_t desc_id = 0;
  1519. qdf_dma_addr_t *baseaddr = NULL;
  1520. /* Only Tx queue descriptors are allocated from common link descriptor
  1521. * pool Rx queue descriptors are not included in this because (REO queue
  1522. * extension descriptors) they are expected to be allocated contiguously
  1523. * with REO queue descriptors
  1524. */
  1525. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1526. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1527. num_mpdu_queue_descs = num_mpdu_link_descs /
  1528. num_mpdu_links_per_queue_desc;
  1529. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1530. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1531. num_msdus_per_link_desc;
  1532. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1533. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1534. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1535. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1536. /* Round up to power of 2 */
  1537. total_link_descs = 1;
  1538. while (total_link_descs < num_entries)
  1539. total_link_descs <<= 1;
  1540. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1541. FL("total_link_descs: %u, link_desc_size: %d"),
  1542. total_link_descs, link_desc_size);
  1543. total_mem_size = total_link_descs * link_desc_size;
  1544. total_mem_size += link_desc_align;
  1545. if (total_mem_size <= max_alloc_size) {
  1546. num_link_desc_banks = 0;
  1547. last_bank_size = total_mem_size;
  1548. } else {
  1549. num_link_desc_banks = (total_mem_size) /
  1550. (max_alloc_size - link_desc_align);
  1551. last_bank_size = total_mem_size %
  1552. (max_alloc_size - link_desc_align);
  1553. }
  1554. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1555. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1556. total_mem_size, num_link_desc_banks);
  1557. for (i = 0; i < num_link_desc_banks; i++) {
  1558. if (!soc->dp_soc_reinit) {
  1559. baseaddr = &soc->link_desc_banks[i].
  1560. base_paddr_unaligned;
  1561. soc->link_desc_banks[i].base_vaddr_unaligned =
  1562. qdf_mem_alloc_consistent(soc->osdev,
  1563. soc->osdev->dev,
  1564. max_alloc_size,
  1565. baseaddr);
  1566. }
  1567. soc->link_desc_banks[i].size = max_alloc_size;
  1568. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1569. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1570. ((unsigned long)(
  1571. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1572. link_desc_align));
  1573. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1574. soc->link_desc_banks[i].base_paddr_unaligned) +
  1575. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1576. (unsigned long)(
  1577. soc->link_desc_banks[i].base_vaddr_unaligned));
  1578. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1579. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1580. FL("Link descriptor memory alloc failed"));
  1581. goto fail;
  1582. }
  1583. }
  1584. if (last_bank_size) {
  1585. /* Allocate last bank in case total memory required is not exact
  1586. * multiple of max_alloc_size
  1587. */
  1588. if (!soc->dp_soc_reinit) {
  1589. baseaddr = &soc->link_desc_banks[i].
  1590. base_paddr_unaligned;
  1591. soc->link_desc_banks[i].base_vaddr_unaligned =
  1592. qdf_mem_alloc_consistent(soc->osdev,
  1593. soc->osdev->dev,
  1594. last_bank_size,
  1595. baseaddr);
  1596. }
  1597. soc->link_desc_banks[i].size = last_bank_size;
  1598. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1599. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1600. ((unsigned long)(
  1601. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1602. link_desc_align));
  1603. soc->link_desc_banks[i].base_paddr =
  1604. (unsigned long)(
  1605. soc->link_desc_banks[i].base_paddr_unaligned) +
  1606. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1607. (unsigned long)(
  1608. soc->link_desc_banks[i].base_vaddr_unaligned));
  1609. }
  1610. /* Allocate and setup link descriptor idle list for HW internal use */
  1611. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1612. total_mem_size = entry_size * total_link_descs;
  1613. if (total_mem_size <= max_alloc_size) {
  1614. void *desc;
  1615. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1616. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1617. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1618. FL("Link desc idle ring setup failed"));
  1619. goto fail;
  1620. }
  1621. hal_srng_access_start_unlocked(soc->hal_soc,
  1622. soc->wbm_idle_link_ring.hal_srng);
  1623. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1624. soc->link_desc_banks[i].base_paddr; i++) {
  1625. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1626. ((unsigned long)(
  1627. soc->link_desc_banks[i].base_vaddr) -
  1628. (unsigned long)(
  1629. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1630. / link_desc_size;
  1631. unsigned long paddr = (unsigned long)(
  1632. soc->link_desc_banks[i].base_paddr);
  1633. while (num_entries && (desc = hal_srng_src_get_next(
  1634. soc->hal_soc,
  1635. soc->wbm_idle_link_ring.hal_srng))) {
  1636. hal_set_link_desc_addr(desc,
  1637. LINK_DESC_COOKIE(desc_id, i), paddr);
  1638. num_entries--;
  1639. desc_id++;
  1640. paddr += link_desc_size;
  1641. }
  1642. }
  1643. hal_srng_access_end_unlocked(soc->hal_soc,
  1644. soc->wbm_idle_link_ring.hal_srng);
  1645. } else {
  1646. uint32_t num_scatter_bufs;
  1647. uint32_t num_entries_per_buf;
  1648. uint32_t rem_entries;
  1649. uint8_t *scatter_buf_ptr;
  1650. uint16_t scatter_buf_num;
  1651. uint32_t buf_size = 0;
  1652. soc->wbm_idle_scatter_buf_size =
  1653. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1654. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1655. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1656. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1657. soc->hal_soc, total_mem_size,
  1658. soc->wbm_idle_scatter_buf_size);
  1659. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1660. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1661. FL("scatter bufs size out of bounds"));
  1662. goto fail;
  1663. }
  1664. for (i = 0; i < num_scatter_bufs; i++) {
  1665. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1666. if (!soc->dp_soc_reinit) {
  1667. buf_size = soc->wbm_idle_scatter_buf_size;
  1668. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1669. qdf_mem_alloc_consistent(soc->osdev,
  1670. soc->osdev->
  1671. dev,
  1672. buf_size,
  1673. baseaddr);
  1674. }
  1675. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1676. QDF_TRACE(QDF_MODULE_ID_DP,
  1677. QDF_TRACE_LEVEL_ERROR,
  1678. FL("Scatter lst memory alloc fail"));
  1679. goto fail;
  1680. }
  1681. }
  1682. /* Populate idle list scatter buffers with link descriptor
  1683. * pointers
  1684. */
  1685. scatter_buf_num = 0;
  1686. scatter_buf_ptr = (uint8_t *)(
  1687. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1688. rem_entries = num_entries_per_buf;
  1689. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1690. soc->link_desc_banks[i].base_paddr; i++) {
  1691. uint32_t num_link_descs =
  1692. (soc->link_desc_banks[i].size -
  1693. ((unsigned long)(
  1694. soc->link_desc_banks[i].base_vaddr) -
  1695. (unsigned long)(
  1696. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1697. / link_desc_size;
  1698. unsigned long paddr = (unsigned long)(
  1699. soc->link_desc_banks[i].base_paddr);
  1700. while (num_link_descs) {
  1701. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1702. LINK_DESC_COOKIE(desc_id, i), paddr);
  1703. num_link_descs--;
  1704. desc_id++;
  1705. paddr += link_desc_size;
  1706. rem_entries--;
  1707. if (rem_entries) {
  1708. scatter_buf_ptr += entry_size;
  1709. } else {
  1710. rem_entries = num_entries_per_buf;
  1711. scatter_buf_num++;
  1712. if (scatter_buf_num >= num_scatter_bufs)
  1713. break;
  1714. scatter_buf_ptr = (uint8_t *)(
  1715. soc->wbm_idle_scatter_buf_base_vaddr[
  1716. scatter_buf_num]);
  1717. }
  1718. }
  1719. }
  1720. /* Setup link descriptor idle list in HW */
  1721. hal_setup_link_idle_list(soc->hal_soc,
  1722. soc->wbm_idle_scatter_buf_base_paddr,
  1723. soc->wbm_idle_scatter_buf_base_vaddr,
  1724. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1725. (uint32_t)(scatter_buf_ptr -
  1726. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1727. scatter_buf_num-1])), total_link_descs);
  1728. }
  1729. return 0;
  1730. fail:
  1731. if (soc->wbm_idle_link_ring.hal_srng) {
  1732. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1733. WBM_IDLE_LINK, 0);
  1734. }
  1735. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1736. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1737. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1738. soc->wbm_idle_scatter_buf_size,
  1739. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1740. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1741. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1742. }
  1743. }
  1744. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1745. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1746. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1747. soc->link_desc_banks[i].size,
  1748. soc->link_desc_banks[i].base_vaddr_unaligned,
  1749. soc->link_desc_banks[i].base_paddr_unaligned,
  1750. 0);
  1751. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1752. }
  1753. }
  1754. return QDF_STATUS_E_FAILURE;
  1755. }
  1756. /*
  1757. * Free link descriptor pool that was setup HW
  1758. */
  1759. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1760. {
  1761. int i;
  1762. if (soc->wbm_idle_link_ring.hal_srng) {
  1763. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1764. WBM_IDLE_LINK, 0);
  1765. }
  1766. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1767. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1768. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1769. soc->wbm_idle_scatter_buf_size,
  1770. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1771. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1772. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1773. }
  1774. }
  1775. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1776. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1777. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1778. soc->link_desc_banks[i].size,
  1779. soc->link_desc_banks[i].base_vaddr_unaligned,
  1780. soc->link_desc_banks[i].base_paddr_unaligned,
  1781. 0);
  1782. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1783. }
  1784. }
  1785. }
  1786. #ifdef IPA_OFFLOAD
  1787. #define REO_DST_RING_SIZE_QCA6290 1023
  1788. #ifndef QCA_WIFI_QCA8074_VP
  1789. #define REO_DST_RING_SIZE_QCA8074 1023
  1790. #else
  1791. #define REO_DST_RING_SIZE_QCA8074 8
  1792. #endif /* QCA_WIFI_QCA8074_VP */
  1793. #else
  1794. #define REO_DST_RING_SIZE_QCA6290 1024
  1795. #ifndef QCA_WIFI_QCA8074_VP
  1796. #define REO_DST_RING_SIZE_QCA8074 2048
  1797. #else
  1798. #define REO_DST_RING_SIZE_QCA8074 8
  1799. #endif /* QCA_WIFI_QCA8074_VP */
  1800. #endif /* IPA_OFFLOAD */
  1801. /*
  1802. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1803. * @soc: Datapath SOC handle
  1804. *
  1805. * This is a timer function used to age out stale AST nodes from
  1806. * AST table
  1807. */
  1808. #ifdef FEATURE_WDS
  1809. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1810. {
  1811. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1812. struct dp_pdev *pdev;
  1813. struct dp_vdev *vdev;
  1814. struct dp_peer *peer;
  1815. struct dp_ast_entry *ase, *temp_ase;
  1816. int i;
  1817. bool check_wds_ase = false;
  1818. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1819. soc->wds_ast_aging_timer_cnt = 0;
  1820. check_wds_ase = true;
  1821. }
  1822. qdf_spin_lock_bh(&soc->ast_lock);
  1823. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1824. pdev = soc->pdev_list[i];
  1825. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1826. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1827. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1828. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1829. /*
  1830. * Do not expire static ast entries
  1831. * and HM WDS entries
  1832. */
  1833. if (ase->type !=
  1834. CDP_TXRX_AST_TYPE_WDS &&
  1835. ase->type !=
  1836. CDP_TXRX_AST_TYPE_MEC &&
  1837. ase->type !=
  1838. CDP_TXRX_AST_TYPE_DA)
  1839. continue;
  1840. /* Expire MEC entry every n sec.
  1841. * This needs to be expired in
  1842. * case if STA backbone is made as
  1843. * AP backbone, In this case it needs
  1844. * to be re-added as a WDS entry.
  1845. */
  1846. if (ase->is_active && ase->type ==
  1847. CDP_TXRX_AST_TYPE_MEC) {
  1848. ase->is_active = FALSE;
  1849. continue;
  1850. } else if (ase->is_active &&
  1851. check_wds_ase) {
  1852. ase->is_active = FALSE;
  1853. continue;
  1854. }
  1855. if (ase->type ==
  1856. CDP_TXRX_AST_TYPE_MEC) {
  1857. DP_STATS_INC(soc,
  1858. ast.aged_out, 1);
  1859. dp_peer_del_ast(soc, ase);
  1860. } else if (check_wds_ase) {
  1861. DP_STATS_INC(soc,
  1862. ast.aged_out, 1);
  1863. dp_peer_del_ast(soc, ase);
  1864. }
  1865. }
  1866. }
  1867. }
  1868. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1869. }
  1870. qdf_spin_unlock_bh(&soc->ast_lock);
  1871. if (qdf_atomic_read(&soc->cmn_init_done))
  1872. qdf_timer_mod(&soc->ast_aging_timer,
  1873. DP_AST_AGING_TIMER_DEFAULT_MS);
  1874. }
  1875. /*
  1876. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1877. * @soc: Datapath SOC handle
  1878. *
  1879. * Return: None
  1880. */
  1881. static void dp_soc_wds_attach(struct dp_soc *soc)
  1882. {
  1883. soc->wds_ast_aging_timer_cnt = 0;
  1884. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  1885. dp_ast_aging_timer_fn, (void *)soc,
  1886. QDF_TIMER_TYPE_WAKE_APPS);
  1887. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  1888. }
  1889. /*
  1890. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1891. * @txrx_soc: DP SOC handle
  1892. *
  1893. * Return: None
  1894. */
  1895. static void dp_soc_wds_detach(struct dp_soc *soc)
  1896. {
  1897. qdf_timer_stop(&soc->ast_aging_timer);
  1898. qdf_timer_free(&soc->ast_aging_timer);
  1899. }
  1900. #else
  1901. static void dp_soc_wds_attach(struct dp_soc *soc)
  1902. {
  1903. }
  1904. static void dp_soc_wds_detach(struct dp_soc *soc)
  1905. {
  1906. }
  1907. #endif
  1908. /*
  1909. * dp_soc_reset_ring_map() - Reset cpu ring map
  1910. * @soc: Datapath soc handler
  1911. *
  1912. * This api resets the default cpu ring map
  1913. */
  1914. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1915. {
  1916. uint8_t i;
  1917. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1918. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1919. switch (nss_config) {
  1920. case dp_nss_cfg_first_radio:
  1921. /*
  1922. * Setting Tx ring map for one nss offloaded radio
  1923. */
  1924. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1925. break;
  1926. case dp_nss_cfg_second_radio:
  1927. /*
  1928. * Setting Tx ring for two nss offloaded radios
  1929. */
  1930. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1931. break;
  1932. case dp_nss_cfg_dbdc:
  1933. /*
  1934. * Setting Tx ring map for 2 nss offloaded radios
  1935. */
  1936. soc->tx_ring_map[i] =
  1937. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  1938. break;
  1939. case dp_nss_cfg_dbtc:
  1940. /*
  1941. * Setting Tx ring map for 3 nss offloaded radios
  1942. */
  1943. soc->tx_ring_map[i] =
  1944. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  1945. break;
  1946. default:
  1947. dp_err("tx_ring_map failed due to invalid nss cfg");
  1948. break;
  1949. }
  1950. }
  1951. }
  1952. /*
  1953. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1954. * @dp_soc - DP soc handle
  1955. * @ring_type - ring type
  1956. * @ring_num - ring_num
  1957. *
  1958. * return 0 or 1
  1959. */
  1960. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1961. {
  1962. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1963. uint8_t status = 0;
  1964. switch (ring_type) {
  1965. case WBM2SW_RELEASE:
  1966. case REO_DST:
  1967. case RXDMA_BUF:
  1968. status = ((nss_config) & (1 << ring_num));
  1969. break;
  1970. default:
  1971. break;
  1972. }
  1973. return status;
  1974. }
  1975. /*
  1976. * dp_soc_reset_intr_mask() - reset interrupt mask
  1977. * @dp_soc - DP Soc handle
  1978. *
  1979. * Return: Return void
  1980. */
  1981. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1982. {
  1983. uint8_t j;
  1984. int *grp_mask = NULL;
  1985. int group_number, mask, num_ring;
  1986. /* number of tx ring */
  1987. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1988. /*
  1989. * group mask for tx completion ring.
  1990. */
  1991. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1992. /* loop and reset the mask for only offloaded ring */
  1993. for (j = 0; j < num_ring; j++) {
  1994. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1995. continue;
  1996. }
  1997. /*
  1998. * Group number corresponding to tx offloaded ring.
  1999. */
  2000. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2001. if (group_number < 0) {
  2002. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2003. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2004. WBM2SW_RELEASE, j);
  2005. return;
  2006. }
  2007. /* reset the tx mask for offloaded ring */
  2008. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2009. mask &= (~(1 << j));
  2010. /*
  2011. * reset the interrupt mask for offloaded ring.
  2012. */
  2013. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2014. }
  2015. /* number of rx rings */
  2016. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2017. /*
  2018. * group mask for reo destination ring.
  2019. */
  2020. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2021. /* loop and reset the mask for only offloaded ring */
  2022. for (j = 0; j < num_ring; j++) {
  2023. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2024. continue;
  2025. }
  2026. /*
  2027. * Group number corresponding to rx offloaded ring.
  2028. */
  2029. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2030. if (group_number < 0) {
  2031. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2032. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2033. REO_DST, j);
  2034. return;
  2035. }
  2036. /* set the interrupt mask for offloaded ring */
  2037. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2038. mask &= (~(1 << j));
  2039. /*
  2040. * set the interrupt mask to zero for rx offloaded radio.
  2041. */
  2042. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2043. }
  2044. /*
  2045. * group mask for Rx buffer refill ring
  2046. */
  2047. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2048. /* loop and reset the mask for only offloaded ring */
  2049. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2050. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2051. continue;
  2052. }
  2053. /*
  2054. * Group number corresponding to rx offloaded ring.
  2055. */
  2056. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2057. if (group_number < 0) {
  2058. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2059. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2060. REO_DST, j);
  2061. return;
  2062. }
  2063. /* set the interrupt mask for offloaded ring */
  2064. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2065. group_number);
  2066. mask &= (~(1 << j));
  2067. /*
  2068. * set the interrupt mask to zero for rx offloaded radio.
  2069. */
  2070. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2071. group_number, mask);
  2072. }
  2073. }
  2074. #ifdef IPA_OFFLOAD
  2075. /**
  2076. * dp_reo_remap_config() - configure reo remap register value based
  2077. * nss configuration.
  2078. * based on offload_radio value below remap configuration
  2079. * get applied.
  2080. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2081. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2082. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2083. * 3 - both Radios handled by NSS (remap not required)
  2084. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2085. *
  2086. * @remap1: output parameter indicates reo remap 1 register value
  2087. * @remap2: output parameter indicates reo remap 2 register value
  2088. * Return: bool type, true if remap is configured else false.
  2089. */
  2090. static bool dp_reo_remap_config(struct dp_soc *soc,
  2091. uint32_t *remap1,
  2092. uint32_t *remap2)
  2093. {
  2094. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2095. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2096. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2097. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2098. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2099. return true;
  2100. }
  2101. #else
  2102. static bool dp_reo_remap_config(struct dp_soc *soc,
  2103. uint32_t *remap1,
  2104. uint32_t *remap2)
  2105. {
  2106. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2107. switch (offload_radio) {
  2108. case dp_nss_cfg_default:
  2109. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2110. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2111. (0x3 << 18) | (0x4 << 21)) << 8;
  2112. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2113. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2114. (0x3 << 18) | (0x4 << 21)) << 8;
  2115. break;
  2116. case dp_nss_cfg_first_radio:
  2117. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2118. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2119. (0x2 << 18) | (0x3 << 21)) << 8;
  2120. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2121. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2122. (0x4 << 18) | (0x2 << 21)) << 8;
  2123. break;
  2124. case dp_nss_cfg_second_radio:
  2125. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2126. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2127. (0x1 << 18) | (0x3 << 21)) << 8;
  2128. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2129. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2130. (0x4 << 18) | (0x1 << 21)) << 8;
  2131. break;
  2132. case dp_nss_cfg_dbdc:
  2133. case dp_nss_cfg_dbtc:
  2134. /* return false if both or all are offloaded to NSS */
  2135. return false;
  2136. }
  2137. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2138. *remap1, *remap2, offload_radio);
  2139. return true;
  2140. }
  2141. #endif
  2142. /*
  2143. * dp_reo_frag_dst_set() - configure reo register to set the
  2144. * fragment destination ring
  2145. * @soc : Datapath soc
  2146. * @frag_dst_ring : output parameter to set fragment destination ring
  2147. *
  2148. * Based on offload_radio below fragment destination rings is selected
  2149. * 0 - TCL
  2150. * 1 - SW1
  2151. * 2 - SW2
  2152. * 3 - SW3
  2153. * 4 - SW4
  2154. * 5 - Release
  2155. * 6 - FW
  2156. * 7 - alternate select
  2157. *
  2158. * return: void
  2159. */
  2160. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2161. {
  2162. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2163. switch (offload_radio) {
  2164. case dp_nss_cfg_default:
  2165. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2166. break;
  2167. case dp_nss_cfg_dbdc:
  2168. case dp_nss_cfg_dbtc:
  2169. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2170. break;
  2171. default:
  2172. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2173. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2174. break;
  2175. }
  2176. }
  2177. /*
  2178. * dp_soc_cmn_setup() - Common SoC level initializion
  2179. * @soc: Datapath SOC handle
  2180. *
  2181. * This is an internal function used to setup common SOC data structures,
  2182. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2183. */
  2184. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2185. {
  2186. int i;
  2187. struct hal_reo_params reo_params;
  2188. int tx_ring_size;
  2189. int tx_comp_ring_size;
  2190. int reo_dst_ring_size;
  2191. uint32_t entries;
  2192. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2193. if (qdf_atomic_read(&soc->cmn_init_done))
  2194. return 0;
  2195. if (dp_hw_link_desc_pool_setup(soc))
  2196. goto fail1;
  2197. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2198. /* Setup SRNG rings */
  2199. /* Common rings */
  2200. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2201. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2202. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2203. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2204. goto fail1;
  2205. }
  2206. soc->num_tcl_data_rings = 0;
  2207. /* Tx data rings */
  2208. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2209. soc->num_tcl_data_rings =
  2210. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2211. tx_comp_ring_size =
  2212. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2213. tx_ring_size =
  2214. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2215. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2216. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2217. TCL_DATA, i, 0, tx_ring_size)) {
  2218. QDF_TRACE(QDF_MODULE_ID_DP,
  2219. QDF_TRACE_LEVEL_ERROR,
  2220. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2221. goto fail1;
  2222. }
  2223. /*
  2224. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2225. * count
  2226. */
  2227. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2228. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2229. QDF_TRACE(QDF_MODULE_ID_DP,
  2230. QDF_TRACE_LEVEL_ERROR,
  2231. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2232. goto fail1;
  2233. }
  2234. }
  2235. } else {
  2236. /* This will be incremented during per pdev ring setup */
  2237. soc->num_tcl_data_rings = 0;
  2238. }
  2239. if (dp_tx_soc_attach(soc)) {
  2240. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2241. FL("dp_tx_soc_attach failed"));
  2242. goto fail1;
  2243. }
  2244. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2245. /* TCL command and status rings */
  2246. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2247. entries)) {
  2248. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2249. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2250. goto fail1;
  2251. }
  2252. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2253. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2254. entries)) {
  2255. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2256. FL("dp_srng_setup failed for tcl_status_ring"));
  2257. goto fail1;
  2258. }
  2259. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2260. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2261. * descriptors
  2262. */
  2263. /* Rx data rings */
  2264. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2265. soc->num_reo_dest_rings =
  2266. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2267. QDF_TRACE(QDF_MODULE_ID_DP,
  2268. QDF_TRACE_LEVEL_INFO,
  2269. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2270. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2271. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2272. i, 0, reo_dst_ring_size)) {
  2273. QDF_TRACE(QDF_MODULE_ID_DP,
  2274. QDF_TRACE_LEVEL_ERROR,
  2275. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2276. goto fail1;
  2277. }
  2278. }
  2279. } else {
  2280. /* This will be incremented during per pdev ring setup */
  2281. soc->num_reo_dest_rings = 0;
  2282. }
  2283. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2284. /* LMAC RxDMA to SW Rings configuration */
  2285. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2286. /* Only valid for MCL */
  2287. struct dp_pdev *pdev = soc->pdev_list[0];
  2288. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2289. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2290. RXDMA_DST, 0, i,
  2291. entries)) {
  2292. QDF_TRACE(QDF_MODULE_ID_DP,
  2293. QDF_TRACE_LEVEL_ERROR,
  2294. FL(RNG_ERR "rxdma_err_dst_ring"));
  2295. goto fail1;
  2296. }
  2297. }
  2298. }
  2299. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2300. /* REO reinjection ring */
  2301. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2302. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2303. entries)) {
  2304. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2305. FL("dp_srng_setup failed for reo_reinject_ring"));
  2306. goto fail1;
  2307. }
  2308. /* Rx release ring */
  2309. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2310. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2311. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2312. FL("dp_srng_setup failed for rx_rel_ring"));
  2313. goto fail1;
  2314. }
  2315. /* Rx exception ring */
  2316. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2317. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2318. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2319. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2320. FL("dp_srng_setup failed for reo_exception_ring"));
  2321. goto fail1;
  2322. }
  2323. /* REO command and status rings */
  2324. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2325. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2326. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2327. FL("dp_srng_setup failed for reo_cmd_ring"));
  2328. goto fail1;
  2329. }
  2330. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2331. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2332. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2333. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2334. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2335. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2336. FL("dp_srng_setup failed for reo_status_ring"));
  2337. goto fail1;
  2338. }
  2339. qdf_spinlock_create(&soc->ast_lock);
  2340. dp_soc_wds_attach(soc);
  2341. /* Reset the cpu ring map if radio is NSS offloaded */
  2342. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2343. dp_soc_reset_cpu_ring_map(soc);
  2344. dp_soc_reset_intr_mask(soc);
  2345. }
  2346. /* Setup HW REO */
  2347. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2348. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2349. /*
  2350. * Reo ring remap is not required if both radios
  2351. * are offloaded to NSS
  2352. */
  2353. if (!dp_reo_remap_config(soc,
  2354. &reo_params.remap1,
  2355. &reo_params.remap2))
  2356. goto out;
  2357. reo_params.rx_hash_enabled = true;
  2358. }
  2359. /* setup the global rx defrag waitlist */
  2360. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2361. soc->rx.defrag.timeout_ms =
  2362. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2363. soc->rx.flags.defrag_timeout_check =
  2364. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2365. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2366. out:
  2367. /*
  2368. * set the fragment destination ring
  2369. */
  2370. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2371. hal_reo_setup(soc->hal_soc, &reo_params);
  2372. qdf_atomic_set(&soc->cmn_init_done, 1);
  2373. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2374. return 0;
  2375. fail1:
  2376. /*
  2377. * Cleanup will be done as part of soc_detach, which will
  2378. * be called on pdev attach failure
  2379. */
  2380. return QDF_STATUS_E_FAILURE;
  2381. }
  2382. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2383. static void dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2384. {
  2385. struct cdp_lro_hash_config lro_hash;
  2386. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2387. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2388. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2389. FL("LRO disabled RX hash disabled"));
  2390. return;
  2391. }
  2392. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2393. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2394. lro_hash.lro_enable = 1;
  2395. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2396. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2397. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2398. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2399. }
  2400. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2401. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2402. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2403. LRO_IPV4_SEED_ARR_SZ));
  2404. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2405. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2406. LRO_IPV6_SEED_ARR_SZ));
  2407. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2408. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2409. lro_hash.lro_enable, lro_hash.tcp_flag,
  2410. lro_hash.tcp_flag_mask);
  2411. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2412. QDF_TRACE_LEVEL_ERROR,
  2413. (void *)lro_hash.toeplitz_hash_ipv4,
  2414. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2415. LRO_IPV4_SEED_ARR_SZ));
  2416. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2417. QDF_TRACE_LEVEL_ERROR,
  2418. (void *)lro_hash.toeplitz_hash_ipv6,
  2419. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2420. LRO_IPV6_SEED_ARR_SZ));
  2421. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2422. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2423. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2424. (pdev->ctrl_pdev, &lro_hash);
  2425. }
  2426. /*
  2427. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2428. * @soc: data path SoC handle
  2429. * @pdev: Physical device handle
  2430. *
  2431. * Return: 0 - success, > 0 - failure
  2432. */
  2433. #ifdef QCA_HOST2FW_RXBUF_RING
  2434. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2435. struct dp_pdev *pdev)
  2436. {
  2437. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2438. int max_mac_rings;
  2439. int i;
  2440. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2441. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2442. for (i = 0; i < max_mac_rings; i++) {
  2443. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2444. "%s: pdev_id %d mac_id %d",
  2445. __func__, pdev->pdev_id, i);
  2446. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2447. RXDMA_BUF, 1, i,
  2448. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2449. QDF_TRACE(QDF_MODULE_ID_DP,
  2450. QDF_TRACE_LEVEL_ERROR,
  2451. FL("failed rx mac ring setup"));
  2452. return QDF_STATUS_E_FAILURE;
  2453. }
  2454. }
  2455. return QDF_STATUS_SUCCESS;
  2456. }
  2457. #else
  2458. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2459. struct dp_pdev *pdev)
  2460. {
  2461. return QDF_STATUS_SUCCESS;
  2462. }
  2463. #endif
  2464. /**
  2465. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2466. * @pdev - DP_PDEV handle
  2467. *
  2468. * Return: void
  2469. */
  2470. static inline void
  2471. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2472. {
  2473. uint8_t map_id;
  2474. struct dp_soc *soc = pdev->soc;
  2475. if (!soc)
  2476. return;
  2477. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2478. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2479. default_dscp_tid_map,
  2480. sizeof(default_dscp_tid_map));
  2481. }
  2482. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2483. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2484. default_dscp_tid_map,
  2485. map_id);
  2486. }
  2487. }
  2488. #ifdef IPA_OFFLOAD
  2489. /**
  2490. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2491. * @soc: data path instance
  2492. * @pdev: core txrx pdev context
  2493. *
  2494. * Return: QDF_STATUS_SUCCESS: success
  2495. * QDF_STATUS_E_RESOURCES: Error return
  2496. */
  2497. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2498. struct dp_pdev *pdev)
  2499. {
  2500. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2501. int entries;
  2502. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2503. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2504. /* Setup second Rx refill buffer ring */
  2505. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2506. IPA_RX_REFILL_BUF_RING_IDX,
  2507. pdev->pdev_id,
  2508. entries)) {
  2509. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2510. FL("dp_srng_setup failed second rx refill ring"));
  2511. return QDF_STATUS_E_FAILURE;
  2512. }
  2513. return QDF_STATUS_SUCCESS;
  2514. }
  2515. /**
  2516. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2517. * @soc: data path instance
  2518. * @pdev: core txrx pdev context
  2519. *
  2520. * Return: void
  2521. */
  2522. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2523. struct dp_pdev *pdev)
  2524. {
  2525. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2526. IPA_RX_REFILL_BUF_RING_IDX);
  2527. }
  2528. #else
  2529. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2530. struct dp_pdev *pdev)
  2531. {
  2532. return QDF_STATUS_SUCCESS;
  2533. }
  2534. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2535. struct dp_pdev *pdev)
  2536. {
  2537. }
  2538. #endif
  2539. #if !defined(DISABLE_MON_CONFIG)
  2540. /**
  2541. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2542. * @soc: soc handle
  2543. * @pdev: physical device handle
  2544. *
  2545. * Return: nonzero on failure and zero on success
  2546. */
  2547. static
  2548. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2549. {
  2550. int mac_id = 0;
  2551. int pdev_id = pdev->pdev_id;
  2552. int entries;
  2553. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2554. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2555. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2556. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2557. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2558. entries =
  2559. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2560. if (dp_srng_setup(soc,
  2561. &pdev->rxdma_mon_buf_ring[mac_id],
  2562. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2563. entries)) {
  2564. QDF_TRACE(QDF_MODULE_ID_DP,
  2565. QDF_TRACE_LEVEL_ERROR,
  2566. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2567. return QDF_STATUS_E_NOMEM;
  2568. }
  2569. entries =
  2570. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2571. if (dp_srng_setup(soc,
  2572. &pdev->rxdma_mon_dst_ring[mac_id],
  2573. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2574. entries)) {
  2575. QDF_TRACE(QDF_MODULE_ID_DP,
  2576. QDF_TRACE_LEVEL_ERROR,
  2577. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2578. return QDF_STATUS_E_NOMEM;
  2579. }
  2580. entries =
  2581. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2582. if (dp_srng_setup(soc,
  2583. &pdev->rxdma_mon_status_ring[mac_id],
  2584. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2585. entries)) {
  2586. QDF_TRACE(QDF_MODULE_ID_DP,
  2587. QDF_TRACE_LEVEL_ERROR,
  2588. FL(RNG_ERR "rxdma_mon_status_ring"));
  2589. return QDF_STATUS_E_NOMEM;
  2590. }
  2591. entries =
  2592. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2593. if (dp_srng_setup(soc,
  2594. &pdev->rxdma_mon_desc_ring[mac_id],
  2595. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2596. entries)) {
  2597. QDF_TRACE(QDF_MODULE_ID_DP,
  2598. QDF_TRACE_LEVEL_ERROR,
  2599. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2600. return QDF_STATUS_E_NOMEM;
  2601. }
  2602. } else {
  2603. entries =
  2604. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2605. if (dp_srng_setup(soc,
  2606. &pdev->rxdma_mon_status_ring[mac_id],
  2607. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2608. entries)) {
  2609. QDF_TRACE(QDF_MODULE_ID_DP,
  2610. QDF_TRACE_LEVEL_ERROR,
  2611. FL(RNG_ERR "rxdma_mon_status_ring"));
  2612. return QDF_STATUS_E_NOMEM;
  2613. }
  2614. }
  2615. }
  2616. return QDF_STATUS_SUCCESS;
  2617. }
  2618. #else
  2619. static
  2620. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2621. {
  2622. return QDF_STATUS_SUCCESS;
  2623. }
  2624. #endif
  2625. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2626. * @pdev_hdl: pdev handle
  2627. */
  2628. #ifdef ATH_SUPPORT_EXT_STAT
  2629. void dp_iterate_update_peer_list(void *pdev_hdl)
  2630. {
  2631. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2632. struct dp_vdev *vdev = NULL;
  2633. struct dp_peer *peer = NULL;
  2634. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2635. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2636. dp_cal_client_update_peer_stats(&peer->stats);
  2637. }
  2638. }
  2639. }
  2640. #else
  2641. void dp_iterate_update_peer_list(void *pdev_hdl)
  2642. {
  2643. }
  2644. #endif
  2645. /*
  2646. * dp_pdev_attach_wifi3() - attach txrx pdev
  2647. * @ctrl_pdev: Opaque PDEV object
  2648. * @txrx_soc: Datapath SOC handle
  2649. * @htc_handle: HTC handle for host-target interface
  2650. * @qdf_osdev: QDF OS device
  2651. * @pdev_id: PDEV ID
  2652. *
  2653. * Return: DP PDEV handle on success, NULL on failure
  2654. */
  2655. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2656. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2657. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2658. {
  2659. int tx_ring_size;
  2660. int tx_comp_ring_size;
  2661. int reo_dst_ring_size;
  2662. int entries;
  2663. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2664. int nss_cfg;
  2665. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2666. struct dp_pdev *pdev = NULL;
  2667. if (soc->dp_soc_reinit)
  2668. pdev = soc->pdev_list[pdev_id];
  2669. else
  2670. pdev = qdf_mem_malloc(sizeof(*pdev));
  2671. if (!pdev) {
  2672. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2673. FL("DP PDEV memory allocation failed"));
  2674. goto fail0;
  2675. }
  2676. /*
  2677. * Variable to prevent double pdev deinitialization during
  2678. * radio detach execution .i.e. in the absence of any vdev.
  2679. */
  2680. pdev->pdev_deinit = 0;
  2681. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2682. if (!pdev->invalid_peer) {
  2683. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2684. FL("Invalid peer memory allocation failed"));
  2685. qdf_mem_free(pdev);
  2686. goto fail0;
  2687. }
  2688. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2689. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2690. if (!pdev->wlan_cfg_ctx) {
  2691. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2692. FL("pdev cfg_attach failed"));
  2693. qdf_mem_free(pdev->invalid_peer);
  2694. qdf_mem_free(pdev);
  2695. goto fail0;
  2696. }
  2697. /*
  2698. * set nss pdev config based on soc config
  2699. */
  2700. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2701. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2702. (nss_cfg & (1 << pdev_id)));
  2703. pdev->soc = soc;
  2704. pdev->ctrl_pdev = ctrl_pdev;
  2705. pdev->pdev_id = pdev_id;
  2706. soc->pdev_list[pdev_id] = pdev;
  2707. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2708. soc->pdev_count++;
  2709. TAILQ_INIT(&pdev->vdev_list);
  2710. qdf_spinlock_create(&pdev->vdev_list_lock);
  2711. pdev->vdev_count = 0;
  2712. qdf_spinlock_create(&pdev->tx_mutex);
  2713. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2714. TAILQ_INIT(&pdev->neighbour_peers_list);
  2715. pdev->neighbour_peers_added = false;
  2716. if (dp_soc_cmn_setup(soc)) {
  2717. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2718. FL("dp_soc_cmn_setup failed"));
  2719. goto fail1;
  2720. }
  2721. /* Setup per PDEV TCL rings if configured */
  2722. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2723. tx_ring_size =
  2724. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2725. tx_comp_ring_size =
  2726. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2727. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2728. pdev_id, pdev_id, tx_ring_size)) {
  2729. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2730. FL("dp_srng_setup failed for tcl_data_ring"));
  2731. goto fail1;
  2732. }
  2733. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2734. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2735. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2736. FL("dp_srng_setup failed for tx_comp_ring"));
  2737. goto fail1;
  2738. }
  2739. soc->num_tcl_data_rings++;
  2740. }
  2741. /* Tx specific init */
  2742. if (dp_tx_pdev_attach(pdev)) {
  2743. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2744. FL("dp_tx_pdev_attach failed"));
  2745. goto fail1;
  2746. }
  2747. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2748. /* Setup per PDEV REO rings if configured */
  2749. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2750. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2751. pdev_id, pdev_id, reo_dst_ring_size)) {
  2752. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2753. FL("dp_srng_setup failed for reo_dest_ringn"));
  2754. goto fail1;
  2755. }
  2756. soc->num_reo_dest_rings++;
  2757. }
  2758. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2759. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2760. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2761. FL("dp_srng_setup failed rx refill ring"));
  2762. goto fail1;
  2763. }
  2764. if (dp_rxdma_ring_setup(soc, pdev)) {
  2765. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2766. FL("RXDMA ring config failed"));
  2767. goto fail1;
  2768. }
  2769. if (dp_mon_rings_setup(soc, pdev)) {
  2770. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2771. FL("MONITOR rings setup failed"));
  2772. goto fail1;
  2773. }
  2774. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2775. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2776. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2777. 0, pdev_id,
  2778. entries)) {
  2779. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2780. FL(RNG_ERR "rxdma_err_dst_ring"));
  2781. goto fail1;
  2782. }
  2783. }
  2784. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2785. goto fail1;
  2786. if (dp_ipa_ring_resource_setup(soc, pdev))
  2787. goto fail1;
  2788. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2789. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2790. FL("dp_ipa_uc_attach failed"));
  2791. goto fail1;
  2792. }
  2793. /* Rx specific init */
  2794. if (dp_rx_pdev_attach(pdev)) {
  2795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2796. FL("dp_rx_pdev_attach failed"));
  2797. goto fail1;
  2798. }
  2799. DP_STATS_INIT(pdev);
  2800. /* Monitor filter init */
  2801. pdev->mon_filter_mode = MON_FILTER_ALL;
  2802. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2803. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2804. pdev->fp_data_filter = FILTER_DATA_ALL;
  2805. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2806. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2807. pdev->mo_data_filter = FILTER_DATA_ALL;
  2808. dp_local_peer_id_pool_init(pdev);
  2809. dp_dscp_tid_map_setup(pdev);
  2810. /* Rx monitor mode specific init */
  2811. if (dp_rx_pdev_mon_attach(pdev)) {
  2812. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2813. "dp_rx_pdev_mon_attach failed");
  2814. goto fail1;
  2815. }
  2816. if (dp_wdi_event_attach(pdev)) {
  2817. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2818. "dp_wdi_evet_attach failed");
  2819. goto fail1;
  2820. }
  2821. /* set the reo destination during initialization */
  2822. pdev->reo_dest = pdev->pdev_id + 1;
  2823. /*
  2824. * initialize ppdu tlv list
  2825. */
  2826. TAILQ_INIT(&pdev->ppdu_info_list);
  2827. pdev->tlv_count = 0;
  2828. pdev->list_depth = 0;
  2829. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2830. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2831. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2832. TRUE);
  2833. /* initlialize cal client timer */
  2834. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2835. &dp_iterate_update_peer_list);
  2836. return (struct cdp_pdev *)pdev;
  2837. fail1:
  2838. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  2839. fail0:
  2840. return NULL;
  2841. }
  2842. /*
  2843. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2844. * @soc: data path SoC handle
  2845. * @pdev: Physical device handle
  2846. *
  2847. * Return: void
  2848. */
  2849. #ifdef QCA_HOST2FW_RXBUF_RING
  2850. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2851. struct dp_pdev *pdev)
  2852. {
  2853. int max_mac_rings =
  2854. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2855. int i;
  2856. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2857. max_mac_rings : MAX_RX_MAC_RINGS;
  2858. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2859. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2860. RXDMA_BUF, 1);
  2861. qdf_timer_free(&soc->mon_reap_timer);
  2862. }
  2863. #else
  2864. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2865. struct dp_pdev *pdev)
  2866. {
  2867. }
  2868. #endif
  2869. /*
  2870. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2871. * @pdev: device object
  2872. *
  2873. * Return: void
  2874. */
  2875. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2876. {
  2877. struct dp_neighbour_peer *peer = NULL;
  2878. struct dp_neighbour_peer *temp_peer = NULL;
  2879. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2880. neighbour_peer_list_elem, temp_peer) {
  2881. /* delete this peer from the list */
  2882. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2883. peer, neighbour_peer_list_elem);
  2884. qdf_mem_free(peer);
  2885. }
  2886. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2887. }
  2888. /**
  2889. * dp_htt_ppdu_stats_detach() - detach stats resources
  2890. * @pdev: Datapath PDEV handle
  2891. *
  2892. * Return: void
  2893. */
  2894. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2895. {
  2896. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2897. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2898. ppdu_info_list_elem, ppdu_info_next) {
  2899. if (!ppdu_info)
  2900. break;
  2901. qdf_assert_always(ppdu_info->nbuf);
  2902. qdf_nbuf_free(ppdu_info->nbuf);
  2903. qdf_mem_free(ppdu_info);
  2904. }
  2905. }
  2906. #if !defined(DISABLE_MON_CONFIG)
  2907. static
  2908. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  2909. int mac_id)
  2910. {
  2911. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2912. dp_srng_cleanup(soc,
  2913. &pdev->rxdma_mon_buf_ring[mac_id],
  2914. RXDMA_MONITOR_BUF, 0);
  2915. dp_srng_cleanup(soc,
  2916. &pdev->rxdma_mon_dst_ring[mac_id],
  2917. RXDMA_MONITOR_DST, 0);
  2918. dp_srng_cleanup(soc,
  2919. &pdev->rxdma_mon_status_ring[mac_id],
  2920. RXDMA_MONITOR_STATUS, 0);
  2921. dp_srng_cleanup(soc,
  2922. &pdev->rxdma_mon_desc_ring[mac_id],
  2923. RXDMA_MONITOR_DESC, 0);
  2924. dp_srng_cleanup(soc,
  2925. &pdev->rxdma_err_dst_ring[mac_id],
  2926. RXDMA_DST, 0);
  2927. } else {
  2928. dp_srng_cleanup(soc,
  2929. &pdev->rxdma_mon_status_ring[mac_id],
  2930. RXDMA_MONITOR_STATUS, 0);
  2931. dp_srng_cleanup(soc,
  2932. &pdev->rxdma_err_dst_ring[mac_id],
  2933. RXDMA_DST, 0);
  2934. }
  2935. }
  2936. #else
  2937. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  2938. int mac_id)
  2939. {
  2940. }
  2941. #endif
  2942. /**
  2943. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  2944. *
  2945. * @soc: soc handle
  2946. * @pdev: datapath physical dev handle
  2947. * @mac_id: mac number
  2948. *
  2949. * Return: None
  2950. */
  2951. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2952. int mac_id)
  2953. {
  2954. }
  2955. /**
  2956. * dp_pdev_mem_reset() - Reset txrx pdev memory
  2957. * @pdev: dp pdev handle
  2958. *
  2959. * Return: None
  2960. */
  2961. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  2962. {
  2963. uint16_t len = 0;
  2964. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  2965. len = sizeof(struct dp_pdev) -
  2966. offsetof(struct dp_pdev, pdev_deinit) -
  2967. sizeof(pdev->pdev_deinit);
  2968. dp_pdev_offset = dp_pdev_offset +
  2969. offsetof(struct dp_pdev, pdev_deinit) +
  2970. sizeof(pdev->pdev_deinit);
  2971. qdf_mem_zero(dp_pdev_offset, len);
  2972. }
  2973. /**
  2974. * dp_pdev_deinit() - Deinit txrx pdev
  2975. * @txrx_pdev: Datapath PDEV handle
  2976. * @force: Force deinit
  2977. *
  2978. * Return: None
  2979. */
  2980. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  2981. {
  2982. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2983. struct dp_soc *soc = pdev->soc;
  2984. qdf_nbuf_t curr_nbuf, next_nbuf;
  2985. int mac_id;
  2986. /*
  2987. * Prevent double pdev deinitialization during radio detach
  2988. * execution .i.e. in the absence of any vdev
  2989. */
  2990. if (pdev->pdev_deinit)
  2991. return;
  2992. pdev->pdev_deinit = 1;
  2993. dp_wdi_event_detach(pdev);
  2994. dp_tx_pdev_detach(pdev);
  2995. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2996. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2997. TCL_DATA, pdev->pdev_id);
  2998. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2999. WBM2SW_RELEASE, pdev->pdev_id);
  3000. }
  3001. dp_pktlogmod_exit(pdev);
  3002. dp_rx_pdev_detach(pdev);
  3003. dp_rx_pdev_mon_detach(pdev);
  3004. dp_neighbour_peers_detach(pdev);
  3005. qdf_spinlock_destroy(&pdev->tx_mutex);
  3006. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3007. dp_ipa_uc_detach(soc, pdev);
  3008. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3009. /* Cleanup per PDEV REO rings if configured */
  3010. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3011. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3012. REO_DST, pdev->pdev_id);
  3013. }
  3014. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3015. dp_rxdma_ring_cleanup(soc, pdev);
  3016. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3017. dp_mon_ring_deinit(soc, pdev, mac_id);
  3018. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3019. RXDMA_DST, 0);
  3020. }
  3021. curr_nbuf = pdev->invalid_peer_head_msdu;
  3022. while (curr_nbuf) {
  3023. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3024. qdf_nbuf_free(curr_nbuf);
  3025. curr_nbuf = next_nbuf;
  3026. }
  3027. pdev->invalid_peer_head_msdu = NULL;
  3028. pdev->invalid_peer_tail_msdu = NULL;
  3029. dp_htt_ppdu_stats_detach(pdev);
  3030. qdf_nbuf_free(pdev->sojourn_buf);
  3031. dp_cal_client_detach(&pdev->cal_client_ctx);
  3032. soc->pdev_count--;
  3033. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3034. qdf_mem_free(pdev->invalid_peer);
  3035. qdf_mem_free(pdev->dp_txrx_handle);
  3036. dp_pdev_mem_reset(pdev);
  3037. }
  3038. /**
  3039. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3040. * @txrx_pdev: Datapath PDEV handle
  3041. * @force: Force deinit
  3042. *
  3043. * Return: None
  3044. */
  3045. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3046. {
  3047. dp_pdev_deinit(txrx_pdev, force);
  3048. }
  3049. /*
  3050. * dp_pdev_detach() - Complete rest of pdev detach
  3051. * @txrx_pdev: Datapath PDEV handle
  3052. * @force: Force deinit
  3053. *
  3054. * Return: None
  3055. */
  3056. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3057. {
  3058. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3059. struct dp_soc *soc = pdev->soc;
  3060. int mac_id;
  3061. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3062. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3063. TCL_DATA, pdev->pdev_id);
  3064. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3065. WBM2SW_RELEASE, pdev->pdev_id);
  3066. }
  3067. dp_mon_link_free(pdev);
  3068. /* Cleanup per PDEV REO rings if configured */
  3069. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3070. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3071. REO_DST, pdev->pdev_id);
  3072. }
  3073. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3074. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3075. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3076. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3077. RXDMA_DST, 0);
  3078. }
  3079. soc->pdev_list[pdev->pdev_id] = NULL;
  3080. qdf_mem_free(pdev);
  3081. }
  3082. /*
  3083. * dp_pdev_detach_wifi3() - detach txrx pdev
  3084. * @txrx_pdev: Datapath PDEV handle
  3085. * @force: Force detach
  3086. *
  3087. * Return: None
  3088. */
  3089. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3090. {
  3091. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3092. struct dp_soc *soc = pdev->soc;
  3093. if (soc->dp_soc_reinit) {
  3094. dp_pdev_detach(txrx_pdev, force);
  3095. } else {
  3096. dp_pdev_deinit(txrx_pdev, force);
  3097. dp_pdev_detach(txrx_pdev, force);
  3098. }
  3099. }
  3100. /*
  3101. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3102. * @soc: DP SOC handle
  3103. */
  3104. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3105. {
  3106. struct reo_desc_list_node *desc;
  3107. struct dp_rx_tid *rx_tid;
  3108. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3109. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3110. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3111. rx_tid = &desc->rx_tid;
  3112. qdf_mem_unmap_nbytes_single(soc->osdev,
  3113. rx_tid->hw_qdesc_paddr,
  3114. QDF_DMA_BIDIRECTIONAL,
  3115. rx_tid->hw_qdesc_alloc_size);
  3116. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3117. qdf_mem_free(desc);
  3118. }
  3119. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3120. qdf_list_destroy(&soc->reo_desc_freelist);
  3121. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3122. }
  3123. /**
  3124. * dp_soc_mem_reset() - Reset Dp Soc memory
  3125. * @soc: DP handle
  3126. *
  3127. * Return: None
  3128. */
  3129. static void dp_soc_mem_reset(struct dp_soc *soc)
  3130. {
  3131. uint16_t len = 0;
  3132. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3133. len = sizeof(struct dp_soc) -
  3134. offsetof(struct dp_soc, dp_soc_reinit) -
  3135. sizeof(soc->dp_soc_reinit);
  3136. dp_soc_offset = dp_soc_offset +
  3137. offsetof(struct dp_soc, dp_soc_reinit) +
  3138. sizeof(soc->dp_soc_reinit);
  3139. qdf_mem_zero(dp_soc_offset, len);
  3140. }
  3141. /**
  3142. * dp_soc_deinit() - Deinitialize txrx SOC
  3143. * @txrx_soc: Opaque DP SOC handle
  3144. *
  3145. * Return: None
  3146. */
  3147. static void dp_soc_deinit(void *txrx_soc)
  3148. {
  3149. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3150. int i;
  3151. qdf_atomic_set(&soc->cmn_init_done, 0);
  3152. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3153. if (soc->pdev_list[i])
  3154. dp_pdev_deinit((struct cdp_pdev *)
  3155. soc->pdev_list[i], 1);
  3156. }
  3157. qdf_flush_work(&soc->htt_stats.work);
  3158. qdf_disable_work(&soc->htt_stats.work);
  3159. /* Free pending htt stats messages */
  3160. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3161. dp_reo_cmdlist_destroy(soc);
  3162. dp_peer_find_detach(soc);
  3163. /* Free the ring memories */
  3164. /* Common rings */
  3165. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3166. /* Tx data rings */
  3167. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3168. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3169. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3170. TCL_DATA, i);
  3171. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3172. WBM2SW_RELEASE, i);
  3173. }
  3174. }
  3175. /* TCL command and status rings */
  3176. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3177. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3178. /* Rx data rings */
  3179. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3180. soc->num_reo_dest_rings =
  3181. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3182. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3183. /* TODO: Get number of rings and ring sizes
  3184. * from wlan_cfg
  3185. */
  3186. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3187. REO_DST, i);
  3188. }
  3189. }
  3190. /* REO reinjection ring */
  3191. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3192. /* Rx release ring */
  3193. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3194. /* Rx exception ring */
  3195. /* TODO: Better to store ring_type and ring_num in
  3196. * dp_srng during setup
  3197. */
  3198. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3199. /* REO command and status rings */
  3200. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3201. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3202. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3203. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3204. htt_soc_htc_dealloc(soc->htt_handle);
  3205. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3206. dp_reo_cmdlist_destroy(soc);
  3207. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3208. dp_reo_desc_freelist_destroy(soc);
  3209. dp_soc_wds_detach(soc);
  3210. qdf_spinlock_destroy(&soc->ast_lock);
  3211. dp_soc_mem_reset(soc);
  3212. }
  3213. /**
  3214. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3215. * @txrx_soc: Opaque DP SOC handle
  3216. *
  3217. * Return: None
  3218. */
  3219. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3220. {
  3221. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3222. soc->dp_soc_reinit = 1;
  3223. dp_soc_deinit(txrx_soc);
  3224. }
  3225. /*
  3226. * dp_soc_detach() - Detach rest of txrx SOC
  3227. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3228. *
  3229. * Return: None
  3230. */
  3231. static void dp_soc_detach(void *txrx_soc)
  3232. {
  3233. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3234. int i;
  3235. qdf_atomic_set(&soc->cmn_init_done, 0);
  3236. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3237. * SW descriptors
  3238. */
  3239. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3240. if (soc->pdev_list[i])
  3241. dp_pdev_detach((struct cdp_pdev *)
  3242. soc->pdev_list[i], 1);
  3243. }
  3244. /* Free the ring memories */
  3245. /* Common rings */
  3246. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3247. dp_tx_soc_detach(soc);
  3248. /* Tx data rings */
  3249. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3250. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3251. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3252. TCL_DATA, i);
  3253. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3254. WBM2SW_RELEASE, i);
  3255. }
  3256. }
  3257. /* TCL command and status rings */
  3258. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3259. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3260. /* Rx data rings */
  3261. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3262. soc->num_reo_dest_rings =
  3263. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3264. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3265. /* TODO: Get number of rings and ring sizes
  3266. * from wlan_cfg
  3267. */
  3268. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3269. REO_DST, i);
  3270. }
  3271. }
  3272. /* REO reinjection ring */
  3273. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3274. /* Rx release ring */
  3275. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3276. /* Rx exception ring */
  3277. /* TODO: Better to store ring_type and ring_num in
  3278. * dp_srng during setup
  3279. */
  3280. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3281. /* REO command and status rings */
  3282. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3283. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3284. dp_hw_link_desc_pool_cleanup(soc);
  3285. htt_soc_detach(soc->htt_handle);
  3286. soc->dp_soc_reinit = 0;
  3287. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3288. qdf_mem_free(soc);
  3289. }
  3290. /*
  3291. * dp_soc_detach_wifi3() - Detach txrx SOC
  3292. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3293. *
  3294. * Return: None
  3295. */
  3296. static void dp_soc_detach_wifi3(void *txrx_soc)
  3297. {
  3298. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3299. if (soc->dp_soc_reinit) {
  3300. dp_soc_detach(txrx_soc);
  3301. } else {
  3302. dp_soc_deinit(txrx_soc);
  3303. dp_soc_detach(txrx_soc);
  3304. }
  3305. }
  3306. #if !defined(DISABLE_MON_CONFIG)
  3307. /**
  3308. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3309. * @soc: soc handle
  3310. * @pdev: physical device handle
  3311. * @mac_id: ring number
  3312. * @mac_for_pdev: mac_id
  3313. *
  3314. * Return: non-zero for failure, zero for success
  3315. */
  3316. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3317. struct dp_pdev *pdev,
  3318. int mac_id,
  3319. int mac_for_pdev)
  3320. {
  3321. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3322. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3323. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3324. pdev->rxdma_mon_buf_ring[mac_id]
  3325. .hal_srng,
  3326. RXDMA_MONITOR_BUF);
  3327. if (status != QDF_STATUS_SUCCESS) {
  3328. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3329. return status;
  3330. }
  3331. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3332. pdev->rxdma_mon_dst_ring[mac_id]
  3333. .hal_srng,
  3334. RXDMA_MONITOR_DST);
  3335. if (status != QDF_STATUS_SUCCESS) {
  3336. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3337. return status;
  3338. }
  3339. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3340. pdev->rxdma_mon_status_ring[mac_id]
  3341. .hal_srng,
  3342. RXDMA_MONITOR_STATUS);
  3343. if (status != QDF_STATUS_SUCCESS) {
  3344. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3345. return status;
  3346. }
  3347. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3348. pdev->rxdma_mon_desc_ring[mac_id]
  3349. .hal_srng,
  3350. RXDMA_MONITOR_DESC);
  3351. if (status != QDF_STATUS_SUCCESS) {
  3352. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3353. return status;
  3354. }
  3355. } else {
  3356. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3357. pdev->rxdma_mon_status_ring[mac_id]
  3358. .hal_srng,
  3359. RXDMA_MONITOR_STATUS);
  3360. if (status != QDF_STATUS_SUCCESS) {
  3361. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3362. return status;
  3363. }
  3364. }
  3365. return status;
  3366. }
  3367. #else
  3368. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3369. struct dp_pdev *pdev,
  3370. int mac_id,
  3371. int mac_for_pdev)
  3372. {
  3373. return QDF_STATUS_SUCCESS;
  3374. }
  3375. #endif
  3376. /*
  3377. * dp_rxdma_ring_config() - configure the RX DMA rings
  3378. *
  3379. * This function is used to configure the MAC rings.
  3380. * On MCL host provides buffers in Host2FW ring
  3381. * FW refills (copies) buffers to the ring and updates
  3382. * ring_idx in register
  3383. *
  3384. * @soc: data path SoC handle
  3385. *
  3386. * Return: zero on success, non-zero on failure
  3387. */
  3388. #ifdef QCA_HOST2FW_RXBUF_RING
  3389. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3390. {
  3391. int i;
  3392. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3393. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3394. struct dp_pdev *pdev = soc->pdev_list[i];
  3395. if (pdev) {
  3396. int mac_id;
  3397. bool dbs_enable = 0;
  3398. int max_mac_rings =
  3399. wlan_cfg_get_num_mac_rings
  3400. (pdev->wlan_cfg_ctx);
  3401. htt_srng_setup(soc->htt_handle, 0,
  3402. pdev->rx_refill_buf_ring.hal_srng,
  3403. RXDMA_BUF);
  3404. if (pdev->rx_refill_buf_ring2.hal_srng)
  3405. htt_srng_setup(soc->htt_handle, 0,
  3406. pdev->rx_refill_buf_ring2.hal_srng,
  3407. RXDMA_BUF);
  3408. if (soc->cdp_soc.ol_ops->
  3409. is_hw_dbs_2x2_capable) {
  3410. dbs_enable = soc->cdp_soc.ol_ops->
  3411. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3412. }
  3413. if (dbs_enable) {
  3414. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3415. QDF_TRACE_LEVEL_ERROR,
  3416. FL("DBS enabled max_mac_rings %d"),
  3417. max_mac_rings);
  3418. } else {
  3419. max_mac_rings = 1;
  3420. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3421. QDF_TRACE_LEVEL_ERROR,
  3422. FL("DBS disabled, max_mac_rings %d"),
  3423. max_mac_rings);
  3424. }
  3425. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3426. FL("pdev_id %d max_mac_rings %d"),
  3427. pdev->pdev_id, max_mac_rings);
  3428. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3429. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3430. mac_id, pdev->pdev_id);
  3431. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3432. QDF_TRACE_LEVEL_ERROR,
  3433. FL("mac_id %d"), mac_for_pdev);
  3434. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3435. pdev->rx_mac_buf_ring[mac_id]
  3436. .hal_srng,
  3437. RXDMA_BUF);
  3438. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3439. pdev->rxdma_err_dst_ring[mac_id]
  3440. .hal_srng,
  3441. RXDMA_DST);
  3442. /* Configure monitor mode rings */
  3443. status = dp_mon_htt_srng_setup(soc, pdev,
  3444. mac_id,
  3445. mac_for_pdev);
  3446. if (status != QDF_STATUS_SUCCESS) {
  3447. dp_err("Failed to send htt monitor messages to target");
  3448. return status;
  3449. }
  3450. }
  3451. }
  3452. }
  3453. /*
  3454. * Timer to reap rxdma status rings.
  3455. * Needed until we enable ppdu end interrupts
  3456. */
  3457. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3458. dp_service_mon_rings, (void *)soc,
  3459. QDF_TIMER_TYPE_WAKE_APPS);
  3460. soc->reap_timer_init = 1;
  3461. return status;
  3462. }
  3463. #else
  3464. /* This is only for WIN */
  3465. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3466. {
  3467. int i;
  3468. int mac_id;
  3469. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3470. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3471. struct dp_pdev *pdev = soc->pdev_list[i];
  3472. if (pdev == NULL)
  3473. continue;
  3474. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3475. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3476. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3477. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3478. #ifndef DISABLE_MON_CONFIG
  3479. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3480. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3481. RXDMA_MONITOR_BUF);
  3482. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3483. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3484. RXDMA_MONITOR_DST);
  3485. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3486. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3487. RXDMA_MONITOR_STATUS);
  3488. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3489. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3490. RXDMA_MONITOR_DESC);
  3491. #endif
  3492. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3493. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3494. RXDMA_DST);
  3495. }
  3496. }
  3497. return status;
  3498. }
  3499. #endif
  3500. /*
  3501. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3502. * @cdp_soc: Opaque Datapath SOC handle
  3503. *
  3504. * Return: zero on success, non-zero on failure
  3505. */
  3506. static QDF_STATUS
  3507. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3508. {
  3509. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3510. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3511. htt_soc_attach_target(soc->htt_handle);
  3512. status = dp_rxdma_ring_config(soc);
  3513. if (status != QDF_STATUS_SUCCESS) {
  3514. dp_err("Failed to send htt srng setup messages to target");
  3515. return status;
  3516. }
  3517. DP_STATS_INIT(soc);
  3518. /* initialize work queue for stats processing */
  3519. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3520. return QDF_STATUS_SUCCESS;
  3521. }
  3522. /*
  3523. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3524. * @txrx_soc: Datapath SOC handle
  3525. */
  3526. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3527. {
  3528. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3529. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3530. }
  3531. /*
  3532. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3533. * @txrx_soc: Datapath SOC handle
  3534. * @nss_cfg: nss config
  3535. */
  3536. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3537. {
  3538. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3539. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3540. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3541. /*
  3542. * TODO: masked out based on the per offloaded radio
  3543. */
  3544. switch (config) {
  3545. case dp_nss_cfg_default:
  3546. break;
  3547. case dp_nss_cfg_dbdc:
  3548. case dp_nss_cfg_dbtc:
  3549. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3550. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3551. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3552. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3553. break;
  3554. default:
  3555. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3556. "Invalid offload config %d", config);
  3557. }
  3558. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3559. FL("nss-wifi<0> nss config is enabled"));
  3560. }
  3561. /*
  3562. * dp_vdev_attach_wifi3() - attach txrx vdev
  3563. * @txrx_pdev: Datapath PDEV handle
  3564. * @vdev_mac_addr: MAC address of the virtual interface
  3565. * @vdev_id: VDEV Id
  3566. * @wlan_op_mode: VDEV operating mode
  3567. *
  3568. * Return: DP VDEV handle on success, NULL on failure
  3569. */
  3570. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3571. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3572. {
  3573. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3574. struct dp_soc *soc = pdev->soc;
  3575. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3576. if (!vdev) {
  3577. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3578. FL("DP VDEV memory allocation failed"));
  3579. goto fail0;
  3580. }
  3581. vdev->pdev = pdev;
  3582. vdev->vdev_id = vdev_id;
  3583. vdev->opmode = op_mode;
  3584. vdev->osdev = soc->osdev;
  3585. vdev->osif_rx = NULL;
  3586. vdev->osif_rsim_rx_decap = NULL;
  3587. vdev->osif_get_key = NULL;
  3588. vdev->osif_rx_mon = NULL;
  3589. vdev->osif_tx_free_ext = NULL;
  3590. vdev->osif_vdev = NULL;
  3591. vdev->delete.pending = 0;
  3592. vdev->safemode = 0;
  3593. vdev->drop_unenc = 1;
  3594. vdev->sec_type = cdp_sec_type_none;
  3595. #ifdef notyet
  3596. vdev->filters_num = 0;
  3597. #endif
  3598. qdf_mem_copy(
  3599. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3600. /* TODO: Initialize default HTT meta data that will be used in
  3601. * TCL descriptors for packets transmitted from this VDEV
  3602. */
  3603. TAILQ_INIT(&vdev->peer_list);
  3604. if ((soc->intr_mode == DP_INTR_POLL) &&
  3605. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3606. if ((pdev->vdev_count == 0) ||
  3607. (wlan_op_mode_monitor == vdev->opmode))
  3608. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3609. }
  3610. if (wlan_op_mode_monitor == vdev->opmode) {
  3611. pdev->monitor_vdev = vdev;
  3612. return (struct cdp_vdev *)vdev;
  3613. }
  3614. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3615. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3616. vdev->dscp_tid_map_id = 0;
  3617. vdev->mcast_enhancement_en = 0;
  3618. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3619. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3620. /* add this vdev into the pdev's list */
  3621. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3622. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3623. pdev->vdev_count++;
  3624. dp_tx_vdev_attach(vdev);
  3625. if (pdev->vdev_count == 1)
  3626. dp_lro_hash_setup(soc, pdev);
  3627. /* LRO */
  3628. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3629. wlan_op_mode_sta == vdev->opmode)
  3630. vdev->lro_enable = true;
  3631. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3632. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3633. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3634. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3635. DP_STATS_INIT(vdev);
  3636. if (wlan_op_mode_sta == vdev->opmode)
  3637. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3638. vdev->mac_addr.raw,
  3639. NULL);
  3640. return (struct cdp_vdev *)vdev;
  3641. fail0:
  3642. return NULL;
  3643. }
  3644. /**
  3645. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3646. * @vdev: Datapath VDEV handle
  3647. * @osif_vdev: OSIF vdev handle
  3648. * @ctrl_vdev: UMAC vdev handle
  3649. * @txrx_ops: Tx and Rx operations
  3650. *
  3651. * Return: DP VDEV handle on success, NULL on failure
  3652. */
  3653. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3654. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3655. struct ol_txrx_ops *txrx_ops)
  3656. {
  3657. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3658. vdev->osif_vdev = osif_vdev;
  3659. vdev->ctrl_vdev = ctrl_vdev;
  3660. vdev->osif_rx = txrx_ops->rx.rx;
  3661. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3662. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3663. vdev->osif_get_key = txrx_ops->get_key;
  3664. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3665. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3666. #ifdef notyet
  3667. #if ATH_SUPPORT_WAPI
  3668. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3669. #endif
  3670. #endif
  3671. #ifdef UMAC_SUPPORT_PROXY_ARP
  3672. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3673. #endif
  3674. vdev->me_convert = txrx_ops->me_convert;
  3675. /* TODO: Enable the following once Tx code is integrated */
  3676. if (vdev->mesh_vdev)
  3677. txrx_ops->tx.tx = dp_tx_send_mesh;
  3678. else
  3679. txrx_ops->tx.tx = dp_tx_send;
  3680. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3681. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3682. "DP Vdev Register success");
  3683. }
  3684. /**
  3685. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3686. * @vdev: Datapath VDEV handle
  3687. *
  3688. * Return: void
  3689. */
  3690. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3691. {
  3692. struct dp_pdev *pdev = vdev->pdev;
  3693. struct dp_soc *soc = pdev->soc;
  3694. struct dp_peer *peer;
  3695. uint16_t *peer_ids;
  3696. uint8_t i = 0, j = 0;
  3697. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3698. if (!peer_ids) {
  3699. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3700. "DP alloc failure - unable to flush peers");
  3701. return;
  3702. }
  3703. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3704. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3705. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3706. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3707. if (j < soc->max_peers)
  3708. peer_ids[j++] = peer->peer_ids[i];
  3709. }
  3710. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3711. for (i = 0; i < j ; i++)
  3712. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3713. NULL, 0);
  3714. qdf_mem_free(peer_ids);
  3715. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3716. FL("Flushed peers for vdev object %pK "), vdev);
  3717. }
  3718. /*
  3719. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3720. * @txrx_vdev: Datapath VDEV handle
  3721. * @callback: Callback OL_IF on completion of detach
  3722. * @cb_context: Callback context
  3723. *
  3724. */
  3725. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3726. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3727. {
  3728. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3729. struct dp_pdev *pdev = vdev->pdev;
  3730. struct dp_soc *soc = pdev->soc;
  3731. struct dp_neighbour_peer *peer = NULL;
  3732. /* preconditions */
  3733. qdf_assert(vdev);
  3734. if (wlan_op_mode_monitor == vdev->opmode)
  3735. goto free_vdev;
  3736. if (wlan_op_mode_sta == vdev->opmode)
  3737. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3738. /*
  3739. * If Target is hung, flush all peers before detaching vdev
  3740. * this will free all references held due to missing
  3741. * unmap commands from Target
  3742. */
  3743. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3744. dp_vdev_flush_peers(vdev);
  3745. /*
  3746. * Use peer_ref_mutex while accessing peer_list, in case
  3747. * a peer is in the process of being removed from the list.
  3748. */
  3749. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3750. /* check that the vdev has no peers allocated */
  3751. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3752. /* debug print - will be removed later */
  3753. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3754. FL("not deleting vdev object %pK (%pM)"
  3755. "until deletion finishes for all its peers"),
  3756. vdev, vdev->mac_addr.raw);
  3757. /* indicate that the vdev needs to be deleted */
  3758. vdev->delete.pending = 1;
  3759. vdev->delete.callback = callback;
  3760. vdev->delete.context = cb_context;
  3761. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3762. return;
  3763. }
  3764. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3765. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3766. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3767. neighbour_peer_list_elem) {
  3768. QDF_ASSERT(peer->vdev != vdev);
  3769. }
  3770. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3771. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3772. dp_tx_vdev_detach(vdev);
  3773. /* remove the vdev from its parent pdev's list */
  3774. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3775. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3776. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3777. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3778. free_vdev:
  3779. qdf_mem_free(vdev);
  3780. if (callback)
  3781. callback(cb_context);
  3782. }
  3783. /*
  3784. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3785. * @soc - datapath soc handle
  3786. * @peer - datapath peer handle
  3787. *
  3788. * Delete the AST entries belonging to a peer
  3789. */
  3790. #ifdef FEATURE_AST
  3791. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3792. struct dp_peer *peer)
  3793. {
  3794. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3795. qdf_spin_lock_bh(&soc->ast_lock);
  3796. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3797. dp_peer_del_ast(soc, ast_entry);
  3798. peer->self_ast_entry = NULL;
  3799. TAILQ_INIT(&peer->ast_entry_list);
  3800. qdf_spin_unlock_bh(&soc->ast_lock);
  3801. }
  3802. #else
  3803. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3804. struct dp_peer *peer)
  3805. {
  3806. }
  3807. #endif
  3808. #if ATH_SUPPORT_WRAP
  3809. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3810. uint8_t *peer_mac_addr)
  3811. {
  3812. struct dp_peer *peer;
  3813. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3814. 0, vdev->vdev_id);
  3815. if (!peer)
  3816. return NULL;
  3817. if (peer->bss_peer)
  3818. return peer;
  3819. dp_peer_unref_delete(peer);
  3820. return NULL;
  3821. }
  3822. #else
  3823. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3824. uint8_t *peer_mac_addr)
  3825. {
  3826. struct dp_peer *peer;
  3827. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3828. 0, vdev->vdev_id);
  3829. if (!peer)
  3830. return NULL;
  3831. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3832. return peer;
  3833. dp_peer_unref_delete(peer);
  3834. return NULL;
  3835. }
  3836. #endif
  3837. #if defined(FEATURE_AST)
  3838. #if !defined(AST_HKV1_WORKAROUND)
  3839. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3840. uint8_t *peer_mac_addr)
  3841. {
  3842. struct dp_ast_entry *ast_entry;
  3843. qdf_spin_lock_bh(&soc->ast_lock);
  3844. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3845. if (ast_entry && ast_entry->next_hop)
  3846. dp_peer_del_ast(soc, ast_entry);
  3847. qdf_spin_unlock_bh(&soc->ast_lock);
  3848. }
  3849. #else
  3850. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3851. uint8_t *peer_mac_addr)
  3852. {
  3853. struct dp_ast_entry *ast_entry;
  3854. if (soc->ast_override_support) {
  3855. qdf_spin_lock_bh(&soc->ast_lock);
  3856. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3857. if (ast_entry && ast_entry->next_hop)
  3858. dp_peer_del_ast(soc, ast_entry);
  3859. qdf_spin_unlock_bh(&soc->ast_lock);
  3860. }
  3861. }
  3862. #endif
  3863. #else
  3864. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3865. uint8_t *peer_mac_addr)
  3866. {
  3867. }
  3868. #endif
  3869. /*
  3870. * dp_peer_create_wifi3() - attach txrx peer
  3871. * @txrx_vdev: Datapath VDEV handle
  3872. * @peer_mac_addr: Peer MAC address
  3873. *
  3874. * Return: DP peeer handle on success, NULL on failure
  3875. */
  3876. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3877. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3878. {
  3879. struct dp_peer *peer;
  3880. int i;
  3881. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3882. struct dp_pdev *pdev;
  3883. struct dp_soc *soc;
  3884. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3885. /* preconditions */
  3886. qdf_assert(vdev);
  3887. qdf_assert(peer_mac_addr);
  3888. pdev = vdev->pdev;
  3889. soc = pdev->soc;
  3890. /*
  3891. * If a peer entry with given MAC address already exists,
  3892. * reuse the peer and reset the state of peer.
  3893. */
  3894. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3895. if (peer) {
  3896. qdf_atomic_init(&peer->is_default_route_set);
  3897. dp_peer_cleanup(vdev, peer);
  3898. peer->delete_in_progress = false;
  3899. dp_peer_delete_ast_entries(soc, peer);
  3900. if ((vdev->opmode == wlan_op_mode_sta) &&
  3901. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3902. DP_MAC_ADDR_LEN)) {
  3903. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3904. }
  3905. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3906. /*
  3907. * Control path maintains a node count which is incremented
  3908. * for every new peer create command. Since new peer is not being
  3909. * created and earlier reference is reused here,
  3910. * peer_unref_delete event is sent to control path to
  3911. * increment the count back.
  3912. */
  3913. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3914. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3915. peer->mac_addr.raw, vdev->mac_addr.raw,
  3916. vdev->opmode);
  3917. }
  3918. peer->ctrl_peer = ctrl_peer;
  3919. dp_local_peer_id_alloc(pdev, peer);
  3920. DP_STATS_INIT(peer);
  3921. return (void *)peer;
  3922. } else {
  3923. /*
  3924. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3925. * need to remove the AST entry which was earlier added as a WDS
  3926. * entry.
  3927. * If an AST entry exists, but no peer entry exists with a given
  3928. * MAC addresses, we could deduce it as a WDS entry
  3929. */
  3930. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3931. }
  3932. #ifdef notyet
  3933. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3934. soc->mempool_ol_ath_peer);
  3935. #else
  3936. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3937. #endif
  3938. if (!peer)
  3939. return NULL; /* failure */
  3940. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3941. TAILQ_INIT(&peer->ast_entry_list);
  3942. /* store provided params */
  3943. peer->vdev = vdev;
  3944. peer->ctrl_peer = ctrl_peer;
  3945. if ((vdev->opmode == wlan_op_mode_sta) &&
  3946. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3947. DP_MAC_ADDR_LEN)) {
  3948. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3949. }
  3950. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3951. qdf_spinlock_create(&peer->peer_info_lock);
  3952. qdf_mem_copy(
  3953. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3954. /* TODO: See of rx_opt_proc is really required */
  3955. peer->rx_opt_proc = soc->rx_opt_proc;
  3956. /* initialize the peer_id */
  3957. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3958. peer->peer_ids[i] = HTT_INVALID_PEER;
  3959. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3960. qdf_atomic_init(&peer->ref_cnt);
  3961. /* keep one reference for attach */
  3962. qdf_atomic_inc(&peer->ref_cnt);
  3963. /* add this peer into the vdev's list */
  3964. if (wlan_op_mode_sta == vdev->opmode)
  3965. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3966. else
  3967. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3968. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3969. /* TODO: See if hash based search is required */
  3970. dp_peer_find_hash_add(soc, peer);
  3971. /* Initialize the peer state */
  3972. peer->state = OL_TXRX_PEER_STATE_DISC;
  3973. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3974. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3975. vdev, peer, peer->mac_addr.raw,
  3976. qdf_atomic_read(&peer->ref_cnt));
  3977. /*
  3978. * For every peer MAp message search and set if bss_peer
  3979. */
  3980. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3981. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3982. "vdev bss_peer!!!!");
  3983. peer->bss_peer = 1;
  3984. vdev->vap_bss_peer = peer;
  3985. }
  3986. for (i = 0; i < DP_MAX_TIDS; i++)
  3987. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3988. dp_local_peer_id_alloc(pdev, peer);
  3989. DP_STATS_INIT(peer);
  3990. return (void *)peer;
  3991. }
  3992. /*
  3993. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  3994. * @vdev: Datapath VDEV handle
  3995. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3996. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3997. *
  3998. * Return: None
  3999. */
  4000. static
  4001. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4002. enum cdp_host_reo_dest_ring *reo_dest,
  4003. bool *hash_based)
  4004. {
  4005. struct dp_soc *soc;
  4006. struct dp_pdev *pdev;
  4007. pdev = vdev->pdev;
  4008. soc = pdev->soc;
  4009. /*
  4010. * hash based steering is disabled for Radios which are offloaded
  4011. * to NSS
  4012. */
  4013. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4014. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4015. /*
  4016. * Below line of code will ensure the proper reo_dest ring is chosen
  4017. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4018. */
  4019. *reo_dest = pdev->reo_dest;
  4020. }
  4021. #ifdef IPA_OFFLOAD
  4022. /*
  4023. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4024. * @vdev: Datapath VDEV handle
  4025. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4026. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4027. *
  4028. * If IPA is enabled in ini, for SAP mode, disable hash based
  4029. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4030. * Return: None
  4031. */
  4032. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4033. enum cdp_host_reo_dest_ring *reo_dest,
  4034. bool *hash_based)
  4035. {
  4036. struct dp_soc *soc;
  4037. struct dp_pdev *pdev;
  4038. pdev = vdev->pdev;
  4039. soc = pdev->soc;
  4040. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4041. /*
  4042. * If IPA is enabled, disable hash-based flow steering and set
  4043. * reo_dest_ring_4 as the REO ring to receive packets on.
  4044. * IPA is configured to reap reo_dest_ring_4.
  4045. *
  4046. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4047. * value enum value is from 1 - 4.
  4048. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4049. */
  4050. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4051. if (vdev->opmode == wlan_op_mode_ap) {
  4052. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4053. *hash_based = 0;
  4054. }
  4055. }
  4056. }
  4057. #else
  4058. /*
  4059. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4060. * @vdev: Datapath VDEV handle
  4061. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4062. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4063. *
  4064. * Use system config values for hash based steering.
  4065. * Return: None
  4066. */
  4067. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4068. enum cdp_host_reo_dest_ring *reo_dest,
  4069. bool *hash_based)
  4070. {
  4071. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4072. }
  4073. #endif /* IPA_OFFLOAD */
  4074. /*
  4075. * dp_peer_setup_wifi3() - initialize the peer
  4076. * @vdev_hdl: virtual device object
  4077. * @peer: Peer object
  4078. *
  4079. * Return: void
  4080. */
  4081. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4082. {
  4083. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4084. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4085. struct dp_pdev *pdev;
  4086. struct dp_soc *soc;
  4087. bool hash_based = 0;
  4088. enum cdp_host_reo_dest_ring reo_dest;
  4089. /* preconditions */
  4090. qdf_assert(vdev);
  4091. qdf_assert(peer);
  4092. pdev = vdev->pdev;
  4093. soc = pdev->soc;
  4094. peer->last_assoc_rcvd = 0;
  4095. peer->last_disassoc_rcvd = 0;
  4096. peer->last_deauth_rcvd = 0;
  4097. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4098. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4099. pdev->pdev_id, vdev->vdev_id,
  4100. vdev->opmode, hash_based, reo_dest);
  4101. /*
  4102. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4103. * i.e both the devices have same MAC address. In these
  4104. * cases we want such pkts to be processed in NULL Q handler
  4105. * which is REO2TCL ring. for this reason we should
  4106. * not setup reo_queues and default route for bss_peer.
  4107. */
  4108. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4109. return;
  4110. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4111. /* TODO: Check the destination ring number to be passed to FW */
  4112. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4113. pdev->ctrl_pdev, peer->mac_addr.raw,
  4114. peer->vdev->vdev_id, hash_based, reo_dest);
  4115. }
  4116. qdf_atomic_set(&peer->is_default_route_set, 1);
  4117. dp_peer_rx_init(pdev, peer);
  4118. return;
  4119. }
  4120. /*
  4121. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4122. * @vdev_handle: virtual device object
  4123. * @htt_pkt_type: type of pkt
  4124. *
  4125. * Return: void
  4126. */
  4127. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4128. enum htt_cmn_pkt_type val)
  4129. {
  4130. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4131. vdev->tx_encap_type = val;
  4132. }
  4133. /*
  4134. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4135. * @vdev_handle: virtual device object
  4136. * @htt_pkt_type: type of pkt
  4137. *
  4138. * Return: void
  4139. */
  4140. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4141. enum htt_cmn_pkt_type val)
  4142. {
  4143. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4144. vdev->rx_decap_type = val;
  4145. }
  4146. /*
  4147. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4148. * @txrx_soc: cdp soc handle
  4149. * @ac: Access category
  4150. * @value: timeout value in millisec
  4151. *
  4152. * Return: void
  4153. */
  4154. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4155. uint8_t ac, uint32_t value)
  4156. {
  4157. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4158. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4159. }
  4160. /*
  4161. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4162. * @txrx_soc: cdp soc handle
  4163. * @ac: access category
  4164. * @value: timeout value in millisec
  4165. *
  4166. * Return: void
  4167. */
  4168. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4169. uint8_t ac, uint32_t *value)
  4170. {
  4171. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4172. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4173. }
  4174. /*
  4175. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4176. * @pdev_handle: physical device object
  4177. * @val: reo destination ring index (1 - 4)
  4178. *
  4179. * Return: void
  4180. */
  4181. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4182. enum cdp_host_reo_dest_ring val)
  4183. {
  4184. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4185. if (pdev)
  4186. pdev->reo_dest = val;
  4187. }
  4188. /*
  4189. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4190. * @pdev_handle: physical device object
  4191. *
  4192. * Return: reo destination ring index
  4193. */
  4194. static enum cdp_host_reo_dest_ring
  4195. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4196. {
  4197. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4198. if (pdev)
  4199. return pdev->reo_dest;
  4200. else
  4201. return cdp_host_reo_dest_ring_unknown;
  4202. }
  4203. /*
  4204. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4205. * @pdev_handle: device object
  4206. * @val: value to be set
  4207. *
  4208. * Return: void
  4209. */
  4210. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4211. uint32_t val)
  4212. {
  4213. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4214. /* Enable/Disable smart mesh filtering. This flag will be checked
  4215. * during rx processing to check if packets are from NAC clients.
  4216. */
  4217. pdev->filter_neighbour_peers = val;
  4218. return 0;
  4219. }
  4220. /*
  4221. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4222. * address for smart mesh filtering
  4223. * @vdev_handle: virtual device object
  4224. * @cmd: Add/Del command
  4225. * @macaddr: nac client mac address
  4226. *
  4227. * Return: void
  4228. */
  4229. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4230. uint32_t cmd, uint8_t *macaddr)
  4231. {
  4232. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4233. struct dp_pdev *pdev = vdev->pdev;
  4234. struct dp_neighbour_peer *peer = NULL;
  4235. if (!macaddr)
  4236. goto fail0;
  4237. /* Store address of NAC (neighbour peer) which will be checked
  4238. * against TA of received packets.
  4239. */
  4240. if (cmd == DP_NAC_PARAM_ADD) {
  4241. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4242. sizeof(*peer));
  4243. if (!peer) {
  4244. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4245. FL("DP neighbour peer node memory allocation failed"));
  4246. goto fail0;
  4247. }
  4248. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4249. macaddr, DP_MAC_ADDR_LEN);
  4250. peer->vdev = vdev;
  4251. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4252. /* add this neighbour peer into the list */
  4253. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4254. neighbour_peer_list_elem);
  4255. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4256. /* first neighbour */
  4257. if (!pdev->neighbour_peers_added) {
  4258. pdev->neighbour_peers_added = true;
  4259. dp_ppdu_ring_cfg(pdev);
  4260. }
  4261. return 1;
  4262. } else if (cmd == DP_NAC_PARAM_DEL) {
  4263. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4264. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4265. neighbour_peer_list_elem) {
  4266. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4267. macaddr, DP_MAC_ADDR_LEN)) {
  4268. /* delete this peer from the list */
  4269. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4270. peer, neighbour_peer_list_elem);
  4271. qdf_mem_free(peer);
  4272. break;
  4273. }
  4274. }
  4275. /* last neighbour deleted */
  4276. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  4277. pdev->neighbour_peers_added = false;
  4278. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4279. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4280. !pdev->enhanced_stats_en)
  4281. dp_ppdu_ring_reset(pdev);
  4282. return 1;
  4283. }
  4284. fail0:
  4285. return 0;
  4286. }
  4287. /*
  4288. * dp_get_sec_type() - Get the security type
  4289. * @peer: Datapath peer handle
  4290. * @sec_idx: Security id (mcast, ucast)
  4291. *
  4292. * return sec_type: Security type
  4293. */
  4294. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4295. {
  4296. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4297. return dpeer->security[sec_idx].sec_type;
  4298. }
  4299. /*
  4300. * dp_peer_authorize() - authorize txrx peer
  4301. * @peer_handle: Datapath peer handle
  4302. * @authorize
  4303. *
  4304. */
  4305. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4306. {
  4307. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4308. struct dp_soc *soc;
  4309. if (peer != NULL) {
  4310. soc = peer->vdev->pdev->soc;
  4311. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4312. peer->authorize = authorize ? 1 : 0;
  4313. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4314. }
  4315. }
  4316. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4317. struct dp_pdev *pdev,
  4318. struct dp_peer *peer,
  4319. uint32_t vdev_id)
  4320. {
  4321. struct dp_vdev *vdev = NULL;
  4322. struct dp_peer *bss_peer = NULL;
  4323. uint8_t *m_addr = NULL;
  4324. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4325. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4326. if (vdev->vdev_id == vdev_id)
  4327. break;
  4328. }
  4329. if (!vdev) {
  4330. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4331. "vdev is NULL");
  4332. } else {
  4333. if (vdev->vap_bss_peer == peer)
  4334. vdev->vap_bss_peer = NULL;
  4335. m_addr = peer->mac_addr.raw;
  4336. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4337. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4338. m_addr, vdev->mac_addr.raw, vdev->opmode);
  4339. if (vdev && vdev->vap_bss_peer) {
  4340. bss_peer = vdev->vap_bss_peer;
  4341. DP_UPDATE_STATS(vdev, peer);
  4342. }
  4343. }
  4344. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4345. qdf_mem_free(peer);
  4346. }
  4347. /**
  4348. * dp_delete_pending_vdev() - check and process vdev delete
  4349. * @pdev: DP specific pdev pointer
  4350. * @vdev: DP specific vdev pointer
  4351. * @vdev_id: vdev id corresponding to vdev
  4352. *
  4353. * This API does following:
  4354. * 1) It releases tx flow pools buffers as vdev is
  4355. * going down and no peers are associated.
  4356. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4357. */
  4358. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4359. uint8_t vdev_id)
  4360. {
  4361. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4362. void *vdev_delete_context = NULL;
  4363. vdev_delete_cb = vdev->delete.callback;
  4364. vdev_delete_context = vdev->delete.context;
  4365. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4366. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4367. vdev, vdev->mac_addr.raw);
  4368. /* all peers are gone, go ahead and delete it */
  4369. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4370. FLOW_TYPE_VDEV, vdev_id);
  4371. dp_tx_vdev_detach(vdev);
  4372. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4373. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4374. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4375. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4376. FL("deleting vdev object %pK (%pM)"),
  4377. vdev, vdev->mac_addr.raw);
  4378. qdf_mem_free(vdev);
  4379. vdev = NULL;
  4380. if (vdev_delete_cb)
  4381. vdev_delete_cb(vdev_delete_context);
  4382. }
  4383. /*
  4384. * dp_peer_unref_delete() - unref and delete peer
  4385. * @peer_handle: Datapath peer handle
  4386. *
  4387. */
  4388. void dp_peer_unref_delete(void *peer_handle)
  4389. {
  4390. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4391. struct dp_vdev *vdev = peer->vdev;
  4392. struct dp_pdev *pdev = vdev->pdev;
  4393. struct dp_soc *soc = pdev->soc;
  4394. struct dp_peer *tmppeer;
  4395. int found = 0;
  4396. uint16_t peer_id;
  4397. uint16_t vdev_id;
  4398. bool delete_vdev;
  4399. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4400. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4401. peer, qdf_atomic_read(&peer->ref_cnt));
  4402. /*
  4403. * Hold the lock all the way from checking if the peer ref count
  4404. * is zero until the peer references are removed from the hash
  4405. * table and vdev list (if the peer ref count is zero).
  4406. * This protects against a new HL tx operation starting to use the
  4407. * peer object just after this function concludes it's done being used.
  4408. * Furthermore, the lock needs to be held while checking whether the
  4409. * vdev's list of peers is empty, to make sure that list is not modified
  4410. * concurrently with the empty check.
  4411. */
  4412. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4413. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4414. peer_id = peer->peer_ids[0];
  4415. vdev_id = vdev->vdev_id;
  4416. /*
  4417. * Make sure that the reference to the peer in
  4418. * peer object map is removed
  4419. */
  4420. if (peer_id != HTT_INVALID_PEER)
  4421. soc->peer_id_to_obj_map[peer_id] = NULL;
  4422. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4423. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4424. /* remove the reference to the peer from the hash table */
  4425. dp_peer_find_hash_remove(soc, peer);
  4426. qdf_spin_lock_bh(&soc->ast_lock);
  4427. if (peer->self_ast_entry) {
  4428. dp_peer_del_ast(soc, peer->self_ast_entry);
  4429. peer->self_ast_entry = NULL;
  4430. }
  4431. qdf_spin_unlock_bh(&soc->ast_lock);
  4432. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4433. if (tmppeer == peer) {
  4434. found = 1;
  4435. break;
  4436. }
  4437. }
  4438. if (found) {
  4439. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4440. peer_list_elem);
  4441. } else {
  4442. /*Ignoring the remove operation as peer not found*/
  4443. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4444. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4445. peer, vdev, &peer->vdev->peer_list);
  4446. }
  4447. /* cleanup the peer data */
  4448. dp_peer_cleanup(vdev, peer);
  4449. /* check whether the parent vdev has no peers left */
  4450. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4451. /*
  4452. * capture vdev delete pending flag's status
  4453. * while holding peer_ref_mutex lock
  4454. */
  4455. delete_vdev = vdev->delete.pending;
  4456. /*
  4457. * Now that there are no references to the peer, we can
  4458. * release the peer reference lock.
  4459. */
  4460. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4461. /*
  4462. * Check if the parent vdev was waiting for its peers
  4463. * to be deleted, in order for it to be deleted too.
  4464. */
  4465. if (delete_vdev)
  4466. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4467. } else {
  4468. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4469. }
  4470. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4471. } else {
  4472. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4473. }
  4474. }
  4475. /*
  4476. * dp_peer_detach_wifi3() – Detach txrx peer
  4477. * @peer_handle: Datapath peer handle
  4478. * @bitmap: bitmap indicating special handling of request.
  4479. *
  4480. */
  4481. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4482. {
  4483. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4484. /* redirect the peer's rx delivery function to point to a
  4485. * discard func
  4486. */
  4487. peer->rx_opt_proc = dp_rx_discard;
  4488. peer->ctrl_peer = NULL;
  4489. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4490. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4491. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4492. qdf_spinlock_destroy(&peer->peer_info_lock);
  4493. /*
  4494. * Remove the reference added during peer_attach.
  4495. * The peer will still be left allocated until the
  4496. * PEER_UNMAP message arrives to remove the other
  4497. * reference, added by the PEER_MAP message.
  4498. */
  4499. dp_peer_unref_delete(peer_handle);
  4500. }
  4501. /*
  4502. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4503. * @peer_handle: Datapath peer handle
  4504. *
  4505. */
  4506. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4507. {
  4508. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4509. return vdev->mac_addr.raw;
  4510. }
  4511. /*
  4512. * dp_vdev_set_wds() - Enable per packet stats
  4513. * @vdev_handle: DP VDEV handle
  4514. * @val: value
  4515. *
  4516. * Return: none
  4517. */
  4518. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4519. {
  4520. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4521. vdev->wds_enabled = val;
  4522. return 0;
  4523. }
  4524. /*
  4525. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4526. * @peer_handle: Datapath peer handle
  4527. *
  4528. */
  4529. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4530. uint8_t vdev_id)
  4531. {
  4532. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4533. struct dp_vdev *vdev = NULL;
  4534. if (qdf_unlikely(!pdev))
  4535. return NULL;
  4536. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4537. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4538. if (vdev->vdev_id == vdev_id)
  4539. break;
  4540. }
  4541. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4542. return (struct cdp_vdev *)vdev;
  4543. }
  4544. /*
  4545. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4546. * @dev: PDEV handle
  4547. *
  4548. * Return: VDEV handle of monitor mode
  4549. */
  4550. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4551. {
  4552. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4553. if (qdf_unlikely(!pdev))
  4554. return NULL;
  4555. return (struct cdp_vdev *)pdev->monitor_vdev;
  4556. }
  4557. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4558. {
  4559. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4560. return vdev->opmode;
  4561. }
  4562. static
  4563. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4564. ol_txrx_rx_fp *stack_fn_p,
  4565. ol_osif_vdev_handle *osif_vdev_p)
  4566. {
  4567. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4568. qdf_assert(vdev);
  4569. *stack_fn_p = vdev->osif_rx_stack;
  4570. *osif_vdev_p = vdev->osif_vdev;
  4571. }
  4572. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4573. {
  4574. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4575. struct dp_pdev *pdev = vdev->pdev;
  4576. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4577. }
  4578. /**
  4579. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4580. * ring based on target
  4581. * @soc: soc handle
  4582. * @mac_for_pdev: pdev_id
  4583. * @pdev: physical device handle
  4584. * @ring_num: mac id
  4585. * @htt_tlv_filter: tlv filter
  4586. *
  4587. * Return: zero on success, non-zero on failure
  4588. */
  4589. static inline
  4590. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4591. struct dp_pdev *pdev, uint8_t ring_num,
  4592. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4593. {
  4594. QDF_STATUS status;
  4595. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4596. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4597. pdev->rxdma_mon_buf_ring[ring_num]
  4598. .hal_srng,
  4599. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4600. &htt_tlv_filter);
  4601. else
  4602. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4603. pdev->rx_mac_buf_ring[ring_num]
  4604. .hal_srng,
  4605. RXDMA_BUF, RX_BUFFER_SIZE,
  4606. &htt_tlv_filter);
  4607. return status;
  4608. }
  4609. /**
  4610. * dp_reset_monitor_mode() - Disable monitor mode
  4611. * @pdev_handle: Datapath PDEV handle
  4612. *
  4613. * Return: 0 on success, not 0 on failure
  4614. */
  4615. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4616. {
  4617. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4618. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4619. struct dp_soc *soc = pdev->soc;
  4620. uint8_t pdev_id;
  4621. int mac_id;
  4622. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4623. pdev_id = pdev->pdev_id;
  4624. soc = pdev->soc;
  4625. qdf_spin_lock_bh(&pdev->mon_lock);
  4626. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4627. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4628. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4629. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4630. pdev, mac_id,
  4631. htt_tlv_filter);
  4632. if (status != QDF_STATUS_SUCCESS) {
  4633. dp_err("Failed to send tlv filter for monitor mode rings");
  4634. return status;
  4635. }
  4636. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4637. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4638. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4639. &htt_tlv_filter);
  4640. }
  4641. pdev->monitor_vdev = NULL;
  4642. qdf_spin_unlock_bh(&pdev->mon_lock);
  4643. return QDF_STATUS_SUCCESS;
  4644. }
  4645. /**
  4646. * dp_set_nac() - set peer_nac
  4647. * @peer_handle: Datapath PEER handle
  4648. *
  4649. * Return: void
  4650. */
  4651. static void dp_set_nac(struct cdp_peer *peer_handle)
  4652. {
  4653. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4654. peer->nac = 1;
  4655. }
  4656. /**
  4657. * dp_get_tx_pending() - read pending tx
  4658. * @pdev_handle: Datapath PDEV handle
  4659. *
  4660. * Return: outstanding tx
  4661. */
  4662. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4663. {
  4664. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4665. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4666. }
  4667. /**
  4668. * dp_get_peer_mac_from_peer_id() - get peer mac
  4669. * @pdev_handle: Datapath PDEV handle
  4670. * @peer_id: Peer ID
  4671. * @peer_mac: MAC addr of PEER
  4672. *
  4673. * Return: void
  4674. */
  4675. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4676. uint32_t peer_id, uint8_t *peer_mac)
  4677. {
  4678. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4679. struct dp_peer *peer;
  4680. if (pdev && peer_mac) {
  4681. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4682. if (peer) {
  4683. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4684. DP_MAC_ADDR_LEN);
  4685. dp_peer_unref_del_find_by_id(peer);
  4686. }
  4687. }
  4688. }
  4689. /**
  4690. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4691. * @vdev_handle: Datapath VDEV handle
  4692. * @smart_monitor: Flag to denote if its smart monitor mode
  4693. *
  4694. * Return: 0 on success, not 0 on failure
  4695. */
  4696. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4697. uint8_t smart_monitor)
  4698. {
  4699. /* Many monitor VAPs can exists in a system but only one can be up at
  4700. * anytime
  4701. */
  4702. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4703. struct dp_pdev *pdev;
  4704. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4705. struct dp_soc *soc;
  4706. uint8_t pdev_id;
  4707. int mac_id;
  4708. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4709. qdf_assert(vdev);
  4710. pdev = vdev->pdev;
  4711. pdev_id = pdev->pdev_id;
  4712. soc = pdev->soc;
  4713. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4714. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4715. pdev, pdev_id, soc, vdev);
  4716. /*Check if current pdev's monitor_vdev exists */
  4717. if (pdev->monitor_vdev) {
  4718. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4719. "vdev=%pK", vdev);
  4720. qdf_assert(vdev);
  4721. }
  4722. pdev->monitor_vdev = vdev;
  4723. /* If smart monitor mode, do not configure monitor ring */
  4724. if (smart_monitor)
  4725. return QDF_STATUS_SUCCESS;
  4726. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4727. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4728. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4729. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4730. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4731. pdev->mo_data_filter);
  4732. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4733. htt_tlv_filter.mpdu_start = 1;
  4734. htt_tlv_filter.msdu_start = 1;
  4735. htt_tlv_filter.packet = 1;
  4736. htt_tlv_filter.msdu_end = 1;
  4737. htt_tlv_filter.mpdu_end = 1;
  4738. htt_tlv_filter.packet_header = 1;
  4739. htt_tlv_filter.attention = 1;
  4740. htt_tlv_filter.ppdu_start = 0;
  4741. htt_tlv_filter.ppdu_end = 0;
  4742. htt_tlv_filter.ppdu_end_user_stats = 0;
  4743. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4744. htt_tlv_filter.ppdu_end_status_done = 0;
  4745. htt_tlv_filter.header_per_msdu = 1;
  4746. htt_tlv_filter.enable_fp =
  4747. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4748. htt_tlv_filter.enable_md = 0;
  4749. htt_tlv_filter.enable_mo =
  4750. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4751. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4752. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4753. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4754. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4755. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4756. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4757. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4758. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4759. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4760. pdev, mac_id,
  4761. htt_tlv_filter);
  4762. if (status != QDF_STATUS_SUCCESS) {
  4763. dp_err("Failed to send tlv filter for monitor mode rings");
  4764. return status;
  4765. }
  4766. }
  4767. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4768. htt_tlv_filter.mpdu_start = 1;
  4769. htt_tlv_filter.msdu_start = 0;
  4770. htt_tlv_filter.packet = 0;
  4771. htt_tlv_filter.msdu_end = 0;
  4772. htt_tlv_filter.mpdu_end = 0;
  4773. htt_tlv_filter.attention = 0;
  4774. htt_tlv_filter.ppdu_start = 1;
  4775. htt_tlv_filter.ppdu_end = 1;
  4776. htt_tlv_filter.ppdu_end_user_stats = 1;
  4777. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4778. htt_tlv_filter.ppdu_end_status_done = 1;
  4779. htt_tlv_filter.enable_fp = 1;
  4780. htt_tlv_filter.enable_md = 0;
  4781. htt_tlv_filter.enable_mo = 1;
  4782. if (pdev->mcopy_mode) {
  4783. htt_tlv_filter.packet_header = 1;
  4784. }
  4785. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4786. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4787. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4788. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4789. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4790. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4791. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4792. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4793. pdev->pdev_id);
  4794. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4795. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4796. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4797. }
  4798. return QDF_STATUS_SUCCESS;
  4799. }
  4800. /**
  4801. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4802. * @pdev_handle: Datapath PDEV handle
  4803. * @filter_val: Flag to select Filter for monitor mode
  4804. * Return: 0 on success, not 0 on failure
  4805. */
  4806. static QDF_STATUS
  4807. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4808. struct cdp_monitor_filter *filter_val)
  4809. {
  4810. /* Many monitor VAPs can exists in a system but only one can be up at
  4811. * anytime
  4812. */
  4813. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4814. struct dp_vdev *vdev = pdev->monitor_vdev;
  4815. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4816. struct dp_soc *soc;
  4817. uint8_t pdev_id;
  4818. int mac_id;
  4819. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4820. pdev_id = pdev->pdev_id;
  4821. soc = pdev->soc;
  4822. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4823. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4824. pdev, pdev_id, soc, vdev);
  4825. /*Check if current pdev's monitor_vdev exists */
  4826. if (!pdev->monitor_vdev) {
  4827. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4828. "vdev=%pK", vdev);
  4829. qdf_assert(vdev);
  4830. }
  4831. /* update filter mode, type in pdev structure */
  4832. pdev->mon_filter_mode = filter_val->mode;
  4833. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4834. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4835. pdev->fp_data_filter = filter_val->fp_data;
  4836. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4837. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4838. pdev->mo_data_filter = filter_val->mo_data;
  4839. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4840. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4841. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4842. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4843. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4844. pdev->mo_data_filter);
  4845. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4846. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4847. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4848. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4849. pdev, mac_id,
  4850. htt_tlv_filter);
  4851. if (status != QDF_STATUS_SUCCESS) {
  4852. dp_err("Failed to send tlv filter for monitor mode rings");
  4853. return status;
  4854. }
  4855. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4856. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4857. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4858. }
  4859. htt_tlv_filter.mpdu_start = 1;
  4860. htt_tlv_filter.msdu_start = 1;
  4861. htt_tlv_filter.packet = 1;
  4862. htt_tlv_filter.msdu_end = 1;
  4863. htt_tlv_filter.mpdu_end = 1;
  4864. htt_tlv_filter.packet_header = 1;
  4865. htt_tlv_filter.attention = 1;
  4866. htt_tlv_filter.ppdu_start = 0;
  4867. htt_tlv_filter.ppdu_end = 0;
  4868. htt_tlv_filter.ppdu_end_user_stats = 0;
  4869. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4870. htt_tlv_filter.ppdu_end_status_done = 0;
  4871. htt_tlv_filter.header_per_msdu = 1;
  4872. htt_tlv_filter.enable_fp =
  4873. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4874. htt_tlv_filter.enable_md = 0;
  4875. htt_tlv_filter.enable_mo =
  4876. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4877. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4878. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4879. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4880. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4881. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4882. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4883. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4884. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4885. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4886. pdev, mac_id,
  4887. htt_tlv_filter);
  4888. if (status != QDF_STATUS_SUCCESS) {
  4889. dp_err("Failed to send tlv filter for monitor mode rings");
  4890. return status;
  4891. }
  4892. }
  4893. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4894. htt_tlv_filter.mpdu_start = 1;
  4895. htt_tlv_filter.msdu_start = 0;
  4896. htt_tlv_filter.packet = 0;
  4897. htt_tlv_filter.msdu_end = 0;
  4898. htt_tlv_filter.mpdu_end = 0;
  4899. htt_tlv_filter.attention = 0;
  4900. htt_tlv_filter.ppdu_start = 1;
  4901. htt_tlv_filter.ppdu_end = 1;
  4902. htt_tlv_filter.ppdu_end_user_stats = 1;
  4903. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4904. htt_tlv_filter.ppdu_end_status_done = 1;
  4905. htt_tlv_filter.enable_fp = 1;
  4906. htt_tlv_filter.enable_md = 0;
  4907. htt_tlv_filter.enable_mo = 1;
  4908. if (pdev->mcopy_mode) {
  4909. htt_tlv_filter.packet_header = 1;
  4910. }
  4911. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4912. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4913. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4914. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4915. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4916. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4917. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4918. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4919. pdev->pdev_id);
  4920. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4921. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4922. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4923. }
  4924. return QDF_STATUS_SUCCESS;
  4925. }
  4926. /**
  4927. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4928. * @pdev_handle: Datapath PDEV handle
  4929. *
  4930. * Return: pdev_id
  4931. */
  4932. static
  4933. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4934. {
  4935. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4936. return pdev->pdev_id;
  4937. }
  4938. /**
  4939. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4940. * @pdev_handle: Datapath PDEV handle
  4941. * @chan_noise_floor: Channel Noise Floor
  4942. *
  4943. * Return: void
  4944. */
  4945. static
  4946. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4947. int16_t chan_noise_floor)
  4948. {
  4949. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4950. pdev->chan_noise_floor = chan_noise_floor;
  4951. }
  4952. /**
  4953. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4954. * @vdev_handle: Datapath VDEV handle
  4955. * Return: true on ucast filter flag set
  4956. */
  4957. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4958. {
  4959. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4960. struct dp_pdev *pdev;
  4961. pdev = vdev->pdev;
  4962. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4963. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4964. return true;
  4965. return false;
  4966. }
  4967. /**
  4968. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4969. * @vdev_handle: Datapath VDEV handle
  4970. * Return: true on mcast filter flag set
  4971. */
  4972. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4973. {
  4974. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4975. struct dp_pdev *pdev;
  4976. pdev = vdev->pdev;
  4977. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4978. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4979. return true;
  4980. return false;
  4981. }
  4982. /**
  4983. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4984. * @vdev_handle: Datapath VDEV handle
  4985. * Return: true on non data filter flag set
  4986. */
  4987. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4988. {
  4989. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4990. struct dp_pdev *pdev;
  4991. pdev = vdev->pdev;
  4992. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4993. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4994. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4995. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4996. return true;
  4997. }
  4998. }
  4999. return false;
  5000. }
  5001. #ifdef MESH_MODE_SUPPORT
  5002. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5003. {
  5004. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5005. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5006. FL("val %d"), val);
  5007. vdev->mesh_vdev = val;
  5008. }
  5009. /*
  5010. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5011. * @vdev_hdl: virtual device object
  5012. * @val: value to be set
  5013. *
  5014. * Return: void
  5015. */
  5016. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5017. {
  5018. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5019. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5020. FL("val %d"), val);
  5021. vdev->mesh_rx_filter = val;
  5022. }
  5023. #endif
  5024. /*
  5025. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5026. * Current scope is bar received count
  5027. *
  5028. * @pdev_handle: DP_PDEV handle
  5029. *
  5030. * Return: void
  5031. */
  5032. #define STATS_PROC_TIMEOUT (HZ/1000)
  5033. static void
  5034. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5035. {
  5036. struct dp_vdev *vdev;
  5037. struct dp_peer *peer;
  5038. uint32_t waitcnt;
  5039. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5040. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5041. if (!peer) {
  5042. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5043. FL("DP Invalid Peer refernce"));
  5044. return;
  5045. }
  5046. if (peer->delete_in_progress) {
  5047. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5048. FL("DP Peer deletion in progress"));
  5049. continue;
  5050. }
  5051. qdf_atomic_inc(&peer->ref_cnt);
  5052. waitcnt = 0;
  5053. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5054. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5055. && waitcnt < 10) {
  5056. schedule_timeout_interruptible(
  5057. STATS_PROC_TIMEOUT);
  5058. waitcnt++;
  5059. }
  5060. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5061. dp_peer_unref_delete(peer);
  5062. }
  5063. }
  5064. }
  5065. /**
  5066. * dp_rx_bar_stats_cb(): BAR received stats callback
  5067. * @soc: SOC handle
  5068. * @cb_ctxt: Call back context
  5069. * @reo_status: Reo status
  5070. *
  5071. * return: void
  5072. */
  5073. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5074. union hal_reo_status *reo_status)
  5075. {
  5076. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5077. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5078. if (!qdf_atomic_read(&soc->cmn_init_done))
  5079. return;
  5080. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5081. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5082. queue_status->header.status);
  5083. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5084. return;
  5085. }
  5086. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5087. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5088. }
  5089. /**
  5090. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5091. * @vdev: DP VDEV handle
  5092. *
  5093. * return: void
  5094. */
  5095. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5096. struct cdp_vdev_stats *vdev_stats)
  5097. {
  5098. struct dp_peer *peer = NULL;
  5099. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5100. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5101. dp_update_vdev_stats(vdev_stats, peer);
  5102. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5103. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5104. vdev_stats, vdev->vdev_id,
  5105. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5106. #endif
  5107. }
  5108. /**
  5109. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5110. * @pdev: DP PDEV handle
  5111. *
  5112. * return: void
  5113. */
  5114. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5115. {
  5116. struct dp_vdev *vdev = NULL;
  5117. struct cdp_vdev_stats *vdev_stats =
  5118. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5119. if (!vdev_stats) {
  5120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5121. "DP alloc failure - unable to get alloc vdev stats");
  5122. return;
  5123. }
  5124. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  5125. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  5126. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  5127. if (pdev->mcopy_mode)
  5128. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5129. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5130. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5131. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5132. dp_update_pdev_stats(pdev, vdev_stats);
  5133. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  5134. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  5135. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  5136. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  5137. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  5138. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  5139. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  5140. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  5141. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  5142. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  5143. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  5144. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  5145. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  5146. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  5147. DP_STATS_AGGR(pdev, vdev,
  5148. tx_i.mcast_en.dropped_map_error);
  5149. DP_STATS_AGGR(pdev, vdev,
  5150. tx_i.mcast_en.dropped_self_mac);
  5151. DP_STATS_AGGR(pdev, vdev,
  5152. tx_i.mcast_en.dropped_send_fail);
  5153. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  5154. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  5155. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  5156. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  5157. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  5158. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  5159. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  5160. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  5161. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  5162. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  5163. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  5164. pdev->stats.tx_i.dropped.dropped_pkt.num =
  5165. pdev->stats.tx_i.dropped.dma_error +
  5166. pdev->stats.tx_i.dropped.ring_full +
  5167. pdev->stats.tx_i.dropped.enqueue_fail +
  5168. pdev->stats.tx_i.dropped.desc_na.num +
  5169. pdev->stats.tx_i.dropped.res_full;
  5170. pdev->stats.tx.last_ack_rssi =
  5171. vdev->stats.tx.last_ack_rssi;
  5172. pdev->stats.tx_i.tso.num_seg =
  5173. vdev->stats.tx_i.tso.num_seg;
  5174. }
  5175. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5176. qdf_mem_free(vdev_stats);
  5177. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5178. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5179. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5180. #endif
  5181. }
  5182. /**
  5183. * dp_vdev_getstats() - get vdev packet level stats
  5184. * @vdev_handle: Datapath VDEV handle
  5185. * @stats: cdp network device stats structure
  5186. *
  5187. * Return: void
  5188. */
  5189. static void dp_vdev_getstats(void *vdev_handle,
  5190. struct cdp_dev_stats *stats)
  5191. {
  5192. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5193. struct cdp_vdev_stats *vdev_stats =
  5194. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5195. if (!vdev_stats) {
  5196. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5197. "DP alloc failure - unable to get alloc vdev stats");
  5198. return;
  5199. }
  5200. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5201. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5202. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5203. stats->tx_errors = vdev_stats->tx.tx_failed +
  5204. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5205. stats->tx_dropped = stats->tx_errors;
  5206. stats->rx_packets = vdev_stats->rx.unicast.num +
  5207. vdev_stats->rx.multicast.num +
  5208. vdev_stats->rx.bcast.num;
  5209. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5210. vdev_stats->rx.multicast.bytes +
  5211. vdev_stats->rx.bcast.bytes;
  5212. }
  5213. /**
  5214. * dp_pdev_getstats() - get pdev packet level stats
  5215. * @pdev_handle: Datapath PDEV handle
  5216. * @stats: cdp network device stats structure
  5217. *
  5218. * Return: void
  5219. */
  5220. static void dp_pdev_getstats(void *pdev_handle,
  5221. struct cdp_dev_stats *stats)
  5222. {
  5223. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5224. dp_aggregate_pdev_stats(pdev);
  5225. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5226. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5227. stats->tx_errors = pdev->stats.tx.tx_failed +
  5228. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5229. stats->tx_dropped = stats->tx_errors;
  5230. stats->rx_packets = pdev->stats.rx.unicast.num +
  5231. pdev->stats.rx.multicast.num +
  5232. pdev->stats.rx.bcast.num;
  5233. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5234. pdev->stats.rx.multicast.bytes +
  5235. pdev->stats.rx.bcast.bytes;
  5236. }
  5237. /**
  5238. * dp_get_device_stats() - get interface level packet stats
  5239. * @handle: device handle
  5240. * @stats: cdp network device stats structure
  5241. * @type: device type pdev/vdev
  5242. *
  5243. * Return: void
  5244. */
  5245. static void dp_get_device_stats(void *handle,
  5246. struct cdp_dev_stats *stats, uint8_t type)
  5247. {
  5248. switch (type) {
  5249. case UPDATE_VDEV_STATS:
  5250. dp_vdev_getstats(handle, stats);
  5251. break;
  5252. case UPDATE_PDEV_STATS:
  5253. dp_pdev_getstats(handle, stats);
  5254. break;
  5255. default:
  5256. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5257. "apstats cannot be updated for this input "
  5258. "type %d", type);
  5259. break;
  5260. }
  5261. }
  5262. /**
  5263. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5264. * @pdev: DP_PDEV Handle
  5265. *
  5266. * Return:void
  5267. */
  5268. static inline void
  5269. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5270. {
  5271. uint8_t index = 0;
  5272. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5273. DP_PRINT_STATS("Received From Stack:");
  5274. DP_PRINT_STATS(" Packets = %d",
  5275. pdev->stats.tx_i.rcvd.num);
  5276. DP_PRINT_STATS(" Bytes = %llu",
  5277. pdev->stats.tx_i.rcvd.bytes);
  5278. DP_PRINT_STATS("Processed:");
  5279. DP_PRINT_STATS(" Packets = %d",
  5280. pdev->stats.tx_i.processed.num);
  5281. DP_PRINT_STATS(" Bytes = %llu",
  5282. pdev->stats.tx_i.processed.bytes);
  5283. DP_PRINT_STATS("Total Completions:");
  5284. DP_PRINT_STATS(" Packets = %u",
  5285. pdev->stats.tx.comp_pkt.num);
  5286. DP_PRINT_STATS(" Bytes = %llu",
  5287. pdev->stats.tx.comp_pkt.bytes);
  5288. DP_PRINT_STATS("Successful Completions:");
  5289. DP_PRINT_STATS(" Packets = %u",
  5290. pdev->stats.tx.tx_success.num);
  5291. DP_PRINT_STATS(" Bytes = %llu",
  5292. pdev->stats.tx.tx_success.bytes);
  5293. DP_PRINT_STATS("Dropped:");
  5294. DP_PRINT_STATS(" Total = %d",
  5295. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5296. DP_PRINT_STATS(" Dma_map_error = %d",
  5297. pdev->stats.tx_i.dropped.dma_error);
  5298. DP_PRINT_STATS(" Ring Full = %d",
  5299. pdev->stats.tx_i.dropped.ring_full);
  5300. DP_PRINT_STATS(" Descriptor Not available = %d",
  5301. pdev->stats.tx_i.dropped.desc_na.num);
  5302. DP_PRINT_STATS(" HW enqueue failed= %d",
  5303. pdev->stats.tx_i.dropped.enqueue_fail);
  5304. DP_PRINT_STATS(" Resources Full = %d",
  5305. pdev->stats.tx_i.dropped.res_full);
  5306. DP_PRINT_STATS(" FW removed Pkts = %u",
  5307. pdev->stats.tx.dropped.fw_rem.num);
  5308. DP_PRINT_STATS(" FW removed bytes= %llu",
  5309. pdev->stats.tx.dropped.fw_rem.bytes);
  5310. DP_PRINT_STATS(" FW removed transmitted = %d",
  5311. pdev->stats.tx.dropped.fw_rem_tx);
  5312. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5313. pdev->stats.tx.dropped.fw_rem_notx);
  5314. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5315. pdev->stats.tx.dropped.fw_reason1);
  5316. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5317. pdev->stats.tx.dropped.fw_reason2);
  5318. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5319. pdev->stats.tx.dropped.fw_reason3);
  5320. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5321. pdev->stats.tx.dropped.age_out);
  5322. DP_PRINT_STATS(" headroom insufficient = %d",
  5323. pdev->stats.tx_i.dropped.headroom_insufficient);
  5324. DP_PRINT_STATS(" Multicast:");
  5325. DP_PRINT_STATS(" Packets: %u",
  5326. pdev->stats.tx.mcast.num);
  5327. DP_PRINT_STATS(" Bytes: %llu",
  5328. pdev->stats.tx.mcast.bytes);
  5329. DP_PRINT_STATS("Scatter Gather:");
  5330. DP_PRINT_STATS(" Packets = %d",
  5331. pdev->stats.tx_i.sg.sg_pkt.num);
  5332. DP_PRINT_STATS(" Bytes = %llu",
  5333. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5334. DP_PRINT_STATS(" Dropped By Host = %d",
  5335. pdev->stats.tx_i.sg.dropped_host.num);
  5336. DP_PRINT_STATS(" Dropped By Target = %d",
  5337. pdev->stats.tx_i.sg.dropped_target);
  5338. DP_PRINT_STATS("TSO:");
  5339. DP_PRINT_STATS(" Number of Segments = %d",
  5340. pdev->stats.tx_i.tso.num_seg);
  5341. DP_PRINT_STATS(" Packets = %d",
  5342. pdev->stats.tx_i.tso.tso_pkt.num);
  5343. DP_PRINT_STATS(" Bytes = %llu",
  5344. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5345. DP_PRINT_STATS(" Dropped By Host = %d",
  5346. pdev->stats.tx_i.tso.dropped_host.num);
  5347. DP_PRINT_STATS("Mcast Enhancement:");
  5348. DP_PRINT_STATS(" Packets = %d",
  5349. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5350. DP_PRINT_STATS(" Bytes = %llu",
  5351. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5352. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5353. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5354. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5355. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5356. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5357. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5358. DP_PRINT_STATS(" Unicast sent = %d",
  5359. pdev->stats.tx_i.mcast_en.ucast);
  5360. DP_PRINT_STATS("Raw:");
  5361. DP_PRINT_STATS(" Packets = %d",
  5362. pdev->stats.tx_i.raw.raw_pkt.num);
  5363. DP_PRINT_STATS(" Bytes = %llu",
  5364. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5365. DP_PRINT_STATS(" DMA map error = %d",
  5366. pdev->stats.tx_i.raw.dma_map_error);
  5367. DP_PRINT_STATS("Reinjected:");
  5368. DP_PRINT_STATS(" Packets = %d",
  5369. pdev->stats.tx_i.reinject_pkts.num);
  5370. DP_PRINT_STATS(" Bytes = %llu\n",
  5371. pdev->stats.tx_i.reinject_pkts.bytes);
  5372. DP_PRINT_STATS("Inspected:");
  5373. DP_PRINT_STATS(" Packets = %d",
  5374. pdev->stats.tx_i.inspect_pkts.num);
  5375. DP_PRINT_STATS(" Bytes = %llu",
  5376. pdev->stats.tx_i.inspect_pkts.bytes);
  5377. DP_PRINT_STATS("Nawds Multicast:");
  5378. DP_PRINT_STATS(" Packets = %d",
  5379. pdev->stats.tx_i.nawds_mcast.num);
  5380. DP_PRINT_STATS(" Bytes = %llu",
  5381. pdev->stats.tx_i.nawds_mcast.bytes);
  5382. DP_PRINT_STATS("CCE Classified:");
  5383. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5384. pdev->stats.tx_i.cce_classified);
  5385. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5386. pdev->stats.tx_i.cce_classified_raw);
  5387. DP_PRINT_STATS("Mesh stats:");
  5388. DP_PRINT_STATS(" frames to firmware: %u",
  5389. pdev->stats.tx_i.mesh.exception_fw);
  5390. DP_PRINT_STATS(" completions from fw: %u",
  5391. pdev->stats.tx_i.mesh.completion_fw);
  5392. DP_PRINT_STATS("PPDU stats counter");
  5393. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5394. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5395. pdev->stats.ppdu_stats_counter[index]);
  5396. }
  5397. }
  5398. /**
  5399. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5400. * @pdev: DP_PDEV Handle
  5401. *
  5402. * Return: void
  5403. */
  5404. static inline void
  5405. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5406. {
  5407. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5408. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5409. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5410. pdev->stats.rx.rcvd_reo[0].num,
  5411. pdev->stats.rx.rcvd_reo[1].num,
  5412. pdev->stats.rx.rcvd_reo[2].num,
  5413. pdev->stats.rx.rcvd_reo[3].num);
  5414. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5415. pdev->stats.rx.rcvd_reo[0].bytes,
  5416. pdev->stats.rx.rcvd_reo[1].bytes,
  5417. pdev->stats.rx.rcvd_reo[2].bytes,
  5418. pdev->stats.rx.rcvd_reo[3].bytes);
  5419. DP_PRINT_STATS("Replenished:");
  5420. DP_PRINT_STATS(" Packets = %d",
  5421. pdev->stats.replenish.pkts.num);
  5422. DP_PRINT_STATS(" Bytes = %llu",
  5423. pdev->stats.replenish.pkts.bytes);
  5424. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5425. pdev->stats.buf_freelist);
  5426. DP_PRINT_STATS(" Low threshold intr = %d",
  5427. pdev->stats.replenish.low_thresh_intrs);
  5428. DP_PRINT_STATS("Dropped:");
  5429. DP_PRINT_STATS(" msdu_not_done = %d",
  5430. pdev->stats.dropped.msdu_not_done);
  5431. DP_PRINT_STATS(" mon_rx_drop = %d",
  5432. pdev->stats.dropped.mon_rx_drop);
  5433. DP_PRINT_STATS(" mec_drop = %d",
  5434. pdev->stats.rx.mec_drop.num);
  5435. DP_PRINT_STATS(" Bytes = %llu",
  5436. pdev->stats.rx.mec_drop.bytes);
  5437. DP_PRINT_STATS("Sent To Stack:");
  5438. DP_PRINT_STATS(" Packets = %d",
  5439. pdev->stats.rx.to_stack.num);
  5440. DP_PRINT_STATS(" Bytes = %llu",
  5441. pdev->stats.rx.to_stack.bytes);
  5442. DP_PRINT_STATS("Multicast/Broadcast:");
  5443. DP_PRINT_STATS(" Packets = %d",
  5444. pdev->stats.rx.multicast.num);
  5445. DP_PRINT_STATS(" Bytes = %llu",
  5446. pdev->stats.rx.multicast.bytes);
  5447. DP_PRINT_STATS("Errors:");
  5448. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5449. pdev->stats.replenish.rxdma_err);
  5450. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5451. pdev->stats.err.desc_alloc_fail);
  5452. DP_PRINT_STATS(" IP checksum error = %d",
  5453. pdev->stats.err.ip_csum_err);
  5454. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5455. pdev->stats.err.tcp_udp_csum_err);
  5456. /* Get bar_recv_cnt */
  5457. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5458. DP_PRINT_STATS("BAR Received Count: = %d",
  5459. pdev->stats.rx.bar_recv_cnt);
  5460. }
  5461. /**
  5462. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5463. * @pdev: DP_PDEV Handle
  5464. *
  5465. * Return: void
  5466. */
  5467. static inline void
  5468. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5469. {
  5470. struct cdp_pdev_mon_stats *rx_mon_stats;
  5471. rx_mon_stats = &pdev->rx_mon_stats;
  5472. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5473. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5474. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5475. rx_mon_stats->status_ppdu_done);
  5476. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5477. rx_mon_stats->dest_ppdu_done);
  5478. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5479. rx_mon_stats->dest_mpdu_done);
  5480. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5481. rx_mon_stats->dest_mpdu_drop);
  5482. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5483. rx_mon_stats->dup_mon_linkdesc_cnt);
  5484. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5485. rx_mon_stats->dup_mon_buf_cnt);
  5486. }
  5487. /**
  5488. * dp_print_soc_tx_stats(): Print SOC level stats
  5489. * @soc DP_SOC Handle
  5490. *
  5491. * Return: void
  5492. */
  5493. static inline void
  5494. dp_print_soc_tx_stats(struct dp_soc *soc)
  5495. {
  5496. uint8_t desc_pool_id;
  5497. soc->stats.tx.desc_in_use = 0;
  5498. DP_PRINT_STATS("SOC Tx Stats:\n");
  5499. for (desc_pool_id = 0;
  5500. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5501. desc_pool_id++)
  5502. soc->stats.tx.desc_in_use +=
  5503. soc->tx_desc[desc_pool_id].num_allocated;
  5504. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5505. soc->stats.tx.desc_in_use);
  5506. DP_PRINT_STATS("Invalid peer:");
  5507. DP_PRINT_STATS(" Packets = %d",
  5508. soc->stats.tx.tx_invalid_peer.num);
  5509. DP_PRINT_STATS(" Bytes = %llu",
  5510. soc->stats.tx.tx_invalid_peer.bytes);
  5511. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5512. soc->stats.tx.tcl_ring_full[0],
  5513. soc->stats.tx.tcl_ring_full[1],
  5514. soc->stats.tx.tcl_ring_full[2]);
  5515. }
  5516. /**
  5517. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5518. * @soc: DP_SOC Handle
  5519. *
  5520. * Return:void
  5521. */
  5522. static inline void
  5523. dp_print_soc_rx_stats(struct dp_soc *soc)
  5524. {
  5525. uint32_t i;
  5526. char reo_error[DP_REO_ERR_LENGTH];
  5527. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5528. uint8_t index = 0;
  5529. DP_PRINT_STATS("SOC Rx Stats:\n");
  5530. DP_PRINT_STATS("Fragmented packets: %u",
  5531. soc->stats.rx.rx_frags);
  5532. DP_PRINT_STATS("Reo reinjected packets: %u",
  5533. soc->stats.rx.reo_reinject);
  5534. DP_PRINT_STATS("Errors:\n");
  5535. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5536. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5537. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5538. DP_PRINT_STATS("Invalid RBM = %d",
  5539. soc->stats.rx.err.invalid_rbm);
  5540. DP_PRINT_STATS("Invalid Vdev = %d",
  5541. soc->stats.rx.err.invalid_vdev);
  5542. DP_PRINT_STATS("Invalid Pdev = %d",
  5543. soc->stats.rx.err.invalid_pdev);
  5544. DP_PRINT_STATS("Invalid Peer = %d",
  5545. soc->stats.rx.err.rx_invalid_peer.num);
  5546. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5547. soc->stats.rx.err.hal_ring_access_fail);
  5548. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5549. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5550. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5551. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5552. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5553. index += qdf_snprint(&rxdma_error[index],
  5554. DP_RXDMA_ERR_LENGTH - index,
  5555. " %d", soc->stats.rx.err.rxdma_error[i]);
  5556. }
  5557. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5558. rxdma_error);
  5559. index = 0;
  5560. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5561. index += qdf_snprint(&reo_error[index],
  5562. DP_REO_ERR_LENGTH - index,
  5563. " %d", soc->stats.rx.err.reo_error[i]);
  5564. }
  5565. DP_PRINT_STATS("REO Error(0-14):%s",
  5566. reo_error);
  5567. }
  5568. /**
  5569. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5570. * @ring_type: Ring
  5571. *
  5572. * Return: char const pointer
  5573. */
  5574. static inline const
  5575. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5576. {
  5577. switch (ring_type) {
  5578. case REO_DST:
  5579. return "Reo_dst";
  5580. case REO_EXCEPTION:
  5581. return "Reo_exception";
  5582. case REO_CMD:
  5583. return "Reo_cmd";
  5584. case REO_REINJECT:
  5585. return "Reo_reinject";
  5586. case REO_STATUS:
  5587. return "Reo_status";
  5588. case WBM2SW_RELEASE:
  5589. return "wbm2sw_release";
  5590. case TCL_DATA:
  5591. return "tcl_data";
  5592. case TCL_CMD:
  5593. return "tcl_cmd";
  5594. case TCL_STATUS:
  5595. return "tcl_status";
  5596. case SW2WBM_RELEASE:
  5597. return "sw2wbm_release";
  5598. case RXDMA_BUF:
  5599. return "Rxdma_buf";
  5600. case RXDMA_DST:
  5601. return "Rxdma_dst";
  5602. case RXDMA_MONITOR_BUF:
  5603. return "Rxdma_monitor_buf";
  5604. case RXDMA_MONITOR_DESC:
  5605. return "Rxdma_monitor_desc";
  5606. case RXDMA_MONITOR_STATUS:
  5607. return "Rxdma_monitor_status";
  5608. default:
  5609. dp_err("Invalid ring type");
  5610. break;
  5611. }
  5612. return "Invalid";
  5613. }
  5614. /**
  5615. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5616. * @soc: DP_SOC handle
  5617. * @srng: DP_SRNG handle
  5618. * @ring_name: SRNG name
  5619. * @ring_type: srng src/dst ring
  5620. *
  5621. * Return: void
  5622. */
  5623. static void
  5624. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5625. enum hal_ring_type ring_type)
  5626. {
  5627. uint32_t tailp;
  5628. uint32_t headp;
  5629. int32_t hw_headp = -1;
  5630. int32_t hw_tailp = -1;
  5631. const char *ring_name;
  5632. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  5633. if (soc && srng && srng->hal_srng) {
  5634. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5635. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5636. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5637. ring_name, headp, tailp);
  5638. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5639. &hw_tailp, ring_type);
  5640. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5641. ring_name, hw_headp, hw_tailp);
  5642. }
  5643. }
  5644. /**
  5645. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5646. * on target
  5647. * @pdev: physical device handle
  5648. * @mac_id: mac id
  5649. *
  5650. * Return: void
  5651. */
  5652. static inline
  5653. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5654. {
  5655. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5656. dp_print_ring_stat_from_hal(pdev->soc,
  5657. &pdev->rxdma_mon_buf_ring[mac_id],
  5658. RXDMA_MONITOR_BUF);
  5659. dp_print_ring_stat_from_hal(pdev->soc,
  5660. &pdev->rxdma_mon_dst_ring[mac_id],
  5661. RXDMA_MONITOR_DST);
  5662. dp_print_ring_stat_from_hal(pdev->soc,
  5663. &pdev->rxdma_mon_desc_ring[mac_id],
  5664. RXDMA_MONITOR_DESC);
  5665. }
  5666. dp_print_ring_stat_from_hal(pdev->soc,
  5667. &pdev->rxdma_mon_status_ring[mac_id],
  5668. RXDMA_MONITOR_STATUS);
  5669. }
  5670. /**
  5671. * dp_print_ring_stats(): Print tail and head pointer
  5672. * @pdev: DP_PDEV handle
  5673. *
  5674. * Return:void
  5675. */
  5676. static inline void
  5677. dp_print_ring_stats(struct dp_pdev *pdev)
  5678. {
  5679. uint32_t i;
  5680. int mac_id;
  5681. dp_print_ring_stat_from_hal(pdev->soc,
  5682. &pdev->soc->reo_exception_ring,
  5683. REO_EXCEPTION);
  5684. dp_print_ring_stat_from_hal(pdev->soc,
  5685. &pdev->soc->reo_reinject_ring,
  5686. REO_REINJECT);
  5687. dp_print_ring_stat_from_hal(pdev->soc,
  5688. &pdev->soc->reo_cmd_ring,
  5689. REO_CMD);
  5690. dp_print_ring_stat_from_hal(pdev->soc,
  5691. &pdev->soc->reo_status_ring,
  5692. REO_STATUS);
  5693. dp_print_ring_stat_from_hal(pdev->soc,
  5694. &pdev->soc->rx_rel_ring,
  5695. WBM2SW_RELEASE);
  5696. dp_print_ring_stat_from_hal(pdev->soc,
  5697. &pdev->soc->tcl_cmd_ring,
  5698. TCL_CMD);
  5699. dp_print_ring_stat_from_hal(pdev->soc,
  5700. &pdev->soc->tcl_status_ring,
  5701. TCL_STATUS);
  5702. dp_print_ring_stat_from_hal(pdev->soc,
  5703. &pdev->soc->wbm_desc_rel_ring,
  5704. SW2WBM_RELEASE);
  5705. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5706. dp_print_ring_stat_from_hal(pdev->soc,
  5707. &pdev->soc->reo_dest_ring[i],
  5708. REO_DST);
  5709. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5710. dp_print_ring_stat_from_hal(pdev->soc,
  5711. &pdev->soc->tcl_data_ring[i],
  5712. TCL_DATA);
  5713. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5714. dp_print_ring_stat_from_hal(pdev->soc,
  5715. &pdev->soc->tx_comp_ring[i],
  5716. WBM2SW_RELEASE);
  5717. dp_print_ring_stat_from_hal(pdev->soc,
  5718. &pdev->rx_refill_buf_ring,
  5719. RXDMA_BUF);
  5720. dp_print_ring_stat_from_hal(pdev->soc,
  5721. &pdev->rx_refill_buf_ring2,
  5722. RXDMA_BUF);
  5723. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5724. dp_print_ring_stat_from_hal(pdev->soc,
  5725. &pdev->rx_mac_buf_ring[i],
  5726. RXDMA_BUF);
  5727. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5728. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5729. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5730. dp_print_ring_stat_from_hal(pdev->soc,
  5731. &pdev->rxdma_err_dst_ring[i],
  5732. RXDMA_DST);
  5733. }
  5734. /**
  5735. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5736. * @vdev: DP_VDEV handle
  5737. *
  5738. * Return:void
  5739. */
  5740. static inline void
  5741. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5742. {
  5743. struct dp_peer *peer = NULL;
  5744. DP_STATS_CLR(vdev->pdev);
  5745. DP_STATS_CLR(vdev->pdev->soc);
  5746. DP_STATS_CLR(vdev);
  5747. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5748. if (!peer)
  5749. return;
  5750. DP_STATS_CLR(peer);
  5751. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5752. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5753. &peer->stats, peer->peer_ids[0],
  5754. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5755. #endif
  5756. }
  5757. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5758. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5759. &vdev->stats, vdev->vdev_id,
  5760. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5761. #endif
  5762. }
  5763. /**
  5764. * dp_print_common_rates_info(): Print common rate for tx or rx
  5765. * @pkt_type_array: rate type array contains rate info
  5766. *
  5767. * Return:void
  5768. */
  5769. static inline void
  5770. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5771. {
  5772. uint8_t mcs, pkt_type;
  5773. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5774. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5775. if (!dp_rate_string[pkt_type][mcs].valid)
  5776. continue;
  5777. DP_PRINT_STATS(" %s = %d",
  5778. dp_rate_string[pkt_type][mcs].mcs_type,
  5779. pkt_type_array[pkt_type].mcs_count[mcs]);
  5780. }
  5781. DP_PRINT_STATS("\n");
  5782. }
  5783. }
  5784. /**
  5785. * dp_print_rx_rates(): Print Rx rate stats
  5786. * @vdev: DP_VDEV handle
  5787. *
  5788. * Return:void
  5789. */
  5790. static inline void
  5791. dp_print_rx_rates(struct dp_vdev *vdev)
  5792. {
  5793. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5794. uint8_t i;
  5795. uint8_t index = 0;
  5796. char nss[DP_NSS_LENGTH];
  5797. DP_PRINT_STATS("Rx Rate Info:\n");
  5798. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5799. index = 0;
  5800. for (i = 0; i < SS_COUNT; i++) {
  5801. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5802. " %d", pdev->stats.rx.nss[i]);
  5803. }
  5804. DP_PRINT_STATS("NSS(1-8) = %s",
  5805. nss);
  5806. DP_PRINT_STATS("SGI ="
  5807. " 0.8us %d,"
  5808. " 0.4us %d,"
  5809. " 1.6us %d,"
  5810. " 3.2us %d,",
  5811. pdev->stats.rx.sgi_count[0],
  5812. pdev->stats.rx.sgi_count[1],
  5813. pdev->stats.rx.sgi_count[2],
  5814. pdev->stats.rx.sgi_count[3]);
  5815. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5816. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5817. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5818. DP_PRINT_STATS("Reception Type ="
  5819. " SU: %d,"
  5820. " MU_MIMO:%d,"
  5821. " MU_OFDMA:%d,"
  5822. " MU_OFDMA_MIMO:%d\n",
  5823. pdev->stats.rx.reception_type[0],
  5824. pdev->stats.rx.reception_type[1],
  5825. pdev->stats.rx.reception_type[2],
  5826. pdev->stats.rx.reception_type[3]);
  5827. DP_PRINT_STATS("Aggregation:\n");
  5828. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5829. pdev->stats.rx.ampdu_cnt);
  5830. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5831. pdev->stats.rx.non_ampdu_cnt);
  5832. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5833. pdev->stats.rx.amsdu_cnt);
  5834. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5835. pdev->stats.rx.non_amsdu_cnt);
  5836. }
  5837. /**
  5838. * dp_print_tx_rates(): Print tx rates
  5839. * @vdev: DP_VDEV handle
  5840. *
  5841. * Return:void
  5842. */
  5843. static inline void
  5844. dp_print_tx_rates(struct dp_vdev *vdev)
  5845. {
  5846. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5847. uint8_t index;
  5848. char nss[DP_NSS_LENGTH];
  5849. int nss_index;
  5850. DP_PRINT_STATS("Tx Rate Info:\n");
  5851. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5852. DP_PRINT_STATS("SGI ="
  5853. " 0.8us %d"
  5854. " 0.4us %d"
  5855. " 1.6us %d"
  5856. " 3.2us %d",
  5857. pdev->stats.tx.sgi_count[0],
  5858. pdev->stats.tx.sgi_count[1],
  5859. pdev->stats.tx.sgi_count[2],
  5860. pdev->stats.tx.sgi_count[3]);
  5861. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5862. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5863. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5864. index = 0;
  5865. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5866. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5867. " %d", pdev->stats.tx.nss[nss_index]);
  5868. }
  5869. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5870. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5871. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5872. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5873. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5874. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5875. DP_PRINT_STATS("Aggregation:\n");
  5876. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5877. pdev->stats.tx.amsdu_cnt);
  5878. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5879. pdev->stats.tx.non_amsdu_cnt);
  5880. }
  5881. /**
  5882. * dp_print_peer_stats():print peer stats
  5883. * @peer: DP_PEER handle
  5884. *
  5885. * return void
  5886. */
  5887. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5888. {
  5889. uint8_t i;
  5890. uint32_t index;
  5891. char nss[DP_NSS_LENGTH];
  5892. DP_PRINT_STATS("Node Tx Stats:\n");
  5893. DP_PRINT_STATS("Total Packet Completions = %d",
  5894. peer->stats.tx.comp_pkt.num);
  5895. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5896. peer->stats.tx.comp_pkt.bytes);
  5897. DP_PRINT_STATS("Success Packets = %d",
  5898. peer->stats.tx.tx_success.num);
  5899. DP_PRINT_STATS("Success Bytes = %llu",
  5900. peer->stats.tx.tx_success.bytes);
  5901. DP_PRINT_STATS("Unicast Success Packets = %d",
  5902. peer->stats.tx.ucast.num);
  5903. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5904. peer->stats.tx.ucast.bytes);
  5905. DP_PRINT_STATS("Multicast Success Packets = %d",
  5906. peer->stats.tx.mcast.num);
  5907. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5908. peer->stats.tx.mcast.bytes);
  5909. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5910. peer->stats.tx.bcast.num);
  5911. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5912. peer->stats.tx.bcast.bytes);
  5913. DP_PRINT_STATS("Packets Failed = %d",
  5914. peer->stats.tx.tx_failed);
  5915. DP_PRINT_STATS("Packets In OFDMA = %d",
  5916. peer->stats.tx.ofdma);
  5917. DP_PRINT_STATS("Packets In STBC = %d",
  5918. peer->stats.tx.stbc);
  5919. DP_PRINT_STATS("Packets In LDPC = %d",
  5920. peer->stats.tx.ldpc);
  5921. DP_PRINT_STATS("Packet Retries = %d",
  5922. peer->stats.tx.retries);
  5923. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5924. peer->stats.tx.amsdu_cnt);
  5925. DP_PRINT_STATS("Last Packet RSSI = %d",
  5926. peer->stats.tx.last_ack_rssi);
  5927. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  5928. peer->stats.tx.dropped.fw_rem.num);
  5929. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  5930. peer->stats.tx.dropped.fw_rem.bytes);
  5931. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5932. peer->stats.tx.dropped.fw_rem_tx);
  5933. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5934. peer->stats.tx.dropped.fw_rem_notx);
  5935. DP_PRINT_STATS("Dropped : Age Out = %d",
  5936. peer->stats.tx.dropped.age_out);
  5937. DP_PRINT_STATS("NAWDS : ");
  5938. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5939. peer->stats.tx.nawds_mcast_drop);
  5940. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5941. peer->stats.tx.nawds_mcast.num);
  5942. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5943. peer->stats.tx.nawds_mcast.bytes);
  5944. DP_PRINT_STATS("Rate Info:");
  5945. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5946. DP_PRINT_STATS("SGI = "
  5947. " 0.8us %d"
  5948. " 0.4us %d"
  5949. " 1.6us %d"
  5950. " 3.2us %d",
  5951. peer->stats.tx.sgi_count[0],
  5952. peer->stats.tx.sgi_count[1],
  5953. peer->stats.tx.sgi_count[2],
  5954. peer->stats.tx.sgi_count[3]);
  5955. DP_PRINT_STATS("Excess Retries per AC ");
  5956. DP_PRINT_STATS(" Best effort = %d",
  5957. peer->stats.tx.excess_retries_per_ac[0]);
  5958. DP_PRINT_STATS(" Background= %d",
  5959. peer->stats.tx.excess_retries_per_ac[1]);
  5960. DP_PRINT_STATS(" Video = %d",
  5961. peer->stats.tx.excess_retries_per_ac[2]);
  5962. DP_PRINT_STATS(" Voice = %d",
  5963. peer->stats.tx.excess_retries_per_ac[3]);
  5964. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5965. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  5966. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  5967. index = 0;
  5968. for (i = 0; i < SS_COUNT; i++) {
  5969. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5970. " %d", peer->stats.tx.nss[i]);
  5971. }
  5972. DP_PRINT_STATS("NSS(1-8) = %s",
  5973. nss);
  5974. DP_PRINT_STATS("Aggregation:");
  5975. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5976. peer->stats.tx.amsdu_cnt);
  5977. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5978. peer->stats.tx.non_amsdu_cnt);
  5979. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5980. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5981. peer->stats.tx.tx_byte_rate);
  5982. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5983. peer->stats.tx.tx_data_rate);
  5984. DP_PRINT_STATS("Node Rx Stats:");
  5985. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5986. peer->stats.rx.to_stack.num);
  5987. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5988. peer->stats.rx.to_stack.bytes);
  5989. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5990. DP_PRINT_STATS("Ring Id = %d", i);
  5991. DP_PRINT_STATS(" Packets Received = %d",
  5992. peer->stats.rx.rcvd_reo[i].num);
  5993. DP_PRINT_STATS(" Bytes Received = %llu",
  5994. peer->stats.rx.rcvd_reo[i].bytes);
  5995. }
  5996. DP_PRINT_STATS("Multicast Packets Received = %d",
  5997. peer->stats.rx.multicast.num);
  5998. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5999. peer->stats.rx.multicast.bytes);
  6000. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6001. peer->stats.rx.bcast.num);
  6002. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6003. peer->stats.rx.bcast.bytes);
  6004. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6005. peer->stats.rx.intra_bss.pkts.num);
  6006. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6007. peer->stats.rx.intra_bss.pkts.bytes);
  6008. DP_PRINT_STATS("Raw Packets Received = %d",
  6009. peer->stats.rx.raw.num);
  6010. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6011. peer->stats.rx.raw.bytes);
  6012. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6013. peer->stats.rx.err.mic_err);
  6014. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6015. peer->stats.rx.err.decrypt_err);
  6016. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6017. peer->stats.rx.non_ampdu_cnt);
  6018. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6019. peer->stats.rx.ampdu_cnt);
  6020. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6021. peer->stats.rx.non_amsdu_cnt);
  6022. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6023. peer->stats.rx.amsdu_cnt);
  6024. DP_PRINT_STATS("NAWDS : ");
  6025. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6026. peer->stats.rx.nawds_mcast_drop);
  6027. DP_PRINT_STATS("SGI ="
  6028. " 0.8us %d"
  6029. " 0.4us %d"
  6030. " 1.6us %d"
  6031. " 3.2us %d",
  6032. peer->stats.rx.sgi_count[0],
  6033. peer->stats.rx.sgi_count[1],
  6034. peer->stats.rx.sgi_count[2],
  6035. peer->stats.rx.sgi_count[3]);
  6036. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6037. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6038. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6039. DP_PRINT_STATS("Reception Type ="
  6040. " SU %d,"
  6041. " MU_MIMO %d,"
  6042. " MU_OFDMA %d,"
  6043. " MU_OFDMA_MIMO %d",
  6044. peer->stats.rx.reception_type[0],
  6045. peer->stats.rx.reception_type[1],
  6046. peer->stats.rx.reception_type[2],
  6047. peer->stats.rx.reception_type[3]);
  6048. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6049. index = 0;
  6050. for (i = 0; i < SS_COUNT; i++) {
  6051. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6052. " %d", peer->stats.rx.nss[i]);
  6053. }
  6054. DP_PRINT_STATS("NSS(1-8) = %s",
  6055. nss);
  6056. DP_PRINT_STATS("Aggregation:");
  6057. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6058. peer->stats.rx.ampdu_cnt);
  6059. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6060. peer->stats.rx.non_ampdu_cnt);
  6061. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6062. peer->stats.rx.amsdu_cnt);
  6063. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6064. peer->stats.rx.non_amsdu_cnt);
  6065. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6066. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6067. peer->stats.rx.rx_byte_rate);
  6068. DP_PRINT_STATS(" Data received in last sec: %d",
  6069. peer->stats.rx.rx_data_rate);
  6070. }
  6071. /*
  6072. * dp_get_host_peer_stats()- function to print peer stats
  6073. * @pdev_handle: DP_PDEV handle
  6074. * @mac_addr: mac address of the peer
  6075. *
  6076. * Return: void
  6077. */
  6078. static void
  6079. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6080. {
  6081. struct dp_peer *peer;
  6082. uint8_t local_id;
  6083. if (!mac_addr) {
  6084. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6085. "Invalid MAC address\n");
  6086. return;
  6087. }
  6088. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6089. &local_id);
  6090. if (!peer) {
  6091. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6092. "%s: Invalid peer\n", __func__);
  6093. return;
  6094. }
  6095. dp_print_peer_stats(peer);
  6096. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6097. }
  6098. /**
  6099. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6100. * @soc_handle: Soc handle
  6101. *
  6102. * Return: void
  6103. */
  6104. static void
  6105. dp_print_soc_cfg_params(struct dp_soc *soc)
  6106. {
  6107. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6108. uint8_t index = 0, i = 0;
  6109. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6110. int num_of_int_contexts;
  6111. if (!soc) {
  6112. dp_err("Context is null");
  6113. return;
  6114. }
  6115. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6116. if (!soc_cfg_ctx) {
  6117. dp_err("Context is null");
  6118. return;
  6119. }
  6120. num_of_int_contexts =
  6121. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6122. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6123. soc_cfg_ctx->num_int_ctxts);
  6124. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6125. soc_cfg_ctx->max_clients);
  6126. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6127. soc_cfg_ctx->max_alloc_size);
  6128. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6129. soc_cfg_ctx->per_pdev_tx_ring);
  6130. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6131. soc_cfg_ctx->num_tcl_data_rings);
  6132. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6133. soc_cfg_ctx->per_pdev_rx_ring);
  6134. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6135. soc_cfg_ctx->per_pdev_lmac_ring);
  6136. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6137. soc_cfg_ctx->num_reo_dest_rings);
  6138. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6139. soc_cfg_ctx->num_tx_desc_pool);
  6140. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6141. soc_cfg_ctx->num_tx_ext_desc_pool);
  6142. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6143. soc_cfg_ctx->num_tx_desc);
  6144. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6145. soc_cfg_ctx->num_tx_ext_desc);
  6146. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6147. soc_cfg_ctx->htt_packet_type);
  6148. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6149. soc_cfg_ctx->max_peer_id);
  6150. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6151. soc_cfg_ctx->tx_ring_size);
  6152. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6153. soc_cfg_ctx->tx_comp_ring_size);
  6154. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6155. soc_cfg_ctx->tx_comp_ring_size_nss);
  6156. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6157. soc_cfg_ctx->int_batch_threshold_tx);
  6158. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6159. soc_cfg_ctx->int_timer_threshold_tx);
  6160. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6161. soc_cfg_ctx->int_batch_threshold_rx);
  6162. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6163. soc_cfg_ctx->int_timer_threshold_rx);
  6164. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6165. soc_cfg_ctx->int_batch_threshold_other);
  6166. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6167. soc_cfg_ctx->int_timer_threshold_other);
  6168. for (i = 0; i < num_of_int_contexts; i++) {
  6169. index += qdf_snprint(&ring_mask[index],
  6170. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6171. " %d",
  6172. soc_cfg_ctx->int_tx_ring_mask[i]);
  6173. }
  6174. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6175. num_of_int_contexts, ring_mask);
  6176. index = 0;
  6177. for (i = 0; i < num_of_int_contexts; i++) {
  6178. index += qdf_snprint(&ring_mask[index],
  6179. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6180. " %d",
  6181. soc_cfg_ctx->int_rx_ring_mask[i]);
  6182. }
  6183. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6184. num_of_int_contexts, ring_mask);
  6185. index = 0;
  6186. for (i = 0; i < num_of_int_contexts; i++) {
  6187. index += qdf_snprint(&ring_mask[index],
  6188. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6189. " %d",
  6190. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6191. }
  6192. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6193. num_of_int_contexts, ring_mask);
  6194. index = 0;
  6195. for (i = 0; i < num_of_int_contexts; i++) {
  6196. index += qdf_snprint(&ring_mask[index],
  6197. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6198. " %d",
  6199. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6200. }
  6201. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6202. num_of_int_contexts, ring_mask);
  6203. index = 0;
  6204. for (i = 0; i < num_of_int_contexts; i++) {
  6205. index += qdf_snprint(&ring_mask[index],
  6206. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6207. " %d",
  6208. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6209. }
  6210. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6211. num_of_int_contexts, ring_mask);
  6212. index = 0;
  6213. for (i = 0; i < num_of_int_contexts; i++) {
  6214. index += qdf_snprint(&ring_mask[index],
  6215. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6216. " %d",
  6217. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6218. }
  6219. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6220. num_of_int_contexts, ring_mask);
  6221. index = 0;
  6222. for (i = 0; i < num_of_int_contexts; i++) {
  6223. index += qdf_snprint(&ring_mask[index],
  6224. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6225. " %d",
  6226. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6227. }
  6228. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6229. num_of_int_contexts, ring_mask);
  6230. index = 0;
  6231. for (i = 0; i < num_of_int_contexts; i++) {
  6232. index += qdf_snprint(&ring_mask[index],
  6233. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6234. " %d",
  6235. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6236. }
  6237. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6238. num_of_int_contexts, ring_mask);
  6239. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6240. soc_cfg_ctx->rx_hash);
  6241. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6242. soc_cfg_ctx->tso_enabled);
  6243. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6244. soc_cfg_ctx->lro_enabled);
  6245. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6246. soc_cfg_ctx->sg_enabled);
  6247. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6248. soc_cfg_ctx->gro_enabled);
  6249. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6250. soc_cfg_ctx->rawmode_enabled);
  6251. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6252. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6253. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6254. soc_cfg_ctx->napi_enabled);
  6255. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6256. soc_cfg_ctx->tcp_udp_checksumoffload);
  6257. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6258. soc_cfg_ctx->defrag_timeout_check);
  6259. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6260. soc_cfg_ctx->rx_defrag_min_timeout);
  6261. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6262. soc_cfg_ctx->wbm_release_ring);
  6263. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6264. soc_cfg_ctx->tcl_cmd_ring);
  6265. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6266. soc_cfg_ctx->tcl_status_ring);
  6267. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6268. soc_cfg_ctx->reo_reinject_ring);
  6269. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6270. soc_cfg_ctx->rx_release_ring);
  6271. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6272. soc_cfg_ctx->reo_exception_ring);
  6273. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6274. soc_cfg_ctx->reo_cmd_ring);
  6275. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6276. soc_cfg_ctx->reo_status_ring);
  6277. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6278. soc_cfg_ctx->rxdma_refill_ring);
  6279. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6280. soc_cfg_ctx->rxdma_err_dst_ring);
  6281. }
  6282. /**
  6283. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6284. * @pdev_handle: DP pdev handle
  6285. *
  6286. * Return - void
  6287. */
  6288. static void
  6289. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6290. {
  6291. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6292. if (!pdev) {
  6293. dp_err("Context is null");
  6294. return;
  6295. }
  6296. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6297. if (!pdev_cfg_ctx) {
  6298. dp_err("Context is null");
  6299. return;
  6300. }
  6301. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6302. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6303. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6304. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6305. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6306. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6307. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6308. pdev_cfg_ctx->dma_mon_status_ring_size);
  6309. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6310. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6311. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6312. pdev_cfg_ctx->num_mac_rings);
  6313. }
  6314. /**
  6315. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6316. *
  6317. * Return: None
  6318. */
  6319. static void dp_txrx_stats_help(void)
  6320. {
  6321. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6322. dp_info("stats_option:");
  6323. dp_info(" 1 -- HTT Tx Statistics");
  6324. dp_info(" 2 -- HTT Rx Statistics");
  6325. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6326. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6327. dp_info(" 5 -- HTT Error Statistics");
  6328. dp_info(" 6 -- HTT TQM Statistics");
  6329. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6330. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6331. dp_info(" 9 -- HTT Tx Rate Statistics");
  6332. dp_info(" 10 -- HTT Rx Rate Statistics");
  6333. dp_info(" 11 -- HTT Peer Statistics");
  6334. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6335. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6336. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6337. dp_info(" 15 -- HTT SRNG Statistics");
  6338. dp_info(" 16 -- HTT SFM Info Statistics");
  6339. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6340. dp_info(" 18 -- HTT Peer List Details");
  6341. dp_info(" 20 -- Clear Host Statistics");
  6342. dp_info(" 21 -- Host Rx Rate Statistics");
  6343. dp_info(" 22 -- Host Tx Rate Statistics");
  6344. dp_info(" 23 -- Host Tx Statistics");
  6345. dp_info(" 24 -- Host Rx Statistics");
  6346. dp_info(" 25 -- Host AST Statistics");
  6347. dp_info(" 26 -- Host SRNG PTR Statistics");
  6348. dp_info(" 27 -- Host Mon Statistics");
  6349. dp_info(" 28 -- Host REO Queue Statistics");
  6350. dp_info(" 29 -- Host Soc cfg param Statistics");
  6351. dp_info(" 30 -- Host pdev cfg param Statistics");
  6352. }
  6353. /**
  6354. * dp_print_host_stats()- Function to print the stats aggregated at host
  6355. * @vdev_handle: DP_VDEV handle
  6356. * @type: host stats type
  6357. *
  6358. * Return: 0 on success, print error message in case of failure
  6359. */
  6360. static int
  6361. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6362. struct cdp_txrx_stats_req *req)
  6363. {
  6364. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6365. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6366. enum cdp_host_txrx_stats type =
  6367. dp_stats_mapping_table[req->stats][STATS_HOST];
  6368. dp_aggregate_pdev_stats(pdev);
  6369. switch (type) {
  6370. case TXRX_CLEAR_STATS:
  6371. dp_txrx_host_stats_clr(vdev);
  6372. break;
  6373. case TXRX_RX_RATE_STATS:
  6374. dp_print_rx_rates(vdev);
  6375. break;
  6376. case TXRX_TX_RATE_STATS:
  6377. dp_print_tx_rates(vdev);
  6378. break;
  6379. case TXRX_TX_HOST_STATS:
  6380. dp_print_pdev_tx_stats(pdev);
  6381. dp_print_soc_tx_stats(pdev->soc);
  6382. break;
  6383. case TXRX_RX_HOST_STATS:
  6384. dp_print_pdev_rx_stats(pdev);
  6385. dp_print_soc_rx_stats(pdev->soc);
  6386. break;
  6387. case TXRX_AST_STATS:
  6388. dp_print_ast_stats(pdev->soc);
  6389. dp_print_peer_table(vdev);
  6390. break;
  6391. case TXRX_SRNG_PTR_STATS:
  6392. dp_print_ring_stats(pdev);
  6393. break;
  6394. case TXRX_RX_MON_STATS:
  6395. dp_print_pdev_rx_mon_stats(pdev);
  6396. break;
  6397. case TXRX_REO_QUEUE_STATS:
  6398. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6399. break;
  6400. case TXRX_SOC_CFG_PARAMS:
  6401. dp_print_soc_cfg_params(pdev->soc);
  6402. break;
  6403. case TXRX_PDEV_CFG_PARAMS:
  6404. dp_print_pdev_cfg_params(pdev);
  6405. break;
  6406. default:
  6407. dp_info("Wrong Input For TxRx Host Stats");
  6408. dp_txrx_stats_help();
  6409. break;
  6410. }
  6411. return 0;
  6412. }
  6413. /*
  6414. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6415. * @pdev: DP_PDEV handle
  6416. *
  6417. * Return: void
  6418. */
  6419. static void
  6420. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6421. {
  6422. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6423. int mac_id;
  6424. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  6425. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6426. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6427. pdev->pdev_id);
  6428. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6429. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6430. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6431. }
  6432. }
  6433. /*
  6434. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6435. * @pdev: DP_PDEV handle
  6436. *
  6437. * Return: void
  6438. */
  6439. static void
  6440. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6441. {
  6442. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6443. int mac_id;
  6444. htt_tlv_filter.mpdu_start = 1;
  6445. htt_tlv_filter.msdu_start = 0;
  6446. htt_tlv_filter.packet = 0;
  6447. htt_tlv_filter.msdu_end = 0;
  6448. htt_tlv_filter.mpdu_end = 0;
  6449. htt_tlv_filter.attention = 0;
  6450. htt_tlv_filter.ppdu_start = 1;
  6451. htt_tlv_filter.ppdu_end = 1;
  6452. htt_tlv_filter.ppdu_end_user_stats = 1;
  6453. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6454. htt_tlv_filter.ppdu_end_status_done = 1;
  6455. htt_tlv_filter.enable_fp = 1;
  6456. htt_tlv_filter.enable_md = 0;
  6457. if (pdev->neighbour_peers_added &&
  6458. pdev->soc->hw_nac_monitor_support) {
  6459. htt_tlv_filter.enable_md = 1;
  6460. htt_tlv_filter.packet_header = 1;
  6461. }
  6462. if (pdev->mcopy_mode) {
  6463. htt_tlv_filter.packet_header = 1;
  6464. htt_tlv_filter.enable_mo = 1;
  6465. }
  6466. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6467. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6468. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6469. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6470. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6471. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6472. if (pdev->neighbour_peers_added &&
  6473. pdev->soc->hw_nac_monitor_support)
  6474. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6475. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6476. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6477. pdev->pdev_id);
  6478. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6479. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6480. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6481. }
  6482. }
  6483. /*
  6484. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6485. * modes are enabled or not.
  6486. * @dp_pdev: dp pdev handle.
  6487. *
  6488. * Return: bool
  6489. */
  6490. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6491. {
  6492. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6493. !pdev->mcopy_mode)
  6494. return true;
  6495. else
  6496. return false;
  6497. }
  6498. /*
  6499. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6500. *@pdev_handle: DP_PDEV handle.
  6501. *@val: Provided value.
  6502. *
  6503. *Return: void
  6504. */
  6505. static void
  6506. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6507. {
  6508. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6509. switch (val) {
  6510. case CDP_BPR_DISABLE:
  6511. pdev->bpr_enable = CDP_BPR_DISABLE;
  6512. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6513. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6514. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6515. } else if (pdev->enhanced_stats_en &&
  6516. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6517. !pdev->pktlog_ppdu_stats) {
  6518. dp_h2t_cfg_stats_msg_send(pdev,
  6519. DP_PPDU_STATS_CFG_ENH_STATS,
  6520. pdev->pdev_id);
  6521. }
  6522. break;
  6523. case CDP_BPR_ENABLE:
  6524. pdev->bpr_enable = CDP_BPR_ENABLE;
  6525. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6526. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6527. dp_h2t_cfg_stats_msg_send(pdev,
  6528. DP_PPDU_STATS_CFG_BPR,
  6529. pdev->pdev_id);
  6530. } else if (pdev->enhanced_stats_en &&
  6531. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6532. !pdev->pktlog_ppdu_stats) {
  6533. dp_h2t_cfg_stats_msg_send(pdev,
  6534. DP_PPDU_STATS_CFG_BPR_ENH,
  6535. pdev->pdev_id);
  6536. } else if (pdev->pktlog_ppdu_stats) {
  6537. dp_h2t_cfg_stats_msg_send(pdev,
  6538. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6539. pdev->pdev_id);
  6540. }
  6541. break;
  6542. default:
  6543. break;
  6544. }
  6545. }
  6546. /*
  6547. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6548. * @pdev_handle: DP_PDEV handle
  6549. * @val: user provided value
  6550. *
  6551. * Return: void
  6552. */
  6553. static void
  6554. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6555. {
  6556. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6557. switch (val) {
  6558. case 0:
  6559. pdev->tx_sniffer_enable = 0;
  6560. pdev->mcopy_mode = 0;
  6561. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6562. !pdev->bpr_enable) {
  6563. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6564. dp_ppdu_ring_reset(pdev);
  6565. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6566. dp_h2t_cfg_stats_msg_send(pdev,
  6567. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6568. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6569. dp_h2t_cfg_stats_msg_send(pdev,
  6570. DP_PPDU_STATS_CFG_BPR_ENH,
  6571. pdev->pdev_id);
  6572. } else {
  6573. dp_h2t_cfg_stats_msg_send(pdev,
  6574. DP_PPDU_STATS_CFG_BPR,
  6575. pdev->pdev_id);
  6576. }
  6577. break;
  6578. case 1:
  6579. pdev->tx_sniffer_enable = 1;
  6580. pdev->mcopy_mode = 0;
  6581. if (!pdev->pktlog_ppdu_stats)
  6582. dp_h2t_cfg_stats_msg_send(pdev,
  6583. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6584. break;
  6585. case 2:
  6586. pdev->mcopy_mode = 1;
  6587. pdev->tx_sniffer_enable = 0;
  6588. dp_ppdu_ring_cfg(pdev);
  6589. if (!pdev->pktlog_ppdu_stats)
  6590. dp_h2t_cfg_stats_msg_send(pdev,
  6591. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6592. break;
  6593. default:
  6594. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6595. "Invalid value");
  6596. break;
  6597. }
  6598. }
  6599. /*
  6600. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6601. * @pdev_handle: DP_PDEV handle
  6602. *
  6603. * Return: void
  6604. */
  6605. static void
  6606. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6607. {
  6608. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6609. if (pdev->enhanced_stats_en == 0)
  6610. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6611. pdev->enhanced_stats_en = 1;
  6612. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6613. !pdev->monitor_vdev)
  6614. dp_ppdu_ring_cfg(pdev);
  6615. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6616. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6617. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6618. dp_h2t_cfg_stats_msg_send(pdev,
  6619. DP_PPDU_STATS_CFG_BPR_ENH,
  6620. pdev->pdev_id);
  6621. }
  6622. }
  6623. /*
  6624. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6625. * @pdev_handle: DP_PDEV handle
  6626. *
  6627. * Return: void
  6628. */
  6629. static void
  6630. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6631. {
  6632. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6633. if (pdev->enhanced_stats_en == 1)
  6634. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6635. pdev->enhanced_stats_en = 0;
  6636. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6637. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6638. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6639. dp_h2t_cfg_stats_msg_send(pdev,
  6640. DP_PPDU_STATS_CFG_BPR,
  6641. pdev->pdev_id);
  6642. }
  6643. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6644. !pdev->monitor_vdev)
  6645. dp_ppdu_ring_reset(pdev);
  6646. }
  6647. /*
  6648. * dp_get_fw_peer_stats()- function to print peer stats
  6649. * @pdev_handle: DP_PDEV handle
  6650. * @mac_addr: mac address of the peer
  6651. * @cap: Type of htt stats requested
  6652. *
  6653. * Currently Supporting only MAC ID based requests Only
  6654. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6655. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6656. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6657. *
  6658. * Return: void
  6659. */
  6660. static void
  6661. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6662. uint32_t cap)
  6663. {
  6664. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6665. int i;
  6666. uint32_t config_param0 = 0;
  6667. uint32_t config_param1 = 0;
  6668. uint32_t config_param2 = 0;
  6669. uint32_t config_param3 = 0;
  6670. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6671. config_param0 |= (1 << (cap + 1));
  6672. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6673. config_param1 |= (1 << i);
  6674. }
  6675. config_param2 |= (mac_addr[0] & 0x000000ff);
  6676. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6677. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6678. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6679. config_param3 |= (mac_addr[4] & 0x000000ff);
  6680. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6681. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6682. config_param0, config_param1, config_param2,
  6683. config_param3, 0, 0, 0);
  6684. }
  6685. /* This struct definition will be removed from here
  6686. * once it get added in FW headers*/
  6687. struct httstats_cmd_req {
  6688. uint32_t config_param0;
  6689. uint32_t config_param1;
  6690. uint32_t config_param2;
  6691. uint32_t config_param3;
  6692. int cookie;
  6693. u_int8_t stats_id;
  6694. };
  6695. /*
  6696. * dp_get_htt_stats: function to process the httstas request
  6697. * @pdev_handle: DP pdev handle
  6698. * @data: pointer to request data
  6699. * @data_len: length for request data
  6700. *
  6701. * return: void
  6702. */
  6703. static void
  6704. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6705. {
  6706. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6707. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6708. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6709. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6710. req->config_param0, req->config_param1,
  6711. req->config_param2, req->config_param3,
  6712. req->cookie, 0, 0);
  6713. }
  6714. /*
  6715. * dp_set_pdev_param: function to set parameters in pdev
  6716. * @pdev_handle: DP pdev handle
  6717. * @param: parameter type to be set
  6718. * @val: value of parameter to be set
  6719. *
  6720. * return: void
  6721. */
  6722. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6723. enum cdp_pdev_param_type param, uint8_t val)
  6724. {
  6725. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6726. switch (param) {
  6727. case CDP_CONFIG_DEBUG_SNIFFER:
  6728. dp_config_debug_sniffer(pdev_handle, val);
  6729. break;
  6730. case CDP_CONFIG_BPR_ENABLE:
  6731. dp_set_bpr_enable(pdev_handle, val);
  6732. break;
  6733. case CDP_CONFIG_PRIMARY_RADIO:
  6734. pdev->is_primary = val;
  6735. break;
  6736. default:
  6737. break;
  6738. }
  6739. }
  6740. /*
  6741. * dp_get_vdev_param: function to get parameters from vdev
  6742. * @param: parameter type to get value
  6743. *
  6744. * return: void
  6745. */
  6746. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6747. enum cdp_vdev_param_type param)
  6748. {
  6749. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6750. uint32_t val;
  6751. switch (param) {
  6752. case CDP_ENABLE_WDS:
  6753. val = vdev->wds_enabled;
  6754. break;
  6755. case CDP_ENABLE_MEC:
  6756. val = vdev->mec_enabled;
  6757. break;
  6758. case CDP_ENABLE_DA_WAR:
  6759. val = vdev->da_war_enabled;
  6760. break;
  6761. default:
  6762. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6763. "param value %d is wrong\n",
  6764. param);
  6765. val = -1;
  6766. break;
  6767. }
  6768. return val;
  6769. }
  6770. /*
  6771. * dp_set_vdev_param: function to set parameters in vdev
  6772. * @param: parameter type to be set
  6773. * @val: value of parameter to be set
  6774. *
  6775. * return: void
  6776. */
  6777. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6778. enum cdp_vdev_param_type param, uint32_t val)
  6779. {
  6780. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6781. switch (param) {
  6782. case CDP_ENABLE_WDS:
  6783. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6784. "wds_enable %d for vdev(%p) id(%d)\n",
  6785. val, vdev, vdev->vdev_id);
  6786. vdev->wds_enabled = val;
  6787. break;
  6788. case CDP_ENABLE_MEC:
  6789. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6790. "mec_enable %d for vdev(%p) id(%d)\n",
  6791. val, vdev, vdev->vdev_id);
  6792. vdev->mec_enabled = val;
  6793. break;
  6794. case CDP_ENABLE_DA_WAR:
  6795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6796. "da_war_enable %d for vdev(%p) id(%d)\n",
  6797. val, vdev, vdev->vdev_id);
  6798. vdev->da_war_enabled = val;
  6799. break;
  6800. case CDP_ENABLE_NAWDS:
  6801. vdev->nawds_enabled = val;
  6802. break;
  6803. case CDP_ENABLE_MCAST_EN:
  6804. vdev->mcast_enhancement_en = val;
  6805. break;
  6806. case CDP_ENABLE_PROXYSTA:
  6807. vdev->proxysta_vdev = val;
  6808. break;
  6809. case CDP_UPDATE_TDLS_FLAGS:
  6810. vdev->tdls_link_connected = val;
  6811. break;
  6812. case CDP_CFG_WDS_AGING_TIMER:
  6813. if (val == 0)
  6814. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  6815. else if (val != vdev->wds_aging_timer_val)
  6816. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  6817. vdev->wds_aging_timer_val = val;
  6818. break;
  6819. case CDP_ENABLE_AP_BRIDGE:
  6820. if (wlan_op_mode_sta != vdev->opmode)
  6821. vdev->ap_bridge_enabled = val;
  6822. else
  6823. vdev->ap_bridge_enabled = false;
  6824. break;
  6825. case CDP_ENABLE_CIPHER:
  6826. vdev->sec_type = val;
  6827. break;
  6828. case CDP_ENABLE_QWRAP_ISOLATION:
  6829. vdev->isolation_vdev = val;
  6830. break;
  6831. default:
  6832. break;
  6833. }
  6834. dp_tx_vdev_update_search_flags(vdev);
  6835. }
  6836. /**
  6837. * dp_peer_set_nawds: set nawds bit in peer
  6838. * @peer_handle: pointer to peer
  6839. * @value: enable/disable nawds
  6840. *
  6841. * return: void
  6842. */
  6843. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6844. {
  6845. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6846. peer->nawds_enabled = value;
  6847. }
  6848. /*
  6849. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6850. * @vdev_handle: DP_VDEV handle
  6851. * @map_id:ID of map that needs to be updated
  6852. *
  6853. * Return: void
  6854. */
  6855. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6856. uint8_t map_id)
  6857. {
  6858. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6859. vdev->dscp_tid_map_id = map_id;
  6860. return;
  6861. }
  6862. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6863. * @peer_handle: DP pdev handle
  6864. *
  6865. * return : cdp_pdev_stats pointer
  6866. */
  6867. static struct cdp_pdev_stats*
  6868. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6869. {
  6870. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6871. dp_aggregate_pdev_stats(pdev);
  6872. return &pdev->stats;
  6873. }
  6874. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6875. * @peer_handle: DP_PEER handle
  6876. *
  6877. * return : cdp_peer_stats pointer
  6878. */
  6879. static struct cdp_peer_stats*
  6880. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6881. {
  6882. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6883. qdf_assert(peer);
  6884. return &peer->stats;
  6885. }
  6886. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6887. * @peer_handle: DP_PEER handle
  6888. *
  6889. * return : void
  6890. */
  6891. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6892. {
  6893. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6894. qdf_assert(peer);
  6895. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6896. }
  6897. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6898. * @vdev_handle: DP_VDEV handle
  6899. * @buf: buffer for vdev stats
  6900. *
  6901. * return : int
  6902. */
  6903. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6904. bool is_aggregate)
  6905. {
  6906. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6907. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6908. if (is_aggregate)
  6909. dp_aggregate_vdev_stats(vdev, buf);
  6910. else
  6911. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6912. return 0;
  6913. }
  6914. /*
  6915. * dp_get_total_per(): get total per
  6916. * @pdev_handle: DP_PDEV handle
  6917. *
  6918. * Return: % error rate using retries per packet and success packets
  6919. */
  6920. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6921. {
  6922. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6923. dp_aggregate_pdev_stats(pdev);
  6924. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6925. return 0;
  6926. return ((pdev->stats.tx.retries * 100) /
  6927. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6928. }
  6929. /*
  6930. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6931. * @pdev_handle: DP_PDEV handle
  6932. * @buf: to hold pdev_stats
  6933. *
  6934. * Return: int
  6935. */
  6936. static int
  6937. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6938. {
  6939. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6940. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6941. struct cdp_txrx_stats_req req = {0,};
  6942. dp_aggregate_pdev_stats(pdev);
  6943. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6944. req.cookie_val = 1;
  6945. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6946. req.param1, req.param2, req.param3, 0,
  6947. req.cookie_val, 0);
  6948. msleep(DP_MAX_SLEEP_TIME);
  6949. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6950. req.cookie_val = 1;
  6951. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6952. req.param1, req.param2, req.param3, 0,
  6953. req.cookie_val, 0);
  6954. msleep(DP_MAX_SLEEP_TIME);
  6955. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6956. return TXRX_STATS_LEVEL;
  6957. }
  6958. /**
  6959. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6960. * @pdev: DP_PDEV handle
  6961. * @map_id: ID of map that needs to be updated
  6962. * @tos: index value in map
  6963. * @tid: tid value passed by the user
  6964. *
  6965. * Return: void
  6966. */
  6967. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6968. uint8_t map_id, uint8_t tos, uint8_t tid)
  6969. {
  6970. uint8_t dscp;
  6971. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6972. struct dp_soc *soc = pdev->soc;
  6973. if (!soc)
  6974. return;
  6975. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6976. pdev->dscp_tid_map[map_id][dscp] = tid;
  6977. if (map_id < soc->num_hw_dscp_tid_map)
  6978. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6979. map_id, dscp);
  6980. return;
  6981. }
  6982. /**
  6983. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  6984. * @pdev_handle: pdev handle
  6985. * @val: hmmc-dscp flag value
  6986. *
  6987. * Return: void
  6988. */
  6989. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  6990. bool val)
  6991. {
  6992. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6993. pdev->hmmc_tid_override_en = val;
  6994. }
  6995. /**
  6996. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  6997. * @pdev_handle: pdev handle
  6998. * @tid: tid value
  6999. *
  7000. * Return: void
  7001. */
  7002. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7003. uint8_t tid)
  7004. {
  7005. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7006. pdev->hmmc_tid = tid;
  7007. }
  7008. /**
  7009. * dp_fw_stats_process(): Process TxRX FW stats request
  7010. * @vdev_handle: DP VDEV handle
  7011. * @req: stats request
  7012. *
  7013. * return: int
  7014. */
  7015. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7016. struct cdp_txrx_stats_req *req)
  7017. {
  7018. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7019. struct dp_pdev *pdev = NULL;
  7020. uint32_t stats = req->stats;
  7021. uint8_t mac_id = req->mac_id;
  7022. if (!vdev) {
  7023. DP_TRACE(NONE, "VDEV not found");
  7024. return 1;
  7025. }
  7026. pdev = vdev->pdev;
  7027. /*
  7028. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7029. * from param0 to param3 according to below rule:
  7030. *
  7031. * PARAM:
  7032. * - config_param0 : start_offset (stats type)
  7033. * - config_param1 : stats bmask from start offset
  7034. * - config_param2 : stats bmask from start offset + 32
  7035. * - config_param3 : stats bmask from start offset + 64
  7036. */
  7037. if (req->stats == CDP_TXRX_STATS_0) {
  7038. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7039. req->param1 = 0xFFFFFFFF;
  7040. req->param2 = 0xFFFFFFFF;
  7041. req->param3 = 0xFFFFFFFF;
  7042. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7043. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7044. }
  7045. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7046. req->param1, req->param2, req->param3,
  7047. 0, 0, mac_id);
  7048. }
  7049. /**
  7050. * dp_txrx_stats_request - function to map to firmware and host stats
  7051. * @vdev: virtual handle
  7052. * @req: stats request
  7053. *
  7054. * Return: QDF_STATUS
  7055. */
  7056. static
  7057. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7058. struct cdp_txrx_stats_req *req)
  7059. {
  7060. int host_stats;
  7061. int fw_stats;
  7062. enum cdp_stats stats;
  7063. int num_stats;
  7064. if (!vdev || !req) {
  7065. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7066. "Invalid vdev/req instance");
  7067. return QDF_STATUS_E_INVAL;
  7068. }
  7069. stats = req->stats;
  7070. if (stats >= CDP_TXRX_MAX_STATS)
  7071. return QDF_STATUS_E_INVAL;
  7072. /*
  7073. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7074. * has to be updated if new FW HTT stats added
  7075. */
  7076. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7077. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7078. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7079. if (stats >= num_stats) {
  7080. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7081. "%s: Invalid stats option: %d", __func__, stats);
  7082. return QDF_STATUS_E_INVAL;
  7083. }
  7084. req->stats = stats;
  7085. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7086. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7087. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7088. "stats: %u fw_stats_type: %d host_stats: %d",
  7089. stats, fw_stats, host_stats);
  7090. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7091. /* update request with FW stats type */
  7092. req->stats = fw_stats;
  7093. return dp_fw_stats_process(vdev, req);
  7094. }
  7095. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7096. (host_stats <= TXRX_HOST_STATS_MAX))
  7097. return dp_print_host_stats(vdev, req);
  7098. else
  7099. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7100. "Wrong Input for TxRx Stats");
  7101. return QDF_STATUS_SUCCESS;
  7102. }
  7103. /*
  7104. * dp_print_napi_stats(): NAPI stats
  7105. * @soc - soc handle
  7106. */
  7107. static void dp_print_napi_stats(struct dp_soc *soc)
  7108. {
  7109. hif_print_napi_stats(soc->hif_handle);
  7110. }
  7111. /*
  7112. * dp_print_per_ring_stats(): Packet count per ring
  7113. * @soc - soc handle
  7114. */
  7115. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7116. {
  7117. uint8_t ring;
  7118. uint16_t core;
  7119. uint64_t total_packets;
  7120. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7121. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7122. total_packets = 0;
  7123. DP_TRACE_STATS(INFO_HIGH,
  7124. "Packets on ring %u:", ring);
  7125. for (core = 0; core < NR_CPUS; core++) {
  7126. DP_TRACE_STATS(INFO_HIGH,
  7127. "Packets arriving on core %u: %llu",
  7128. core,
  7129. soc->stats.rx.ring_packets[core][ring]);
  7130. total_packets += soc->stats.rx.ring_packets[core][ring];
  7131. }
  7132. DP_TRACE_STATS(INFO_HIGH,
  7133. "Total packets on ring %u: %llu",
  7134. ring, total_packets);
  7135. }
  7136. }
  7137. /*
  7138. * dp_txrx_path_stats() - Function to display dump stats
  7139. * @soc - soc handle
  7140. *
  7141. * return: none
  7142. */
  7143. static void dp_txrx_path_stats(struct dp_soc *soc)
  7144. {
  7145. uint8_t error_code;
  7146. uint8_t loop_pdev;
  7147. struct dp_pdev *pdev;
  7148. uint8_t i;
  7149. if (!soc) {
  7150. DP_TRACE(ERROR, "%s: Invalid access",
  7151. __func__);
  7152. return;
  7153. }
  7154. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7155. pdev = soc->pdev_list[loop_pdev];
  7156. dp_aggregate_pdev_stats(pdev);
  7157. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7158. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7159. pdev->stats.tx_i.rcvd.num,
  7160. pdev->stats.tx_i.rcvd.bytes);
  7161. DP_TRACE_STATS(INFO_HIGH,
  7162. "processed from host: %u msdus (%llu bytes)",
  7163. pdev->stats.tx_i.processed.num,
  7164. pdev->stats.tx_i.processed.bytes);
  7165. DP_TRACE_STATS(INFO_HIGH,
  7166. "successfully transmitted: %u msdus (%llu bytes)",
  7167. pdev->stats.tx.tx_success.num,
  7168. pdev->stats.tx.tx_success.bytes);
  7169. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7170. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7171. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7172. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7173. pdev->stats.tx_i.dropped.desc_na.num);
  7174. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7175. pdev->stats.tx_i.dropped.ring_full);
  7176. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7177. pdev->stats.tx_i.dropped.enqueue_fail);
  7178. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7179. pdev->stats.tx_i.dropped.dma_error);
  7180. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7181. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7182. pdev->stats.tx.tx_failed);
  7183. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7184. pdev->stats.tx.dropped.age_out);
  7185. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7186. pdev->stats.tx.dropped.fw_rem.num);
  7187. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7188. pdev->stats.tx.dropped.fw_rem.bytes);
  7189. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7190. pdev->stats.tx.dropped.fw_rem_tx);
  7191. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7192. pdev->stats.tx.dropped.fw_rem_notx);
  7193. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  7194. pdev->soc->stats.tx.tx_invalid_peer.num);
  7195. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7196. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7197. pdev->stats.tx_comp_histogram.pkts_1);
  7198. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7199. pdev->stats.tx_comp_histogram.pkts_2_20);
  7200. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7201. pdev->stats.tx_comp_histogram.pkts_21_40);
  7202. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7203. pdev->stats.tx_comp_histogram.pkts_41_60);
  7204. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7205. pdev->stats.tx_comp_histogram.pkts_61_80);
  7206. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7207. pdev->stats.tx_comp_histogram.pkts_81_100);
  7208. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7209. pdev->stats.tx_comp_histogram.pkts_101_200);
  7210. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7211. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7212. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7213. DP_TRACE_STATS(INFO_HIGH,
  7214. "delivered %u msdus ( %llu bytes),",
  7215. pdev->stats.rx.to_stack.num,
  7216. pdev->stats.rx.to_stack.bytes);
  7217. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7218. DP_TRACE_STATS(INFO_HIGH,
  7219. "received on reo[%d] %u msdus( %llu bytes),",
  7220. i, pdev->stats.rx.rcvd_reo[i].num,
  7221. pdev->stats.rx.rcvd_reo[i].bytes);
  7222. DP_TRACE_STATS(INFO_HIGH,
  7223. "intra-bss packets %u msdus ( %llu bytes),",
  7224. pdev->stats.rx.intra_bss.pkts.num,
  7225. pdev->stats.rx.intra_bss.pkts.bytes);
  7226. DP_TRACE_STATS(INFO_HIGH,
  7227. "intra-bss fails %u msdus ( %llu bytes),",
  7228. pdev->stats.rx.intra_bss.fail.num,
  7229. pdev->stats.rx.intra_bss.fail.bytes);
  7230. DP_TRACE_STATS(INFO_HIGH,
  7231. "raw packets %u msdus ( %llu bytes),",
  7232. pdev->stats.rx.raw.num,
  7233. pdev->stats.rx.raw.bytes);
  7234. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7235. pdev->stats.rx.err.mic_err);
  7236. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  7237. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7238. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7239. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7240. pdev->soc->stats.rx.err.invalid_rbm);
  7241. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7242. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7243. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7244. error_code++) {
  7245. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7246. continue;
  7247. DP_TRACE_STATS(INFO_HIGH,
  7248. "Reo error number (%u): %u msdus",
  7249. error_code,
  7250. pdev->soc->stats.rx.err
  7251. .reo_error[error_code]);
  7252. }
  7253. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7254. error_code++) {
  7255. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7256. continue;
  7257. DP_TRACE_STATS(INFO_HIGH,
  7258. "Rxdma error number (%u): %u msdus",
  7259. error_code,
  7260. pdev->soc->stats.rx.err
  7261. .rxdma_error[error_code]);
  7262. }
  7263. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7264. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7265. pdev->stats.rx_ind_histogram.pkts_1);
  7266. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7267. pdev->stats.rx_ind_histogram.pkts_2_20);
  7268. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7269. pdev->stats.rx_ind_histogram.pkts_21_40);
  7270. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7271. pdev->stats.rx_ind_histogram.pkts_41_60);
  7272. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7273. pdev->stats.rx_ind_histogram.pkts_61_80);
  7274. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7275. pdev->stats.rx_ind_histogram.pkts_81_100);
  7276. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7277. pdev->stats.rx_ind_histogram.pkts_101_200);
  7278. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7279. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7280. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7281. __func__,
  7282. pdev->soc->wlan_cfg_ctx
  7283. ->tso_enabled,
  7284. pdev->soc->wlan_cfg_ctx
  7285. ->lro_enabled,
  7286. pdev->soc->wlan_cfg_ctx
  7287. ->rx_hash,
  7288. pdev->soc->wlan_cfg_ctx
  7289. ->napi_enabled);
  7290. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7291. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7292. __func__,
  7293. pdev->soc->wlan_cfg_ctx
  7294. ->tx_flow_stop_queue_threshold,
  7295. pdev->soc->wlan_cfg_ctx
  7296. ->tx_flow_start_queue_offset);
  7297. #endif
  7298. }
  7299. }
  7300. /*
  7301. * dp_txrx_dump_stats() - Dump statistics
  7302. * @value - Statistics option
  7303. */
  7304. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7305. enum qdf_stats_verbosity_level level)
  7306. {
  7307. struct dp_soc *soc =
  7308. (struct dp_soc *)psoc;
  7309. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7310. if (!soc) {
  7311. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7312. "%s: soc is NULL", __func__);
  7313. return QDF_STATUS_E_INVAL;
  7314. }
  7315. switch (value) {
  7316. case CDP_TXRX_PATH_STATS:
  7317. dp_txrx_path_stats(soc);
  7318. break;
  7319. case CDP_RX_RING_STATS:
  7320. dp_print_per_ring_stats(soc);
  7321. break;
  7322. case CDP_TXRX_TSO_STATS:
  7323. /* TODO: NOT IMPLEMENTED */
  7324. break;
  7325. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7326. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7327. break;
  7328. case CDP_DP_NAPI_STATS:
  7329. dp_print_napi_stats(soc);
  7330. break;
  7331. case CDP_TXRX_DESC_STATS:
  7332. /* TODO: NOT IMPLEMENTED */
  7333. break;
  7334. default:
  7335. status = QDF_STATUS_E_INVAL;
  7336. break;
  7337. }
  7338. return status;
  7339. }
  7340. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7341. /**
  7342. * dp_update_flow_control_parameters() - API to store datapath
  7343. * config parameters
  7344. * @soc: soc handle
  7345. * @cfg: ini parameter handle
  7346. *
  7347. * Return: void
  7348. */
  7349. static inline
  7350. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7351. struct cdp_config_params *params)
  7352. {
  7353. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7354. params->tx_flow_stop_queue_threshold;
  7355. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7356. params->tx_flow_start_queue_offset;
  7357. }
  7358. #else
  7359. static inline
  7360. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7361. struct cdp_config_params *params)
  7362. {
  7363. }
  7364. #endif
  7365. /**
  7366. * dp_update_config_parameters() - API to store datapath
  7367. * config parameters
  7368. * @soc: soc handle
  7369. * @cfg: ini parameter handle
  7370. *
  7371. * Return: status
  7372. */
  7373. static
  7374. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7375. struct cdp_config_params *params)
  7376. {
  7377. struct dp_soc *soc = (struct dp_soc *)psoc;
  7378. if (!(soc)) {
  7379. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7380. "%s: Invalid handle", __func__);
  7381. return QDF_STATUS_E_INVAL;
  7382. }
  7383. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7384. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7385. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7386. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7387. params->tcp_udp_checksumoffload;
  7388. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7389. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7390. dp_update_flow_control_parameters(soc, params);
  7391. return QDF_STATUS_SUCCESS;
  7392. }
  7393. /**
  7394. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7395. * config parameters
  7396. * @vdev_handle - datapath vdev handle
  7397. * @cfg: ini parameter handle
  7398. *
  7399. * Return: status
  7400. */
  7401. #ifdef WDS_VENDOR_EXTENSION
  7402. void
  7403. dp_txrx_set_wds_rx_policy(
  7404. struct cdp_vdev *vdev_handle,
  7405. u_int32_t val)
  7406. {
  7407. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7408. struct dp_peer *peer;
  7409. if (vdev->opmode == wlan_op_mode_ap) {
  7410. /* for ap, set it on bss_peer */
  7411. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7412. if (peer->bss_peer) {
  7413. peer->wds_ecm.wds_rx_filter = 1;
  7414. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7415. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7416. break;
  7417. }
  7418. }
  7419. } else if (vdev->opmode == wlan_op_mode_sta) {
  7420. peer = TAILQ_FIRST(&vdev->peer_list);
  7421. peer->wds_ecm.wds_rx_filter = 1;
  7422. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7423. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7424. }
  7425. }
  7426. /**
  7427. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7428. *
  7429. * @peer_handle - datapath peer handle
  7430. * @wds_tx_ucast: policy for unicast transmission
  7431. * @wds_tx_mcast: policy for multicast transmission
  7432. *
  7433. * Return: void
  7434. */
  7435. void
  7436. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7437. int wds_tx_ucast, int wds_tx_mcast)
  7438. {
  7439. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7440. if (wds_tx_ucast || wds_tx_mcast) {
  7441. peer->wds_enabled = 1;
  7442. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7443. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7444. } else {
  7445. peer->wds_enabled = 0;
  7446. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7447. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7448. }
  7449. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7450. FL("Policy Update set to :\
  7451. peer->wds_enabled %d\
  7452. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7453. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7454. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7455. peer->wds_ecm.wds_tx_mcast_4addr);
  7456. return;
  7457. }
  7458. #endif
  7459. static struct cdp_wds_ops dp_ops_wds = {
  7460. .vdev_set_wds = dp_vdev_set_wds,
  7461. #ifdef WDS_VENDOR_EXTENSION
  7462. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7463. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7464. #endif
  7465. };
  7466. /*
  7467. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7468. * @vdev_handle - datapath vdev handle
  7469. * @callback - callback function
  7470. * @ctxt: callback context
  7471. *
  7472. */
  7473. static void
  7474. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7475. ol_txrx_data_tx_cb callback, void *ctxt)
  7476. {
  7477. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7478. vdev->tx_non_std_data_callback.func = callback;
  7479. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7480. }
  7481. /**
  7482. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7483. * @pdev_hdl: datapath pdev handle
  7484. *
  7485. * Return: opaque pointer to dp txrx handle
  7486. */
  7487. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7488. {
  7489. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7490. return pdev->dp_txrx_handle;
  7491. }
  7492. /**
  7493. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7494. * @pdev_hdl: datapath pdev handle
  7495. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7496. *
  7497. * Return: void
  7498. */
  7499. static void
  7500. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7501. {
  7502. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7503. pdev->dp_txrx_handle = dp_txrx_hdl;
  7504. }
  7505. /**
  7506. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7507. * @soc_handle: datapath soc handle
  7508. *
  7509. * Return: opaque pointer to external dp (non-core DP)
  7510. */
  7511. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7512. {
  7513. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7514. return soc->external_txrx_handle;
  7515. }
  7516. /**
  7517. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7518. * @soc_handle: datapath soc handle
  7519. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7520. *
  7521. * Return: void
  7522. */
  7523. static void
  7524. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7525. {
  7526. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7527. soc->external_txrx_handle = txrx_handle;
  7528. }
  7529. /**
  7530. * dp_get_cfg_capabilities() - get dp capabilities
  7531. * @soc_handle: datapath soc handle
  7532. * @dp_caps: enum for dp capabilities
  7533. *
  7534. * Return: bool to determine if dp caps is enabled
  7535. */
  7536. static bool
  7537. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7538. enum cdp_capabilities dp_caps)
  7539. {
  7540. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7541. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7542. }
  7543. #ifdef FEATURE_AST
  7544. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7545. {
  7546. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7547. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7548. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7549. /*
  7550. * For BSS peer, new peer is not created on alloc_node if the
  7551. * peer with same address already exists , instead refcnt is
  7552. * increased for existing peer. Correspondingly in delete path,
  7553. * only refcnt is decreased; and peer is only deleted , when all
  7554. * references are deleted. So delete_in_progress should not be set
  7555. * for bss_peer, unless only 2 reference remains (peer map reference
  7556. * and peer hash table reference).
  7557. */
  7558. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7559. return;
  7560. }
  7561. peer->delete_in_progress = true;
  7562. dp_peer_delete_ast_entries(soc, peer);
  7563. }
  7564. #endif
  7565. #ifdef ATH_SUPPORT_NAC_RSSI
  7566. /**
  7567. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7568. * @vdev_hdl: DP vdev handle
  7569. * @rssi: rssi value
  7570. *
  7571. * Return: 0 for success. nonzero for failure.
  7572. */
  7573. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7574. char *mac_addr,
  7575. uint8_t *rssi)
  7576. {
  7577. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7578. struct dp_pdev *pdev = vdev->pdev;
  7579. struct dp_neighbour_peer *peer = NULL;
  7580. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7581. *rssi = 0;
  7582. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7583. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7584. neighbour_peer_list_elem) {
  7585. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7586. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7587. *rssi = peer->rssi;
  7588. status = QDF_STATUS_SUCCESS;
  7589. break;
  7590. }
  7591. }
  7592. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7593. return status;
  7594. }
  7595. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7596. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7597. uint8_t chan_num)
  7598. {
  7599. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7600. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7601. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7602. pdev->nac_rssi_filtering = 1;
  7603. /* Store address of NAC (neighbour peer) which will be checked
  7604. * against TA of received packets.
  7605. */
  7606. if (cmd == CDP_NAC_PARAM_ADD) {
  7607. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7608. client_macaddr);
  7609. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7610. dp_update_filter_neighbour_peers(vdev_handle,
  7611. DP_NAC_PARAM_DEL,
  7612. client_macaddr);
  7613. }
  7614. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7615. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7616. ((void *)vdev->pdev->ctrl_pdev,
  7617. vdev->vdev_id, cmd, bssid);
  7618. return QDF_STATUS_SUCCESS;
  7619. }
  7620. #endif
  7621. /**
  7622. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7623. * for pktlog
  7624. * @txrx_pdev_handle: cdp_pdev handle
  7625. * @enb_dsb: Enable or disable peer based filtering
  7626. *
  7627. * Return: QDF_STATUS
  7628. */
  7629. static int
  7630. dp_enable_peer_based_pktlog(
  7631. struct cdp_pdev *txrx_pdev_handle,
  7632. char *mac_addr, uint8_t enb_dsb)
  7633. {
  7634. struct dp_peer *peer;
  7635. uint8_t local_id;
  7636. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7637. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7638. mac_addr, &local_id);
  7639. if (!peer) {
  7640. dp_err("Invalid Peer");
  7641. return QDF_STATUS_E_FAILURE;
  7642. }
  7643. peer->peer_based_pktlog_filter = enb_dsb;
  7644. pdev->dp_peer_based_pktlog = enb_dsb;
  7645. return QDF_STATUS_SUCCESS;
  7646. }
  7647. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7648. uint32_t max_peers,
  7649. bool peer_map_unmap_v2)
  7650. {
  7651. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7652. soc->max_peers = max_peers;
  7653. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7654. if (dp_peer_find_attach(soc))
  7655. return QDF_STATUS_E_FAILURE;
  7656. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7657. return QDF_STATUS_SUCCESS;
  7658. }
  7659. /**
  7660. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7661. * @dp_pdev: dp pdev handle
  7662. * @ctrl_pdev: UMAC ctrl pdev handle
  7663. *
  7664. * Return: void
  7665. */
  7666. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7667. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7668. {
  7669. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7670. pdev->ctrl_pdev = ctrl_pdev;
  7671. }
  7672. /*
  7673. * dp_get_cfg() - get dp cfg
  7674. * @soc: cdp soc handle
  7675. * @cfg: cfg enum
  7676. *
  7677. * Return: cfg value
  7678. */
  7679. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7680. {
  7681. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7682. uint32_t value = 0;
  7683. switch (cfg) {
  7684. case cfg_dp_enable_data_stall:
  7685. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7686. break;
  7687. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7688. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7689. break;
  7690. case cfg_dp_tso_enable:
  7691. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7692. break;
  7693. case cfg_dp_lro_enable:
  7694. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7695. break;
  7696. case cfg_dp_gro_enable:
  7697. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7698. break;
  7699. case cfg_dp_tx_flow_start_queue_offset:
  7700. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7701. break;
  7702. case cfg_dp_tx_flow_stop_queue_threshold:
  7703. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7704. break;
  7705. case cfg_dp_disable_intra_bss_fwd:
  7706. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7707. break;
  7708. default:
  7709. value = 0;
  7710. }
  7711. return value;
  7712. }
  7713. static struct cdp_cmn_ops dp_ops_cmn = {
  7714. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7715. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7716. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7717. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7718. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7719. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  7720. .txrx_peer_create = dp_peer_create_wifi3,
  7721. .txrx_peer_setup = dp_peer_setup_wifi3,
  7722. #ifdef FEATURE_AST
  7723. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7724. #else
  7725. .txrx_peer_teardown = NULL,
  7726. #endif
  7727. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7728. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  7729. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7730. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  7731. .txrx_peer_ast_hash_find_by_pdevid =
  7732. dp_peer_ast_hash_find_by_pdevid_wifi3,
  7733. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  7734. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  7735. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  7736. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  7737. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  7738. .txrx_peer_ast_get_nexthop_peer_id =
  7739. dp_peer_ast_get_nexhop_peer_id_wifi3,
  7740. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  7741. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  7742. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  7743. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  7744. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  7745. #endif
  7746. .txrx_peer_delete = dp_peer_delete_wifi3,
  7747. .txrx_vdev_register = dp_vdev_register_wifi3,
  7748. .txrx_soc_detach = dp_soc_detach_wifi3,
  7749. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  7750. .txrx_soc_init = dp_soc_init_wifi3,
  7751. .txrx_tso_soc_attach = dp_tso_soc_attach,
  7752. .txrx_tso_soc_detach = dp_tso_soc_detach,
  7753. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7754. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7755. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7756. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7757. .txrx_ath_getstats = dp_get_device_stats,
  7758. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7759. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7760. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7761. .delba_process = dp_delba_process_wifi3,
  7762. .set_addba_response = dp_set_addba_response,
  7763. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7764. .flush_cache_rx_queue = NULL,
  7765. /* TODO: get API's for dscp-tid need to be added*/
  7766. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7767. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7768. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7769. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7770. .txrx_get_total_per = dp_get_total_per,
  7771. .txrx_stats_request = dp_txrx_stats_request,
  7772. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7773. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7774. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7775. .txrx_set_nac = dp_set_nac,
  7776. .txrx_get_tx_pending = dp_get_tx_pending,
  7777. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7778. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7779. .display_stats = dp_txrx_dump_stats,
  7780. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7781. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7782. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7783. .txrx_intr_detach = dp_soc_interrupt_detach,
  7784. .set_pn_check = dp_set_pn_check_wifi3,
  7785. .update_config_parameters = dp_update_config_parameters,
  7786. /* TODO: Add other functions */
  7787. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7788. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7789. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7790. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7791. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7792. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7793. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7794. .tx_send = dp_tx_send,
  7795. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7796. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7797. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7798. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7799. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7800. .txrx_get_os_rx_handles_from_vdev =
  7801. dp_get_os_rx_handles_from_vdev_wifi3,
  7802. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7803. .get_dp_capabilities = dp_get_cfg_capabilities,
  7804. .txrx_get_cfg = dp_get_cfg,
  7805. };
  7806. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7807. .txrx_peer_authorize = dp_peer_authorize,
  7808. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7809. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7810. #ifdef MESH_MODE_SUPPORT
  7811. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7812. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7813. #endif
  7814. .txrx_set_vdev_param = dp_set_vdev_param,
  7815. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7816. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7817. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7818. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7819. .txrx_update_filter_neighbour_peers =
  7820. dp_update_filter_neighbour_peers,
  7821. .txrx_get_sec_type = dp_get_sec_type,
  7822. /* TODO: Add other functions */
  7823. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7824. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7825. #ifdef WDI_EVENT_ENABLE
  7826. .txrx_get_pldev = dp_get_pldev,
  7827. #endif
  7828. .txrx_set_pdev_param = dp_set_pdev_param,
  7829. #ifdef ATH_SUPPORT_NAC_RSSI
  7830. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7831. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7832. #endif
  7833. .set_key = dp_set_michael_key,
  7834. .txrx_get_vdev_param = dp_get_vdev_param,
  7835. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  7836. };
  7837. static struct cdp_me_ops dp_ops_me = {
  7838. #ifdef ATH_SUPPORT_IQUE
  7839. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7840. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7841. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7842. #endif
  7843. .tx_me_find_ast_entry = NULL,
  7844. };
  7845. static struct cdp_mon_ops dp_ops_mon = {
  7846. .txrx_monitor_set_filter_ucast_data = NULL,
  7847. .txrx_monitor_set_filter_mcast_data = NULL,
  7848. .txrx_monitor_set_filter_non_data = NULL,
  7849. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7850. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7851. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7852. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7853. /* Added support for HK advance filter */
  7854. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7855. };
  7856. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7857. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7858. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7859. .get_htt_stats = dp_get_htt_stats,
  7860. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7861. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7862. .txrx_stats_publish = dp_txrx_stats_publish,
  7863. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7864. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7865. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7866. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7867. /* TODO */
  7868. };
  7869. static struct cdp_raw_ops dp_ops_raw = {
  7870. /* TODO */
  7871. };
  7872. #ifdef CONFIG_WIN
  7873. static struct cdp_pflow_ops dp_ops_pflow = {
  7874. /* TODO */
  7875. };
  7876. #endif /* CONFIG_WIN */
  7877. #ifdef FEATURE_RUNTIME_PM
  7878. /**
  7879. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7880. * @opaque_pdev: DP pdev context
  7881. *
  7882. * DP is ready to runtime suspend if there are no pending TX packets.
  7883. *
  7884. * Return: QDF_STATUS
  7885. */
  7886. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7887. {
  7888. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7889. struct dp_soc *soc = pdev->soc;
  7890. /* Abort if there are any pending TX packets */
  7891. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7892. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7893. FL("Abort suspend due to pending TX packets"));
  7894. return QDF_STATUS_E_AGAIN;
  7895. }
  7896. if (soc->intr_mode == DP_INTR_POLL)
  7897. qdf_timer_stop(&soc->int_timer);
  7898. return QDF_STATUS_SUCCESS;
  7899. }
  7900. /**
  7901. * dp_runtime_resume() - ensure DP is ready to runtime resume
  7902. * @opaque_pdev: DP pdev context
  7903. *
  7904. * Resume DP for runtime PM.
  7905. *
  7906. * Return: QDF_STATUS
  7907. */
  7908. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7909. {
  7910. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7911. struct dp_soc *soc = pdev->soc;
  7912. void *hal_srng;
  7913. int i;
  7914. if (soc->intr_mode == DP_INTR_POLL)
  7915. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7916. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7917. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7918. if (hal_srng) {
  7919. /* We actually only need to acquire the lock */
  7920. hal_srng_access_start(soc->hal_soc, hal_srng);
  7921. /* Update SRC ring head pointer for HW to send
  7922. all pending packets */
  7923. hal_srng_access_end(soc->hal_soc, hal_srng);
  7924. }
  7925. }
  7926. return QDF_STATUS_SUCCESS;
  7927. }
  7928. #endif /* FEATURE_RUNTIME_PM */
  7929. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7930. {
  7931. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7932. struct dp_soc *soc = pdev->soc;
  7933. if (soc->intr_mode == DP_INTR_POLL)
  7934. qdf_timer_stop(&soc->int_timer);
  7935. return QDF_STATUS_SUCCESS;
  7936. }
  7937. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  7938. {
  7939. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7940. struct dp_soc *soc = pdev->soc;
  7941. if (soc->intr_mode == DP_INTR_POLL)
  7942. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7943. return QDF_STATUS_SUCCESS;
  7944. }
  7945. #ifndef CONFIG_WIN
  7946. static struct cdp_misc_ops dp_ops_misc = {
  7947. .tx_non_std = dp_tx_non_std,
  7948. .get_opmode = dp_get_opmode,
  7949. #ifdef FEATURE_RUNTIME_PM
  7950. .runtime_suspend = dp_runtime_suspend,
  7951. .runtime_resume = dp_runtime_resume,
  7952. #endif /* FEATURE_RUNTIME_PM */
  7953. .pkt_log_init = dp_pkt_log_init,
  7954. .pkt_log_con_service = dp_pkt_log_con_service,
  7955. };
  7956. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7957. /* WIFI 3.0 DP implement as required. */
  7958. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7959. .flow_pool_map_handler = dp_tx_flow_pool_map,
  7960. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  7961. .register_pause_cb = dp_txrx_register_pause_cb,
  7962. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  7963. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  7964. };
  7965. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  7966. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7967. };
  7968. #ifdef IPA_OFFLOAD
  7969. static struct cdp_ipa_ops dp_ops_ipa = {
  7970. .ipa_get_resource = dp_ipa_get_resource,
  7971. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  7972. .ipa_op_response = dp_ipa_op_response,
  7973. .ipa_register_op_cb = dp_ipa_register_op_cb,
  7974. .ipa_get_stat = dp_ipa_get_stat,
  7975. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7976. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7977. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7978. .ipa_setup = dp_ipa_setup,
  7979. .ipa_cleanup = dp_ipa_cleanup,
  7980. .ipa_setup_iface = dp_ipa_setup_iface,
  7981. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7982. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7983. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7984. .ipa_set_perf_level = dp_ipa_set_perf_level
  7985. };
  7986. #endif
  7987. static struct cdp_bus_ops dp_ops_bus = {
  7988. .bus_suspend = dp_bus_suspend,
  7989. .bus_resume = dp_bus_resume
  7990. };
  7991. static struct cdp_ocb_ops dp_ops_ocb = {
  7992. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7993. };
  7994. static struct cdp_throttle_ops dp_ops_throttle = {
  7995. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7996. };
  7997. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  7998. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7999. };
  8000. static struct cdp_cfg_ops dp_ops_cfg = {
  8001. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8002. };
  8003. /*
  8004. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8005. * @dev: physical device instance
  8006. * @peer_mac_addr: peer mac address
  8007. * @local_id: local id for the peer
  8008. * @debug_id: to track enum peer access
  8009. *
  8010. * Return: peer instance pointer
  8011. */
  8012. static inline void *
  8013. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8014. uint8_t *local_id,
  8015. enum peer_debug_id_type debug_id)
  8016. {
  8017. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8018. struct dp_peer *peer;
  8019. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8020. if (!peer)
  8021. return NULL;
  8022. *local_id = peer->local_id;
  8023. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8024. return peer;
  8025. }
  8026. /*
  8027. * dp_peer_release_ref - release peer ref count
  8028. * @peer: peer handle
  8029. * @debug_id: to track enum peer access
  8030. *
  8031. * Return: None
  8032. */
  8033. static inline
  8034. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8035. {
  8036. dp_peer_unref_delete(peer);
  8037. }
  8038. static struct cdp_peer_ops dp_ops_peer = {
  8039. .register_peer = dp_register_peer,
  8040. .clear_peer = dp_clear_peer,
  8041. .find_peer_by_addr = dp_find_peer_by_addr,
  8042. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8043. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8044. .peer_release_ref = dp_peer_release_ref,
  8045. .local_peer_id = dp_local_peer_id,
  8046. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8047. .peer_state_update = dp_peer_state_update,
  8048. .get_vdevid = dp_get_vdevid,
  8049. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8050. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8051. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8052. .get_peer_state = dp_get_peer_state,
  8053. };
  8054. #endif
  8055. static struct cdp_ops dp_txrx_ops = {
  8056. .cmn_drv_ops = &dp_ops_cmn,
  8057. .ctrl_ops = &dp_ops_ctrl,
  8058. .me_ops = &dp_ops_me,
  8059. .mon_ops = &dp_ops_mon,
  8060. .host_stats_ops = &dp_ops_host_stats,
  8061. .wds_ops = &dp_ops_wds,
  8062. .raw_ops = &dp_ops_raw,
  8063. #ifdef CONFIG_WIN
  8064. .pflow_ops = &dp_ops_pflow,
  8065. #endif /* CONFIG_WIN */
  8066. #ifndef CONFIG_WIN
  8067. .misc_ops = &dp_ops_misc,
  8068. .cfg_ops = &dp_ops_cfg,
  8069. .flowctl_ops = &dp_ops_flowctl,
  8070. .l_flowctl_ops = &dp_ops_l_flowctl,
  8071. #ifdef IPA_OFFLOAD
  8072. .ipa_ops = &dp_ops_ipa,
  8073. #endif
  8074. .bus_ops = &dp_ops_bus,
  8075. .ocb_ops = &dp_ops_ocb,
  8076. .peer_ops = &dp_ops_peer,
  8077. .throttle_ops = &dp_ops_throttle,
  8078. .mob_stats_ops = &dp_ops_mob_stats,
  8079. #endif
  8080. };
  8081. /*
  8082. * dp_soc_set_txrx_ring_map()
  8083. * @dp_soc: DP handler for soc
  8084. *
  8085. * Return: Void
  8086. */
  8087. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8088. {
  8089. uint32_t i;
  8090. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8091. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8092. }
  8093. }
  8094. #ifdef QCA_WIFI_QCA8074
  8095. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8096. /**
  8097. * dp_soc_attach_wifi3() - Attach txrx SOC
  8098. * @ctrl_psoc: Opaque SOC handle from control plane
  8099. * @htc_handle: Opaque HTC handle
  8100. * @hif_handle: Opaque HIF handle
  8101. * @qdf_osdev: QDF device
  8102. * @ol_ops: Offload Operations
  8103. * @device_id: Device ID
  8104. *
  8105. * Return: DP SOC handle on success, NULL on failure
  8106. */
  8107. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8108. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8109. struct ol_if_ops *ol_ops, uint16_t device_id)
  8110. {
  8111. struct dp_soc *dp_soc = NULL;
  8112. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8113. ol_ops, device_id);
  8114. if (!dp_soc)
  8115. return NULL;
  8116. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8117. return NULL;
  8118. return (void *)dp_soc;
  8119. }
  8120. #else
  8121. /**
  8122. * dp_soc_attach_wifi3() - Attach txrx SOC
  8123. * @ctrl_psoc: Opaque SOC handle from control plane
  8124. * @htc_handle: Opaque HTC handle
  8125. * @hif_handle: Opaque HIF handle
  8126. * @qdf_osdev: QDF device
  8127. * @ol_ops: Offload Operations
  8128. * @device_id: Device ID
  8129. *
  8130. * Return: DP SOC handle on success, NULL on failure
  8131. */
  8132. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8133. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8134. struct ol_if_ops *ol_ops, uint16_t device_id)
  8135. {
  8136. struct dp_soc *dp_soc = NULL;
  8137. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8138. ol_ops, device_id);
  8139. return (void *)dp_soc;
  8140. }
  8141. #endif
  8142. /**
  8143. * dp_soc_attach() - Attach txrx SOC
  8144. * @ctrl_psoc: Opaque SOC handle from control plane
  8145. * @htc_handle: Opaque HTC handle
  8146. * @qdf_osdev: QDF device
  8147. * @ol_ops: Offload Operations
  8148. * @device_id: Device ID
  8149. *
  8150. * Return: DP SOC handle on success, NULL on failure
  8151. */
  8152. static struct dp_soc *
  8153. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8154. struct ol_if_ops *ol_ops, uint16_t device_id)
  8155. {
  8156. int int_ctx;
  8157. struct dp_soc *soc = NULL;
  8158. struct htt_soc *htt_soc = NULL;
  8159. soc = qdf_mem_malloc(sizeof(*soc));
  8160. if (!soc) {
  8161. dp_err("DP SOC memory allocation failed");
  8162. goto fail0;
  8163. }
  8164. int_ctx = 0;
  8165. soc->device_id = device_id;
  8166. soc->cdp_soc.ops = &dp_txrx_ops;
  8167. soc->cdp_soc.ol_ops = ol_ops;
  8168. soc->ctrl_psoc = ctrl_psoc;
  8169. soc->osdev = qdf_osdev;
  8170. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8171. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8172. if (!soc->wlan_cfg_ctx) {
  8173. dp_err("wlan_cfg_ctx failed\n");
  8174. goto fail1;
  8175. }
  8176. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8177. if (!htt_soc) {
  8178. dp_err("HTT attach failed");
  8179. goto fail1;
  8180. }
  8181. soc->htt_handle = htt_soc;
  8182. htt_soc->dp_soc = soc;
  8183. htt_soc->htc_soc = htc_handle;
  8184. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8185. goto fail2;
  8186. return (void *)soc;
  8187. fail2:
  8188. qdf_mem_free(htt_soc);
  8189. fail1:
  8190. qdf_mem_free(soc);
  8191. fail0:
  8192. return NULL;
  8193. }
  8194. /**
  8195. * dp_soc_init() - Initialize txrx SOC
  8196. * @dp_soc: Opaque DP SOC handle
  8197. * @htc_handle: Opaque HTC handle
  8198. * @hif_handle: Opaque HIF handle
  8199. *
  8200. * Return: DP SOC handle on success, NULL on failure
  8201. */
  8202. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8203. {
  8204. int target_type;
  8205. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8206. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8207. htt_soc->htc_soc = htc_handle;
  8208. soc->hif_handle = hif_handle;
  8209. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8210. if (!soc->hal_soc)
  8211. return NULL;
  8212. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8213. soc->hal_soc, soc->osdev);
  8214. target_type = hal_get_target_type(soc->hal_soc);
  8215. switch (target_type) {
  8216. case TARGET_TYPE_QCA6290:
  8217. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8218. REO_DST_RING_SIZE_QCA6290);
  8219. soc->ast_override_support = 1;
  8220. break;
  8221. #ifdef QCA_WIFI_QCA6390
  8222. case TARGET_TYPE_QCA6390:
  8223. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8224. REO_DST_RING_SIZE_QCA6290);
  8225. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8226. soc->ast_override_support = 1;
  8227. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8228. int int_ctx;
  8229. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8230. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8231. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8232. }
  8233. }
  8234. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8235. break;
  8236. #endif
  8237. case TARGET_TYPE_QCA8074:
  8238. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8239. REO_DST_RING_SIZE_QCA8074);
  8240. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8241. soc->hw_nac_monitor_support = 1;
  8242. break;
  8243. case TARGET_TYPE_QCA8074V2:
  8244. case TARGET_TYPE_QCA6018:
  8245. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8246. REO_DST_RING_SIZE_QCA8074);
  8247. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8248. soc->hw_nac_monitor_support = 1;
  8249. soc->ast_override_support = 1;
  8250. soc->per_tid_basize_max_tid = 8;
  8251. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8252. break;
  8253. default:
  8254. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8255. qdf_assert_always(0);
  8256. break;
  8257. }
  8258. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8259. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8260. soc->cce_disable = false;
  8261. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8262. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8263. CDP_CFG_MAX_PEER_ID);
  8264. if (ret != -EINVAL) {
  8265. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8266. }
  8267. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8268. CDP_CFG_CCE_DISABLE);
  8269. if (ret == 1)
  8270. soc->cce_disable = true;
  8271. }
  8272. qdf_spinlock_create(&soc->peer_ref_mutex);
  8273. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8274. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8275. /* fill the tx/rx cpu ring map*/
  8276. dp_soc_set_txrx_ring_map(soc);
  8277. qdf_spinlock_create(&soc->htt_stats.lock);
  8278. /* initialize work queue for stats processing */
  8279. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8280. return soc;
  8281. }
  8282. /**
  8283. * dp_soc_init_wifi3() - Initialize txrx SOC
  8284. * @dp_soc: Opaque DP SOC handle
  8285. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8286. * @hif_handle: Opaque HIF handle
  8287. * @htc_handle: Opaque HTC handle
  8288. * @qdf_osdev: QDF device (Unused)
  8289. * @ol_ops: Offload Operations (Unused)
  8290. * @device_id: Device ID (Unused)
  8291. *
  8292. * Return: DP SOC handle on success, NULL on failure
  8293. */
  8294. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8295. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8296. struct ol_if_ops *ol_ops, uint16_t device_id)
  8297. {
  8298. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8299. }
  8300. #endif
  8301. /*
  8302. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8303. *
  8304. * @soc: handle to DP soc
  8305. * @mac_id: MAC id
  8306. *
  8307. * Return: Return pdev corresponding to MAC
  8308. */
  8309. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8310. {
  8311. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8312. return soc->pdev_list[mac_id];
  8313. /* Typically for MCL as there only 1 PDEV*/
  8314. return soc->pdev_list[0];
  8315. }
  8316. /*
  8317. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8318. * @soc: DP SoC context
  8319. * @max_mac_rings: No of MAC rings
  8320. *
  8321. * Return: None
  8322. */
  8323. static
  8324. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8325. int *max_mac_rings)
  8326. {
  8327. bool dbs_enable = false;
  8328. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8329. dbs_enable = soc->cdp_soc.ol_ops->
  8330. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8331. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8332. }
  8333. /*
  8334. * dp_set_pktlog_wifi3() - attach txrx vdev
  8335. * @pdev: Datapath PDEV handle
  8336. * @event: which event's notifications are being subscribed to
  8337. * @enable: WDI event subscribe or not. (True or False)
  8338. *
  8339. * Return: Success, NULL on failure
  8340. */
  8341. #ifdef WDI_EVENT_ENABLE
  8342. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8343. bool enable)
  8344. {
  8345. struct dp_soc *soc = NULL;
  8346. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8347. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8348. (pdev->wlan_cfg_ctx);
  8349. uint8_t mac_id = 0;
  8350. soc = pdev->soc;
  8351. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8352. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8353. FL("Max_mac_rings %d "),
  8354. max_mac_rings);
  8355. if (enable) {
  8356. switch (event) {
  8357. case WDI_EVENT_RX_DESC:
  8358. if (pdev->monitor_vdev) {
  8359. /* Nothing needs to be done if monitor mode is
  8360. * enabled
  8361. */
  8362. return 0;
  8363. }
  8364. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8365. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8366. htt_tlv_filter.mpdu_start = 1;
  8367. htt_tlv_filter.msdu_start = 1;
  8368. htt_tlv_filter.msdu_end = 1;
  8369. htt_tlv_filter.mpdu_end = 1;
  8370. htt_tlv_filter.packet_header = 1;
  8371. htt_tlv_filter.attention = 1;
  8372. htt_tlv_filter.ppdu_start = 1;
  8373. htt_tlv_filter.ppdu_end = 1;
  8374. htt_tlv_filter.ppdu_end_user_stats = 1;
  8375. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8376. htt_tlv_filter.ppdu_end_status_done = 1;
  8377. htt_tlv_filter.enable_fp = 1;
  8378. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8379. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8380. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8381. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8382. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8383. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8384. for (mac_id = 0; mac_id < max_mac_rings;
  8385. mac_id++) {
  8386. int mac_for_pdev =
  8387. dp_get_mac_id_for_pdev(mac_id,
  8388. pdev->pdev_id);
  8389. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8390. mac_for_pdev,
  8391. pdev->rxdma_mon_status_ring[mac_id]
  8392. .hal_srng,
  8393. RXDMA_MONITOR_STATUS,
  8394. RX_BUFFER_SIZE,
  8395. &htt_tlv_filter);
  8396. }
  8397. if (soc->reap_timer_init)
  8398. qdf_timer_mod(&soc->mon_reap_timer,
  8399. DP_INTR_POLL_TIMER_MS);
  8400. }
  8401. break;
  8402. case WDI_EVENT_LITE_RX:
  8403. if (pdev->monitor_vdev) {
  8404. /* Nothing needs to be done if monitor mode is
  8405. * enabled
  8406. */
  8407. return 0;
  8408. }
  8409. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8410. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8411. htt_tlv_filter.ppdu_start = 1;
  8412. htt_tlv_filter.ppdu_end = 1;
  8413. htt_tlv_filter.ppdu_end_user_stats = 1;
  8414. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8415. htt_tlv_filter.ppdu_end_status_done = 1;
  8416. htt_tlv_filter.mpdu_start = 1;
  8417. htt_tlv_filter.enable_fp = 1;
  8418. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8419. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8420. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8421. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8422. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8423. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8424. for (mac_id = 0; mac_id < max_mac_rings;
  8425. mac_id++) {
  8426. int mac_for_pdev =
  8427. dp_get_mac_id_for_pdev(mac_id,
  8428. pdev->pdev_id);
  8429. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8430. mac_for_pdev,
  8431. pdev->rxdma_mon_status_ring[mac_id]
  8432. .hal_srng,
  8433. RXDMA_MONITOR_STATUS,
  8434. RX_BUFFER_SIZE_PKTLOG_LITE,
  8435. &htt_tlv_filter);
  8436. }
  8437. if (soc->reap_timer_init)
  8438. qdf_timer_mod(&soc->mon_reap_timer,
  8439. DP_INTR_POLL_TIMER_MS);
  8440. }
  8441. break;
  8442. case WDI_EVENT_LITE_T2H:
  8443. if (pdev->monitor_vdev) {
  8444. /* Nothing needs to be done if monitor mode is
  8445. * enabled
  8446. */
  8447. return 0;
  8448. }
  8449. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8450. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8451. mac_id, pdev->pdev_id);
  8452. pdev->pktlog_ppdu_stats = true;
  8453. dp_h2t_cfg_stats_msg_send(pdev,
  8454. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8455. mac_for_pdev);
  8456. }
  8457. break;
  8458. default:
  8459. /* Nothing needs to be done for other pktlog types */
  8460. break;
  8461. }
  8462. } else {
  8463. switch (event) {
  8464. case WDI_EVENT_RX_DESC:
  8465. case WDI_EVENT_LITE_RX:
  8466. if (pdev->monitor_vdev) {
  8467. /* Nothing needs to be done if monitor mode is
  8468. * enabled
  8469. */
  8470. return 0;
  8471. }
  8472. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8473. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8474. for (mac_id = 0; mac_id < max_mac_rings;
  8475. mac_id++) {
  8476. int mac_for_pdev =
  8477. dp_get_mac_id_for_pdev(mac_id,
  8478. pdev->pdev_id);
  8479. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8480. mac_for_pdev,
  8481. pdev->rxdma_mon_status_ring[mac_id]
  8482. .hal_srng,
  8483. RXDMA_MONITOR_STATUS,
  8484. RX_BUFFER_SIZE,
  8485. &htt_tlv_filter);
  8486. }
  8487. if (soc->reap_timer_init)
  8488. qdf_timer_stop(&soc->mon_reap_timer);
  8489. }
  8490. break;
  8491. case WDI_EVENT_LITE_T2H:
  8492. if (pdev->monitor_vdev) {
  8493. /* Nothing needs to be done if monitor mode is
  8494. * enabled
  8495. */
  8496. return 0;
  8497. }
  8498. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8499. * passing value 0. Once these macros will define in htt
  8500. * header file will use proper macros
  8501. */
  8502. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8503. int mac_for_pdev =
  8504. dp_get_mac_id_for_pdev(mac_id,
  8505. pdev->pdev_id);
  8506. pdev->pktlog_ppdu_stats = false;
  8507. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8508. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8509. mac_for_pdev);
  8510. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8511. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8512. mac_for_pdev);
  8513. } else if (pdev->enhanced_stats_en) {
  8514. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8515. mac_for_pdev);
  8516. }
  8517. }
  8518. break;
  8519. default:
  8520. /* Nothing needs to be done for other pktlog types */
  8521. break;
  8522. }
  8523. }
  8524. return 0;
  8525. }
  8526. #endif