dp_rx_err.c 93 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #ifdef WIFI_MONITOR_SUPPORT
  31. #include "dp_htt.h"
  32. #include <dp_mon.h>
  33. #endif
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  38. #include "qdf_net_types.h"
  39. #include "dp_rx_buffer_pool.h"
  40. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  41. #define dp_rx_err_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max buffer in invalid peer SG list*/
  50. #define DP_MAX_INVALID_BUFFERS 10
  51. /* Max regular Rx packet routing error */
  52. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  53. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  54. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  55. #ifdef FEATURE_MEC
  56. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  57. struct dp_txrx_peer *txrx_peer,
  58. uint8_t *rx_tlv_hdr,
  59. qdf_nbuf_t nbuf)
  60. {
  61. struct dp_vdev *vdev = txrx_peer->vdev;
  62. struct dp_pdev *pdev = vdev->pdev;
  63. struct dp_mec_entry *mecentry = NULL;
  64. struct dp_ast_entry *ase = NULL;
  65. uint16_t sa_idx = 0;
  66. uint8_t *data;
  67. /*
  68. * Multicast Echo Check is required only if vdev is STA and
  69. * received pkt is a multicast/broadcast pkt. otherwise
  70. * skip the MEC check.
  71. */
  72. if (vdev->opmode != wlan_op_mode_sta)
  73. return false;
  74. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  75. return false;
  76. data = qdf_nbuf_data(nbuf);
  77. /*
  78. * if the received pkts src mac addr matches with vdev
  79. * mac address then drop the pkt as it is looped back
  80. */
  81. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  82. vdev->mac_addr.raw,
  83. QDF_MAC_ADDR_SIZE)))
  84. return true;
  85. /*
  86. * In case of qwrap isolation mode, donot drop loopback packets.
  87. * In isolation mode, all packets from the wired stations need to go
  88. * to rootap and loop back to reach the wireless stations and
  89. * vice-versa.
  90. */
  91. if (qdf_unlikely(vdev->isolation_vdev))
  92. return false;
  93. /*
  94. * if the received pkts src mac addr matches with the
  95. * wired PCs MAC addr which is behind the STA or with
  96. * wireless STAs MAC addr which are behind the Repeater,
  97. * then drop the pkt as it is looped back
  98. */
  99. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  100. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  101. if ((sa_idx < 0) ||
  102. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  103. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  104. "invalid sa_idx: %d", sa_idx);
  105. qdf_assert_always(0);
  106. }
  107. qdf_spin_lock_bh(&soc->ast_lock);
  108. ase = soc->ast_table[sa_idx];
  109. /*
  110. * this check was not needed since MEC is not dependent on AST,
  111. * but if we dont have this check SON has some issues in
  112. * dual backhaul scenario. in APS SON mode, client connected
  113. * to RE 2G and sends multicast packets. the RE sends it to CAP
  114. * over 5G backhaul. the CAP loopback it on 2G to RE.
  115. * On receiving in 2G STA vap, we assume that client has roamed
  116. * and kickout the client.
  117. */
  118. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  119. qdf_spin_unlock_bh(&soc->ast_lock);
  120. goto drop;
  121. }
  122. qdf_spin_unlock_bh(&soc->ast_lock);
  123. }
  124. qdf_spin_lock_bh(&soc->mec_lock);
  125. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  126. &data[QDF_MAC_ADDR_SIZE]);
  127. if (!mecentry) {
  128. qdf_spin_unlock_bh(&soc->mec_lock);
  129. return false;
  130. }
  131. qdf_spin_unlock_bh(&soc->mec_lock);
  132. drop:
  133. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  134. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  135. return true;
  136. }
  137. #endif
  138. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  139. void dp_rx_link_desc_refill_duplicate_check(
  140. struct dp_soc *soc,
  141. struct hal_buf_info *buf_info,
  142. hal_buff_addrinfo_t ring_buf_info)
  143. {
  144. struct hal_buf_info current_link_desc_buf_info = { 0 };
  145. /* do duplicate link desc address check */
  146. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  147. &current_link_desc_buf_info);
  148. /*
  149. * TODO - Check if the hal soc api call can be removed
  150. * since the cookie is just used for print.
  151. * buffer_addr_info is the first element of ring_desc
  152. */
  153. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  154. (uint32_t *)ring_buf_info,
  155. &current_link_desc_buf_info);
  156. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  157. buf_info->paddr)) {
  158. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  159. current_link_desc_buf_info.paddr,
  160. current_link_desc_buf_info.sw_cookie);
  161. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  162. }
  163. *buf_info = current_link_desc_buf_info;
  164. }
  165. /**
  166. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  167. * (WBM) by address
  168. *
  169. * @soc: core DP main context
  170. * @link_desc_addr: link descriptor addr
  171. *
  172. * Return: QDF_STATUS
  173. */
  174. QDF_STATUS
  175. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  176. hal_buff_addrinfo_t link_desc_addr,
  177. uint8_t bm_action)
  178. {
  179. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  180. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  181. hal_soc_handle_t hal_soc = soc->hal_soc;
  182. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  183. void *src_srng_desc;
  184. if (!wbm_rel_srng) {
  185. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  186. return status;
  187. }
  188. /* do duplicate link desc address check */
  189. dp_rx_link_desc_refill_duplicate_check(
  190. soc,
  191. &soc->last_op_info.wbm_rel_link_desc,
  192. link_desc_addr);
  193. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  194. /* TODO */
  195. /*
  196. * Need API to convert from hal_ring pointer to
  197. * Ring Type / Ring Id combo
  198. */
  199. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  200. soc, wbm_rel_srng);
  201. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  202. goto done;
  203. }
  204. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  205. if (qdf_likely(src_srng_desc)) {
  206. /* Return link descriptor through WBM ring (SW2WBM)*/
  207. hal_rx_msdu_link_desc_set(hal_soc,
  208. src_srng_desc, link_desc_addr, bm_action);
  209. status = QDF_STATUS_SUCCESS;
  210. } else {
  211. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  212. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  213. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  214. srng->ring_id,
  215. soc->stats.rx.err.hal_ring_access_full_fail);
  216. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  217. *srng->u.src_ring.hp_addr,
  218. srng->u.src_ring.reap_hp,
  219. *srng->u.src_ring.tp_addr,
  220. srng->u.src_ring.cached_tp);
  221. QDF_BUG(0);
  222. }
  223. done:
  224. hal_srng_access_end(hal_soc, wbm_rel_srng);
  225. return status;
  226. }
  227. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  228. /**
  229. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  230. * (WBM), following error handling
  231. *
  232. * @soc: core DP main context
  233. * @ring_desc: opaque pointer to the REO error ring descriptor
  234. *
  235. * Return: QDF_STATUS
  236. */
  237. QDF_STATUS
  238. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  239. uint8_t bm_action)
  240. {
  241. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  242. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  243. }
  244. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  245. /**
  246. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  247. *
  248. * @soc: core txrx main context
  249. * @ring_desc: opaque pointer to the REO error ring descriptor
  250. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  251. * @head: head of the local descriptor free-list
  252. * @tail: tail of the local descriptor free-list
  253. * @quota: No. of units (packets) that can be serviced in one shot.
  254. *
  255. * This function is used to drop all MSDU in an MPDU
  256. *
  257. * Return: uint32_t: No. of elements processed
  258. */
  259. static uint32_t
  260. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  261. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  262. uint8_t *mac_id,
  263. uint32_t quota)
  264. {
  265. uint32_t rx_bufs_used = 0;
  266. void *link_desc_va;
  267. struct hal_buf_info buf_info;
  268. struct dp_pdev *pdev;
  269. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  270. int i;
  271. uint8_t *rx_tlv_hdr;
  272. uint32_t tid;
  273. struct rx_desc_pool *rx_desc_pool;
  274. struct dp_rx_desc *rx_desc;
  275. /* First field in REO Dst ring Desc is buffer_addr_info */
  276. void *buf_addr_info = ring_desc;
  277. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  278. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  279. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  280. /* buffer_addr_info is the first element of ring_desc */
  281. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  282. (uint32_t *)ring_desc,
  283. &buf_info);
  284. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  285. if (!link_desc_va) {
  286. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  287. return rx_bufs_used;
  288. }
  289. more_msdu_link_desc:
  290. /* No UNMAP required -- this is "malloc_consistent" memory */
  291. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  292. &mpdu_desc_info->msdu_count);
  293. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  294. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  295. soc, msdu_list.sw_cookie[i]);
  296. qdf_assert_always(rx_desc);
  297. /* all buffers from a MSDU link link belong to same pdev */
  298. *mac_id = rx_desc->pool_id;
  299. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  300. if (!pdev) {
  301. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  302. soc, rx_desc->pool_id);
  303. return rx_bufs_used;
  304. }
  305. if (!dp_rx_desc_check_magic(rx_desc)) {
  306. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  307. soc, msdu_list.sw_cookie[i]);
  308. return rx_bufs_used;
  309. }
  310. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  311. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  312. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  313. rx_desc->unmapped = 1;
  314. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  315. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  316. rx_bufs_used++;
  317. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  318. rx_desc->rx_buf_start);
  319. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  320. soc, tid);
  321. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  322. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  323. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  324. /* Just free the buffers */
  325. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  326. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  327. &pdev->free_list_tail, rx_desc);
  328. }
  329. /*
  330. * If the msdu's are spread across multiple link-descriptors,
  331. * we cannot depend solely on the msdu_count(e.g., if msdu is
  332. * spread across multiple buffers).Hence, it is
  333. * necessary to check the next link_descriptor and release
  334. * all the msdu's that are part of it.
  335. */
  336. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  337. link_desc_va,
  338. &next_link_desc_addr_info);
  339. if (hal_rx_is_buf_addr_info_valid(
  340. &next_link_desc_addr_info)) {
  341. /* Clear the next link desc info for the current link_desc */
  342. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  343. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  344. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  345. hal_rx_buffer_addr_info_get_paddr(
  346. &next_link_desc_addr_info,
  347. &buf_info);
  348. /* buffer_addr_info is the first element of ring_desc */
  349. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  350. (uint32_t *)&next_link_desc_addr_info,
  351. &buf_info);
  352. cur_link_desc_addr_info = next_link_desc_addr_info;
  353. buf_addr_info = &cur_link_desc_addr_info;
  354. link_desc_va =
  355. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  356. goto more_msdu_link_desc;
  357. }
  358. quota--;
  359. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  360. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  361. return rx_bufs_used;
  362. }
  363. /**
  364. * dp_rx_pn_error_handle() - Handles PN check errors
  365. *
  366. * @soc: core txrx main context
  367. * @ring_desc: opaque pointer to the REO error ring descriptor
  368. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  369. * @head: head of the local descriptor free-list
  370. * @tail: tail of the local descriptor free-list
  371. * @quota: No. of units (packets) that can be serviced in one shot.
  372. *
  373. * This function implements PN error handling
  374. * If the peer is configured to ignore the PN check errors
  375. * or if DP feels, that this frame is still OK, the frame can be
  376. * re-injected back to REO to use some of the other features
  377. * of REO e.g. duplicate detection/routing to other cores
  378. *
  379. * Return: uint32_t: No. of elements processed
  380. */
  381. static uint32_t
  382. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  383. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  384. uint8_t *mac_id,
  385. uint32_t quota)
  386. {
  387. uint16_t peer_id;
  388. uint32_t rx_bufs_used = 0;
  389. struct dp_txrx_peer *txrx_peer;
  390. bool peer_pn_policy = false;
  391. dp_txrx_ref_handle txrx_ref_handle;
  392. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  393. mpdu_desc_info->peer_meta_data);
  394. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  395. &txrx_ref_handle,
  396. DP_MOD_ID_RX_ERR);
  397. if (qdf_likely(txrx_peer)) {
  398. /*
  399. * TODO: Check for peer specific policies & set peer_pn_policy
  400. */
  401. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  402. "discard rx due to PN error for peer %pK",
  403. txrx_peer);
  404. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  405. }
  406. dp_rx_err_err("%pK: Packet received with PN error", soc);
  407. /* No peer PN policy -- definitely drop */
  408. if (!peer_pn_policy)
  409. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  410. mpdu_desc_info,
  411. mac_id, quota);
  412. return rx_bufs_used;
  413. }
  414. /**
  415. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  416. *
  417. * @soc: core txrx main context
  418. * @nbuf: pointer to msdu skb
  419. * @peer_id: dp peer ID
  420. * @rx_tlv_hdr: start of rx tlv header
  421. *
  422. * This function process the msdu delivered from REO2TCL
  423. * ring with error type OOR
  424. *
  425. * Return: None
  426. */
  427. static void
  428. dp_rx_oor_handle(struct dp_soc *soc,
  429. qdf_nbuf_t nbuf,
  430. uint16_t peer_id,
  431. uint8_t *rx_tlv_hdr)
  432. {
  433. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  434. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  435. struct dp_txrx_peer *txrx_peer = NULL;
  436. dp_txrx_ref_handle txrx_ref_handle;
  437. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  438. &txrx_ref_handle,
  439. DP_MOD_ID_RX_ERR);
  440. if (!txrx_peer) {
  441. dp_info_rl("peer not found");
  442. goto free_nbuf;
  443. }
  444. if (dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  445. rx_tlv_hdr)) {
  446. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  447. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  448. return;
  449. }
  450. free_nbuf:
  451. if (txrx_peer)
  452. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  453. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  454. dp_rx_nbuf_free(nbuf);
  455. }
  456. /**
  457. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  458. * is a monotonous increment of packet number
  459. * from the previous successfully re-ordered
  460. * frame.
  461. * @soc: Datapath SOC handle
  462. * @ring_desc: REO ring descriptor
  463. * @nbuf: Current packet
  464. *
  465. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  466. */
  467. static inline QDF_STATUS
  468. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  469. qdf_nbuf_t nbuf)
  470. {
  471. uint64_t prev_pn, curr_pn[2];
  472. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  473. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  474. if (curr_pn[0] > prev_pn)
  475. return QDF_STATUS_SUCCESS;
  476. return QDF_STATUS_E_FAILURE;
  477. }
  478. #ifdef WLAN_SKIP_BAR_UPDATE
  479. static
  480. void dp_rx_err_handle_bar(struct dp_soc *soc,
  481. struct dp_peer *peer,
  482. qdf_nbuf_t nbuf)
  483. {
  484. dp_info_rl("BAR update to H.W is skipped");
  485. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  486. }
  487. #else
  488. static
  489. void dp_rx_err_handle_bar(struct dp_soc *soc,
  490. struct dp_peer *peer,
  491. qdf_nbuf_t nbuf)
  492. {
  493. uint8_t *rx_tlv_hdr;
  494. unsigned char type, subtype;
  495. uint16_t start_seq_num;
  496. uint32_t tid;
  497. QDF_STATUS status;
  498. struct ieee80211_frame_bar *bar;
  499. /*
  500. * 1. Is this a BAR frame. If not Discard it.
  501. * 2. If it is, get the peer id, tid, ssn
  502. * 2a Do a tid update
  503. */
  504. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  505. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  506. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  507. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  508. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  509. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  510. dp_err_rl("Not a BAR frame!");
  511. return;
  512. }
  513. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  514. qdf_assert_always(tid < DP_MAX_TIDS);
  515. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  516. dp_info_rl("tid %u window_size %u start_seq_num %u",
  517. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  518. status = dp_rx_tid_update_wifi3(peer, tid,
  519. peer->rx_tid[tid].ba_win_size,
  520. start_seq_num,
  521. true);
  522. if (status != QDF_STATUS_SUCCESS) {
  523. dp_err_rl("failed to handle bar frame update rx tid");
  524. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  525. } else {
  526. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  527. }
  528. }
  529. #endif
  530. /**
  531. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  532. * @soc: Datapath SoC handle
  533. * @nbuf: packet being processed
  534. * @mpdu_desc_info: mpdu desc info for the current packet
  535. * @tid: tid on which the packet arrived
  536. * @err_status: Flag to indicate if REO encountered an error while routing this
  537. * frame
  538. * @error_code: REO error code
  539. *
  540. * Return: None
  541. */
  542. static void
  543. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  544. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  545. uint32_t tid, uint8_t err_status, uint32_t error_code)
  546. {
  547. uint16_t peer_id;
  548. struct dp_peer *peer;
  549. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  550. mpdu_desc_info->peer_meta_data);
  551. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  552. if (!peer)
  553. return;
  554. dp_info("BAR frame: "
  555. " peer_id = %d"
  556. " tid = %u"
  557. " SSN = %d"
  558. " error status = %d",
  559. peer->peer_id,
  560. tid,
  561. mpdu_desc_info->mpdu_seq,
  562. err_status);
  563. if (err_status == HAL_REO_ERROR_DETECTED) {
  564. switch (error_code) {
  565. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  566. /* fallthrough */
  567. case HAL_REO_ERR_BAR_FRAME_OOR:
  568. dp_rx_err_handle_bar(soc, peer, nbuf);
  569. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  570. break;
  571. default:
  572. DP_STATS_INC(soc, rx.bar_frame, 1);
  573. }
  574. }
  575. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  576. }
  577. /**
  578. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  579. *
  580. * @soc: core txrx main context
  581. * @ring_desc: opaque pointer to the REO error ring descriptor
  582. * @mpdu_desc_info: pointer to mpdu level description info
  583. * @link_desc_va: pointer to msdu_link_desc virtual address
  584. * @err_code: reo erro code fetched from ring entry
  585. *
  586. * Function to handle msdus fetched from msdu link desc, currently
  587. * only support 2K jump, OOR error.
  588. *
  589. * Return: msdu count processed.
  590. */
  591. static uint32_t
  592. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  593. void *ring_desc,
  594. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  595. void *link_desc_va,
  596. enum hal_reo_error_code err_code)
  597. {
  598. uint32_t rx_bufs_used = 0;
  599. struct dp_pdev *pdev;
  600. int i;
  601. uint8_t *rx_tlv_hdr_first;
  602. uint8_t *rx_tlv_hdr_last;
  603. uint32_t tid = DP_MAX_TIDS;
  604. uint16_t peer_id;
  605. struct dp_rx_desc *rx_desc;
  606. struct rx_desc_pool *rx_desc_pool;
  607. qdf_nbuf_t nbuf;
  608. struct hal_buf_info buf_info;
  609. struct hal_rx_msdu_list msdu_list;
  610. uint16_t num_msdus;
  611. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  612. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  613. /* First field in REO Dst ring Desc is buffer_addr_info */
  614. void *buf_addr_info = ring_desc;
  615. qdf_nbuf_t head_nbuf = NULL;
  616. qdf_nbuf_t tail_nbuf = NULL;
  617. uint16_t msdu_processed = 0;
  618. QDF_STATUS status;
  619. bool ret;
  620. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  621. mpdu_desc_info->peer_meta_data);
  622. more_msdu_link_desc:
  623. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  624. &num_msdus);
  625. for (i = 0; i < num_msdus; i++) {
  626. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  627. soc,
  628. msdu_list.sw_cookie[i]);
  629. qdf_assert_always(rx_desc);
  630. /* all buffers from a MSDU link belong to same pdev */
  631. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  632. nbuf = rx_desc->nbuf;
  633. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  634. msdu_list.paddr[i]);
  635. if (!ret) {
  636. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  637. rx_desc->in_err_state = 1;
  638. continue;
  639. }
  640. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  641. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  642. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  643. rx_desc->unmapped = 1;
  644. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  645. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  646. rx_bufs_used++;
  647. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  648. &pdev->free_list_tail, rx_desc);
  649. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  650. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  651. HAL_MSDU_F_MSDU_CONTINUATION))
  652. continue;
  653. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  654. rx_desc->pool_id)) {
  655. /* MSDU queued back to the pool */
  656. goto process_next_msdu;
  657. }
  658. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  659. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  660. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  661. nbuf = dp_rx_sg_create(soc, head_nbuf);
  662. qdf_nbuf_set_is_frag(nbuf, 1);
  663. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  664. }
  665. if (soc->features.pn_in_reo_dest) {
  666. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  667. if (QDF_IS_STATUS_ERROR(status)) {
  668. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  669. 1);
  670. dp_rx_nbuf_free(nbuf);
  671. goto process_next_msdu;
  672. }
  673. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  674. qdf_nbuf_data(nbuf),
  675. mpdu_desc_info);
  676. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  677. mpdu_desc_info->peer_meta_data);
  678. if (mpdu_desc_info->bar_frame)
  679. _dp_rx_bar_frame_handle(soc, nbuf,
  680. mpdu_desc_info, tid,
  681. HAL_REO_ERROR_DETECTED,
  682. err_code);
  683. }
  684. switch (err_code) {
  685. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  686. /*
  687. * only first msdu, mpdu start description tlv valid?
  688. * and use it for following msdu.
  689. */
  690. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  691. rx_tlv_hdr_last))
  692. tid = hal_rx_mpdu_start_tid_get(
  693. soc->hal_soc,
  694. rx_tlv_hdr_first);
  695. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  696. peer_id, tid);
  697. break;
  698. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  699. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  700. break;
  701. default:
  702. dp_err_rl("Non-support error code %d", err_code);
  703. dp_rx_nbuf_free(nbuf);
  704. }
  705. process_next_msdu:
  706. msdu_processed++;
  707. head_nbuf = NULL;
  708. tail_nbuf = NULL;
  709. }
  710. /*
  711. * If the msdu's are spread across multiple link-descriptors,
  712. * we cannot depend solely on the msdu_count(e.g., if msdu is
  713. * spread across multiple buffers).Hence, it is
  714. * necessary to check the next link_descriptor and release
  715. * all the msdu's that are part of it.
  716. */
  717. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  718. link_desc_va,
  719. &next_link_desc_addr_info);
  720. if (hal_rx_is_buf_addr_info_valid(
  721. &next_link_desc_addr_info)) {
  722. /* Clear the next link desc info for the current link_desc */
  723. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  724. dp_rx_link_desc_return_by_addr(
  725. soc,
  726. buf_addr_info,
  727. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  728. hal_rx_buffer_addr_info_get_paddr(
  729. &next_link_desc_addr_info,
  730. &buf_info);
  731. /* buffer_addr_info is the first element of ring_desc */
  732. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  733. (uint32_t *)&next_link_desc_addr_info,
  734. &buf_info);
  735. link_desc_va =
  736. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  737. cur_link_desc_addr_info = next_link_desc_addr_info;
  738. buf_addr_info = &cur_link_desc_addr_info;
  739. goto more_msdu_link_desc;
  740. }
  741. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  742. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  743. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  744. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  745. return rx_bufs_used;
  746. }
  747. #ifdef DP_INVALID_PEER_ASSERT
  748. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) \
  749. do { \
  750. qdf_assert_always(!(head)); \
  751. qdf_assert_always(!(tail)); \
  752. } while (0)
  753. #else
  754. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) /* no op */
  755. #endif
  756. /**
  757. * dp_rx_chain_msdus() - Function to chain all msdus of a mpdu
  758. * to pdev invalid peer list
  759. *
  760. * @soc: core DP main context
  761. * @nbuf: Buffer pointer
  762. * @rx_tlv_hdr: start of rx tlv header
  763. * @mac_id: mac id
  764. *
  765. * Return: bool: true for last msdu of mpdu
  766. */
  767. static bool
  768. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  769. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  770. {
  771. bool mpdu_done = false;
  772. qdf_nbuf_t curr_nbuf = NULL;
  773. qdf_nbuf_t tmp_nbuf = NULL;
  774. /* TODO: Currently only single radio is supported, hence
  775. * pdev hard coded to '0' index
  776. */
  777. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  778. if (!dp_pdev) {
  779. dp_rx_err_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  780. return mpdu_done;
  781. }
  782. /* if invalid peer SG list has max values free the buffers in list
  783. * and treat current buffer as start of list
  784. *
  785. * current logic to detect the last buffer from attn_tlv is not reliable
  786. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  787. * up
  788. */
  789. if (!dp_pdev->first_nbuf ||
  790. (dp_pdev->invalid_peer_head_msdu &&
  791. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  792. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  793. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  794. dp_pdev->ppdu_id = hal_rx_get_ppdu_id(soc->hal_soc,
  795. rx_tlv_hdr);
  796. dp_pdev->first_nbuf = true;
  797. /* If the new nbuf received is the first msdu of the
  798. * amsdu and there are msdus in the invalid peer msdu
  799. * list, then let us free all the msdus of the invalid
  800. * peer msdu list.
  801. * This scenario can happen when we start receiving
  802. * new a-msdu even before the previous a-msdu is completely
  803. * received.
  804. */
  805. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  806. while (curr_nbuf) {
  807. tmp_nbuf = curr_nbuf->next;
  808. dp_rx_nbuf_free(curr_nbuf);
  809. curr_nbuf = tmp_nbuf;
  810. }
  811. dp_pdev->invalid_peer_head_msdu = NULL;
  812. dp_pdev->invalid_peer_tail_msdu = NULL;
  813. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  814. }
  815. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(soc->hal_soc,
  816. rx_tlv_hdr) &&
  817. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  818. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  819. qdf_assert_always(dp_pdev->first_nbuf == true);
  820. dp_pdev->first_nbuf = false;
  821. mpdu_done = true;
  822. }
  823. /*
  824. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  825. * should be NULL here, add the checking for debugging purpose
  826. * in case some corner case.
  827. */
  828. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  829. dp_pdev->invalid_peer_tail_msdu);
  830. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  831. dp_pdev->invalid_peer_tail_msdu,
  832. nbuf);
  833. return mpdu_done;
  834. }
  835. /**
  836. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  837. * @soc: core DP main context
  838. * @ring_desc: Hal ring desc
  839. * @rx_desc: dp rx desc
  840. * @mpdu_desc_info: mpdu desc info
  841. *
  842. * Handle the error BAR frames received. Ensure the SOC level
  843. * stats are updated based on the REO error code. The BAR frames
  844. * are further processed by updating the Rx tids with the start
  845. * sequence number (SSN) and BA window size. Desc is returned
  846. * to the free desc list
  847. *
  848. * Return: none
  849. */
  850. static void
  851. dp_rx_bar_frame_handle(struct dp_soc *soc,
  852. hal_ring_desc_t ring_desc,
  853. struct dp_rx_desc *rx_desc,
  854. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  855. uint8_t err_status,
  856. uint32_t err_code)
  857. {
  858. qdf_nbuf_t nbuf;
  859. struct dp_pdev *pdev;
  860. struct rx_desc_pool *rx_desc_pool;
  861. uint8_t *rx_tlv_hdr;
  862. uint32_t tid;
  863. nbuf = rx_desc->nbuf;
  864. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  865. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  866. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  867. rx_desc->unmapped = 1;
  868. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  869. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  870. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  871. rx_tlv_hdr);
  872. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  873. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  874. err_code);
  875. dp_rx_link_desc_return(soc, ring_desc,
  876. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  877. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  878. rx_desc->pool_id);
  879. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  880. &pdev->free_list_tail,
  881. rx_desc);
  882. }
  883. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  884. /**
  885. * dp_2k_jump_handle() - Function to handle 2k jump exception
  886. * on WBM ring
  887. *
  888. * @soc: core DP main context
  889. * @nbuf: buffer pointer
  890. * @rx_tlv_hdr: start of rx tlv header
  891. * @peer_id: peer id of first msdu
  892. * @tid: Tid for which exception occurred
  893. *
  894. * This function handles 2k jump violations arising out
  895. * of receiving aggregates in non BA case. This typically
  896. * may happen if aggregates are received on a QOS enabled TID
  897. * while Rx window size is still initialized to value of 2. Or
  898. * it may also happen if negotiated window size is 1 but peer
  899. * sends aggregates.
  900. *
  901. */
  902. void
  903. dp_2k_jump_handle(struct dp_soc *soc,
  904. qdf_nbuf_t nbuf,
  905. uint8_t *rx_tlv_hdr,
  906. uint16_t peer_id,
  907. uint8_t tid)
  908. {
  909. struct dp_peer *peer = NULL;
  910. struct dp_rx_tid *rx_tid = NULL;
  911. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  912. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  913. if (!peer) {
  914. dp_rx_err_info_rl("%pK: peer not found", soc);
  915. goto free_nbuf;
  916. }
  917. if (tid >= DP_MAX_TIDS) {
  918. dp_info_rl("invalid tid");
  919. goto nbuf_deliver;
  920. }
  921. rx_tid = &peer->rx_tid[tid];
  922. qdf_spin_lock_bh(&rx_tid->tid_lock);
  923. /* only if BA session is active, allow send Delba */
  924. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  925. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  926. goto nbuf_deliver;
  927. }
  928. if (!rx_tid->delba_tx_status) {
  929. rx_tid->delba_tx_retry++;
  930. rx_tid->delba_tx_status = 1;
  931. rx_tid->delba_rcode =
  932. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  933. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  934. if (soc->cdp_soc.ol_ops->send_delba) {
  935. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  936. 1);
  937. soc->cdp_soc.ol_ops->send_delba(
  938. peer->vdev->pdev->soc->ctrl_psoc,
  939. peer->vdev->vdev_id,
  940. peer->mac_addr.raw,
  941. tid,
  942. rx_tid->delba_rcode,
  943. CDP_DELBA_2K_JUMP);
  944. }
  945. } else {
  946. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  947. }
  948. nbuf_deliver:
  949. if (dp_rx_deliver_special_frame(soc, peer->txrx_peer, nbuf, frame_mask,
  950. rx_tlv_hdr)) {
  951. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  952. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  953. return;
  954. }
  955. free_nbuf:
  956. if (peer)
  957. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  958. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  959. dp_rx_nbuf_free(nbuf);
  960. }
  961. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  962. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  963. /**
  964. * dp_rx_null_q_handle_invalid_peer_id_exception() - to find exception
  965. * @soc: pointer to dp_soc struct
  966. * @pool_id: Pool id to find dp_pdev
  967. * @rx_tlv_hdr: TLV header of received packet
  968. * @nbuf: SKB
  969. *
  970. * In certain types of packets if peer_id is not correct then
  971. * driver may not be able find. Try finding peer by addr_2 of
  972. * received MPDU. If you find the peer then most likely sw_peer_id &
  973. * ast_idx is corrupted.
  974. *
  975. * Return: True if you find the peer by addr_2 of received MPDU else false
  976. */
  977. static bool
  978. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  979. uint8_t pool_id,
  980. uint8_t *rx_tlv_hdr,
  981. qdf_nbuf_t nbuf)
  982. {
  983. struct dp_peer *peer = NULL;
  984. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  985. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  986. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  987. if (!pdev) {
  988. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  989. soc, pool_id);
  990. return false;
  991. }
  992. /*
  993. * WAR- In certain types of packets if peer_id is not correct then
  994. * driver may not be able find. Try finding peer by addr_2 of
  995. * received MPDU
  996. */
  997. if (wh)
  998. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  999. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  1000. if (peer) {
  1001. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  1002. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1003. QDF_TRACE_LEVEL_DEBUG);
  1004. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  1005. 1, qdf_nbuf_len(nbuf));
  1006. dp_rx_nbuf_free(nbuf);
  1007. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1008. return true;
  1009. }
  1010. return false;
  1011. }
  1012. /**
  1013. * dp_rx_check_pkt_len() - Check for pktlen validity
  1014. * @soc: DP SOC context
  1015. * @pkt_len: computed length of the pkt from caller in bytes
  1016. *
  1017. * Return: true if pktlen > RX_BUFFER_SIZE, else return false
  1018. *
  1019. */
  1020. static inline
  1021. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  1022. {
  1023. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  1024. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  1025. 1, pkt_len);
  1026. return true;
  1027. } else {
  1028. return false;
  1029. }
  1030. }
  1031. #else
  1032. static inline bool
  1033. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  1034. uint8_t pool_id,
  1035. uint8_t *rx_tlv_hdr,
  1036. qdf_nbuf_t nbuf)
  1037. {
  1038. return false;
  1039. }
  1040. static inline
  1041. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  1042. {
  1043. return false;
  1044. }
  1045. #endif
  1046. /*
  1047. * dp_rx_deliver_to_osif_stack() - function to deliver rx pkts to stack
  1048. * @soc: DP soc
  1049. * @vdv: DP vdev handle
  1050. * @txrx_peer: pointer to the txrx_peer object
  1051. * @nbuf: skb list head
  1052. * @tail: skb list tail
  1053. * @is_eapol: eapol pkt check
  1054. *
  1055. * Return: None
  1056. */
  1057. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1058. static inline void
  1059. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  1060. struct dp_vdev *vdev,
  1061. struct dp_txrx_peer *txrx_peer,
  1062. qdf_nbuf_t nbuf,
  1063. qdf_nbuf_t tail,
  1064. bool is_eapol)
  1065. {
  1066. if (is_eapol && soc->eapol_over_control_port)
  1067. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  1068. else
  1069. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  1070. }
  1071. #else
  1072. static inline void
  1073. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  1074. struct dp_vdev *vdev,
  1075. struct dp_txrx_peer *txrx_peer,
  1076. qdf_nbuf_t nbuf,
  1077. qdf_nbuf_t tail,
  1078. bool is_eapol)
  1079. {
  1080. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  1081. }
  1082. #endif
  1083. #ifdef WLAN_FEATURE_11BE_MLO
  1084. /*
  1085. * dp_rx_err_match_dhost() - function to check whether dest-mac is correct
  1086. * @eh: Ethernet header of incoming packet
  1087. * @vdev: dp_vdev object of the VAP on which this data packet is received
  1088. *
  1089. * Return: 1 if the destination mac is correct,
  1090. * 0 if this frame is not correctly destined to this VAP/MLD
  1091. */
  1092. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  1093. {
  1094. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  1095. QDF_MAC_ADDR_SIZE) == 0) ||
  1096. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  1097. QDF_MAC_ADDR_SIZE) == 0));
  1098. }
  1099. #else
  1100. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  1101. {
  1102. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  1103. QDF_MAC_ADDR_SIZE) == 0);
  1104. }
  1105. #endif
  1106. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1107. /**
  1108. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  1109. * descriptor violation on either a
  1110. * REO or WBM ring
  1111. *
  1112. * @soc: core DP main context
  1113. * @nbuf: buffer pointer
  1114. * @rx_tlv_hdr: start of rx tlv header
  1115. * @pool_id: mac id
  1116. * @txrx_peer: txrx peer handle
  1117. *
  1118. * This function handles NULL queue descriptor violations arising out
  1119. * a missing REO queue for a given peer or a given TID. This typically
  1120. * may happen if a packet is received on a QOS enabled TID before the
  1121. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  1122. * it may also happen for MC/BC frames if they are not routed to the
  1123. * non-QOS TID queue, in the absence of any other default TID queue.
  1124. * This error can show up both in a REO destination or WBM release ring.
  1125. *
  1126. * Return: QDF_STATUS_SUCCESS, if nbuf handled successfully. QDF status code
  1127. * if nbuf could not be handled or dropped.
  1128. */
  1129. static QDF_STATUS
  1130. dp_rx_null_q_desc_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1131. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1132. struct dp_txrx_peer *txrx_peer)
  1133. {
  1134. uint32_t pkt_len;
  1135. uint16_t msdu_len;
  1136. struct dp_vdev *vdev;
  1137. uint8_t tid;
  1138. qdf_ether_header_t *eh;
  1139. struct hal_rx_msdu_metadata msdu_metadata;
  1140. uint16_t sa_idx = 0;
  1141. bool is_eapol = 0;
  1142. bool enh_flag;
  1143. qdf_nbuf_set_rx_chfrag_start(nbuf,
  1144. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1145. rx_tlv_hdr));
  1146. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1147. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1148. rx_tlv_hdr));
  1149. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1150. rx_tlv_hdr));
  1151. qdf_nbuf_set_da_valid(nbuf,
  1152. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1153. rx_tlv_hdr));
  1154. qdf_nbuf_set_sa_valid(nbuf,
  1155. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1156. rx_tlv_hdr));
  1157. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1158. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1159. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1160. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1161. if (dp_rx_check_pkt_len(soc, pkt_len))
  1162. goto drop_nbuf;
  1163. /* Set length in nbuf */
  1164. qdf_nbuf_set_pktlen(
  1165. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1166. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1167. }
  1168. /*
  1169. * Check if DMA completed -- msdu_done is the last bit
  1170. * to be written
  1171. */
  1172. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1173. dp_err_rl("MSDU DONE failure");
  1174. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1175. QDF_TRACE_LEVEL_INFO);
  1176. qdf_assert(0);
  1177. }
  1178. if (!txrx_peer &&
  1179. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1180. rx_tlv_hdr, nbuf))
  1181. return QDF_STATUS_E_FAILURE;
  1182. if (!txrx_peer) {
  1183. bool mpdu_done = false;
  1184. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1185. if (!pdev) {
  1186. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1187. return QDF_STATUS_E_FAILURE;
  1188. }
  1189. dp_err_rl("txrx_peer is NULL");
  1190. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1191. qdf_nbuf_len(nbuf));
  1192. /* QCN9000 has the support enabled */
  1193. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1194. mpdu_done = true;
  1195. nbuf->next = NULL;
  1196. /* Trigger invalid peer handler wrapper */
  1197. dp_rx_process_invalid_peer_wrapper(soc,
  1198. nbuf, mpdu_done, pool_id);
  1199. } else {
  1200. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  1201. /* Trigger invalid peer handler wrapper */
  1202. dp_rx_process_invalid_peer_wrapper(soc,
  1203. pdev->invalid_peer_head_msdu,
  1204. mpdu_done, pool_id);
  1205. }
  1206. if (mpdu_done) {
  1207. pdev->invalid_peer_head_msdu = NULL;
  1208. pdev->invalid_peer_tail_msdu = NULL;
  1209. }
  1210. return QDF_STATUS_E_FAILURE;
  1211. }
  1212. vdev = txrx_peer->vdev;
  1213. if (!vdev) {
  1214. dp_err_rl("Null vdev!");
  1215. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1216. goto drop_nbuf;
  1217. }
  1218. /*
  1219. * Advance the packet start pointer by total size of
  1220. * pre-header TLV's
  1221. */
  1222. if (qdf_nbuf_is_frag(nbuf))
  1223. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1224. else
  1225. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1226. soc->rx_pkt_tlv_size));
  1227. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1228. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1229. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1230. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1231. if ((sa_idx < 0) ||
  1232. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1233. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1234. goto drop_nbuf;
  1235. }
  1236. }
  1237. if ((!soc->mec_fw_offload) &&
  1238. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1239. /* this is a looped back MCBC pkt, drop it */
  1240. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1241. qdf_nbuf_len(nbuf));
  1242. goto drop_nbuf;
  1243. }
  1244. /*
  1245. * In qwrap mode if the received packet matches with any of the vdev
  1246. * mac addresses, drop it. Donot receive multicast packets originated
  1247. * from any proxysta.
  1248. */
  1249. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1250. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1251. qdf_nbuf_len(nbuf));
  1252. goto drop_nbuf;
  1253. }
  1254. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1255. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1256. rx_tlv_hdr))) {
  1257. dp_err_rl("free buffer for multicast packet");
  1258. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1);
  1259. goto drop_nbuf;
  1260. }
  1261. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1262. dp_err_rl("mcast Policy Check Drop pkt");
  1263. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1);
  1264. goto drop_nbuf;
  1265. }
  1266. /* WDS Source Port Learning */
  1267. if (!soc->ast_offload_support &&
  1268. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1269. vdev->wds_enabled))
  1270. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1271. msdu_metadata);
  1272. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1273. struct dp_peer *peer;
  1274. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1275. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1276. DP_MOD_ID_RX_ERR);
  1277. if (peer) {
  1278. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1279. dp_rx_tid_setup_wifi3(peer, tid, 1,
  1280. IEEE80211_SEQ_MAX);
  1281. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1282. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1283. }
  1284. }
  1285. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1286. if (!txrx_peer->authorize) {
  1287. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  1288. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  1289. if (is_eapol) {
  1290. if (!dp_rx_err_match_dhost(eh, vdev))
  1291. goto drop_nbuf;
  1292. } else {
  1293. goto drop_nbuf;
  1294. }
  1295. }
  1296. /*
  1297. * Drop packets in this path if cce_match is found. Packets will come
  1298. * in following path depending on whether tidQ is setup.
  1299. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1300. * cce_match = 1
  1301. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1302. * dropped.
  1303. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1304. * cce_match = 1
  1305. * These packets need to be dropped and should not get delivered
  1306. * to stack.
  1307. */
  1308. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr))) {
  1309. goto drop_nbuf;
  1310. }
  1311. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1312. qdf_nbuf_set_next(nbuf, NULL);
  1313. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1314. } else {
  1315. enh_flag = vdev->pdev->enhanced_stats_en;
  1316. qdf_nbuf_set_next(nbuf, NULL);
  1317. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1318. enh_flag);
  1319. /*
  1320. * Update the protocol tag in SKB based on
  1321. * CCE metadata
  1322. */
  1323. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1324. EXCEPTION_DEST_RING_ID,
  1325. true, true);
  1326. /* Update the flow tag in SKB based on FSE metadata */
  1327. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1328. rx_tlv_hdr, true);
  1329. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1330. soc->hal_soc, rx_tlv_hdr) &&
  1331. (vdev->rx_decap_type ==
  1332. htt_cmn_pkt_type_ethernet))) {
  1333. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1334. enh_flag);
  1335. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1336. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  1337. qdf_nbuf_len(nbuf),
  1338. enh_flag);
  1339. }
  1340. qdf_nbuf_set_exc_frame(nbuf, 1);
  1341. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1342. is_eapol);
  1343. }
  1344. return QDF_STATUS_SUCCESS;
  1345. drop_nbuf:
  1346. dp_rx_nbuf_free(nbuf);
  1347. return QDF_STATUS_E_FAILURE;
  1348. }
  1349. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1350. /**
  1351. * dp_rx_process_rxdma_err() - Function to deliver rxdma unencrypted_err
  1352. * frames to OS or wifi parse errors.
  1353. * @soc: core DP main context
  1354. * @nbuf: buffer pointer
  1355. * @rx_tlv_hdr: start of rx tlv header
  1356. * @txrx_peer: peer reference
  1357. * @err_code: rxdma err code
  1358. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1359. * pool_id has same mapping)
  1360. *
  1361. * Return: None
  1362. */
  1363. void
  1364. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1365. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1366. uint8_t err_code, uint8_t mac_id)
  1367. {
  1368. uint32_t pkt_len, l2_hdr_offset;
  1369. uint16_t msdu_len;
  1370. struct dp_vdev *vdev;
  1371. qdf_ether_header_t *eh;
  1372. bool is_broadcast;
  1373. /*
  1374. * Check if DMA completed -- msdu_done is the last bit
  1375. * to be written
  1376. */
  1377. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1378. dp_err_rl("MSDU DONE failure");
  1379. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1380. QDF_TRACE_LEVEL_INFO);
  1381. qdf_assert(0);
  1382. }
  1383. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1384. rx_tlv_hdr);
  1385. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1386. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1387. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1388. /* Drop & free packet */
  1389. dp_rx_nbuf_free(nbuf);
  1390. return;
  1391. }
  1392. /* Set length in nbuf */
  1393. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1394. qdf_nbuf_set_next(nbuf, NULL);
  1395. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1396. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1397. if (!txrx_peer) {
  1398. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1399. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1400. qdf_nbuf_len(nbuf));
  1401. /* Trigger invalid peer handler wrapper */
  1402. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1403. return;
  1404. }
  1405. vdev = txrx_peer->vdev;
  1406. if (!vdev) {
  1407. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1408. vdev);
  1409. /* Drop & free packet */
  1410. dp_rx_nbuf_free(nbuf);
  1411. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1412. return;
  1413. }
  1414. /*
  1415. * Advance the packet start pointer by total size of
  1416. * pre-header TLV's
  1417. */
  1418. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1419. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1420. uint8_t *pkt_type;
  1421. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1422. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1423. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1424. htons(QDF_LLC_STP)) {
  1425. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1426. goto process_mesh;
  1427. } else {
  1428. goto process_rx;
  1429. }
  1430. }
  1431. }
  1432. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1433. goto process_mesh;
  1434. /*
  1435. * WAPI cert AP sends rekey frames as unencrypted.
  1436. * Thus RXDMA will report unencrypted frame error.
  1437. * To pass WAPI cert case, SW needs to pass unencrypted
  1438. * rekey frame to stack.
  1439. */
  1440. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1441. goto process_rx;
  1442. }
  1443. /*
  1444. * In dynamic WEP case rekey frames are not encrypted
  1445. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1446. * key install is already done
  1447. */
  1448. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1449. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1450. goto process_rx;
  1451. process_mesh:
  1452. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1453. dp_rx_nbuf_free(nbuf);
  1454. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1455. return;
  1456. }
  1457. if (vdev->mesh_vdev) {
  1458. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1459. == QDF_STATUS_SUCCESS) {
  1460. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1461. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1462. dp_rx_nbuf_free(nbuf);
  1463. return;
  1464. }
  1465. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1466. }
  1467. process_rx:
  1468. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1469. rx_tlv_hdr) &&
  1470. (vdev->rx_decap_type ==
  1471. htt_cmn_pkt_type_ethernet))) {
  1472. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1473. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1474. (eh->ether_dhost)) ? 1 : 0 ;
  1475. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1476. qdf_nbuf_len(nbuf));
  1477. if (is_broadcast) {
  1478. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1479. qdf_nbuf_len(nbuf));
  1480. }
  1481. }
  1482. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1483. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1484. } else {
  1485. /* Update the protocol tag in SKB based on CCE metadata */
  1486. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1487. EXCEPTION_DEST_RING_ID, true, true);
  1488. /* Update the flow tag in SKB based on FSE metadata */
  1489. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1490. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1491. qdf_nbuf_set_exc_frame(nbuf, 1);
  1492. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  1493. }
  1494. return;
  1495. }
  1496. /**
  1497. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  1498. * @soc: core DP main context
  1499. * @nbuf: buffer pointer
  1500. * @rx_tlv_hdr: start of rx tlv header
  1501. * @txrx_peer: txrx peer handle
  1502. *
  1503. * return: void
  1504. */
  1505. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1506. uint8_t *rx_tlv_hdr,
  1507. struct dp_txrx_peer *txrx_peer)
  1508. {
  1509. struct dp_vdev *vdev = NULL;
  1510. struct dp_pdev *pdev = NULL;
  1511. struct ol_if_ops *tops = NULL;
  1512. uint16_t rx_seq, fragno;
  1513. uint8_t is_raw;
  1514. unsigned int tid;
  1515. QDF_STATUS status;
  1516. struct cdp_rx_mic_err_info mic_failure_info;
  1517. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1518. rx_tlv_hdr))
  1519. return;
  1520. if (!txrx_peer) {
  1521. dp_info_rl("txrx_peer not found");
  1522. goto fail;
  1523. }
  1524. vdev = txrx_peer->vdev;
  1525. if (!vdev) {
  1526. dp_info_rl("VDEV not found");
  1527. goto fail;
  1528. }
  1529. pdev = vdev->pdev;
  1530. if (!pdev) {
  1531. dp_info_rl("PDEV not found");
  1532. goto fail;
  1533. }
  1534. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1535. if (is_raw) {
  1536. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1537. qdf_nbuf_data(nbuf));
  1538. /* Can get only last fragment */
  1539. if (fragno) {
  1540. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1541. qdf_nbuf_data(nbuf));
  1542. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1543. qdf_nbuf_data(nbuf));
  1544. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1545. tid, rx_seq, nbuf);
  1546. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1547. "status %d !", rx_seq, fragno, status);
  1548. return;
  1549. }
  1550. }
  1551. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1552. &mic_failure_info.da_mac_addr.bytes[0])) {
  1553. dp_err_rl("Failed to get da_mac_addr");
  1554. goto fail;
  1555. }
  1556. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1557. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1558. dp_err_rl("Failed to get ta_mac_addr");
  1559. goto fail;
  1560. }
  1561. mic_failure_info.key_id = 0;
  1562. mic_failure_info.multicast =
  1563. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1564. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1565. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1566. mic_failure_info.data = NULL;
  1567. mic_failure_info.vdev_id = vdev->vdev_id;
  1568. tops = pdev->soc->cdp_soc.ol_ops;
  1569. if (tops->rx_mic_error)
  1570. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1571. &mic_failure_info);
  1572. fail:
  1573. dp_rx_nbuf_free(nbuf);
  1574. return;
  1575. }
  1576. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1577. defined(WLAN_MCAST_MLO)
  1578. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1579. struct dp_vdev *vdev,
  1580. struct dp_txrx_peer *peer,
  1581. qdf_nbuf_t nbuf)
  1582. {
  1583. if (soc->arch_ops.dp_rx_mcast_handler) {
  1584. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer, nbuf))
  1585. return true;
  1586. }
  1587. return false;
  1588. }
  1589. #else
  1590. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1591. struct dp_vdev *vdev,
  1592. struct dp_txrx_peer *peer,
  1593. qdf_nbuf_t nbuf)
  1594. {
  1595. return false;
  1596. }
  1597. #endif
  1598. /**
  1599. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1600. * Free any other packet which comes in
  1601. * this path.
  1602. *
  1603. * @soc: core DP main context
  1604. * @nbuf: buffer pointer
  1605. * @txrx_peer: txrx peer handle
  1606. * @rx_tlv_hdr: start of rx tlv header
  1607. * @err_src: rxdma/reo
  1608. *
  1609. * This function indicates EAPOL frame received in wbm error ring to stack.
  1610. * Any other frame should be dropped.
  1611. *
  1612. * Return: SUCCESS if delivered to stack
  1613. */
  1614. static void
  1615. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1616. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1617. enum hal_rx_wbm_error_source err_src)
  1618. {
  1619. uint32_t pkt_len;
  1620. uint16_t msdu_len;
  1621. struct dp_vdev *vdev;
  1622. struct hal_rx_msdu_metadata msdu_metadata;
  1623. bool is_eapol;
  1624. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1625. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1626. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1627. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1628. if (dp_rx_check_pkt_len(soc, pkt_len))
  1629. goto drop_nbuf;
  1630. /* Set length in nbuf */
  1631. qdf_nbuf_set_pktlen(
  1632. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1633. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1634. }
  1635. /*
  1636. * Check if DMA completed -- msdu_done is the last bit
  1637. * to be written
  1638. */
  1639. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1640. dp_err_rl("MSDU DONE failure");
  1641. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1642. QDF_TRACE_LEVEL_INFO);
  1643. qdf_assert(0);
  1644. }
  1645. if (!txrx_peer)
  1646. goto drop_nbuf;
  1647. vdev = txrx_peer->vdev;
  1648. if (!vdev) {
  1649. dp_err_rl("Null vdev!");
  1650. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1651. goto drop_nbuf;
  1652. }
  1653. /*
  1654. * Advance the packet start pointer by total size of
  1655. * pre-header TLV's
  1656. */
  1657. if (qdf_nbuf_is_frag(nbuf))
  1658. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1659. else
  1660. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1661. soc->rx_pkt_tlv_size));
  1662. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf))
  1663. return;
  1664. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1665. /*
  1666. * Indicate EAPOL frame to stack only when vap mac address
  1667. * matches the destination address.
  1668. */
  1669. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1670. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1671. qdf_ether_header_t *eh =
  1672. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1673. if (dp_rx_err_match_dhost(eh, vdev)) {
  1674. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1675. qdf_nbuf_len(nbuf));
  1676. /*
  1677. * Update the protocol tag in SKB based on
  1678. * CCE metadata.
  1679. */
  1680. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1681. EXCEPTION_DEST_RING_ID,
  1682. true, true);
  1683. /* Update the flow tag in SKB based on FSE metadata */
  1684. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1685. true);
  1686. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1687. qdf_nbuf_len(nbuf),
  1688. vdev->pdev->enhanced_stats_en);
  1689. qdf_nbuf_set_exc_frame(nbuf, 1);
  1690. qdf_nbuf_set_next(nbuf, NULL);
  1691. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1692. NULL, is_eapol);
  1693. return;
  1694. }
  1695. }
  1696. drop_nbuf:
  1697. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1698. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1699. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1700. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1701. dp_rx_nbuf_free(nbuf);
  1702. }
  1703. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1704. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1705. /**
  1706. * dp_rx_link_cookie_check() - Validate link desc cookie
  1707. * @ring_desc: ring descriptor
  1708. *
  1709. * Return: qdf status
  1710. */
  1711. static inline QDF_STATUS
  1712. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1713. {
  1714. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1715. return QDF_STATUS_E_FAILURE;
  1716. return QDF_STATUS_SUCCESS;
  1717. }
  1718. /**
  1719. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1720. * @ring_desc: ring descriptor
  1721. *
  1722. * Return: None
  1723. */
  1724. static inline void
  1725. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1726. {
  1727. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1728. }
  1729. #else
  1730. static inline QDF_STATUS
  1731. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1732. {
  1733. return QDF_STATUS_SUCCESS;
  1734. }
  1735. static inline void
  1736. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1737. {
  1738. }
  1739. #endif
  1740. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1741. /**
  1742. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1743. * @soc: Datapath soc structure
  1744. * @paddr: paddr of the buffer in RX err ring
  1745. * @sw_cookie: SW cookie of the buffer in RX err ring
  1746. * @rbm: Return buffer manager of the buffer in RX err ring
  1747. *
  1748. * Returns: None
  1749. */
  1750. static inline void
  1751. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1752. uint32_t sw_cookie, uint8_t rbm)
  1753. {
  1754. struct dp_buf_info_record *record;
  1755. uint32_t idx;
  1756. if (qdf_unlikely(!soc->rx_err_ring_history))
  1757. return;
  1758. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1759. DP_RX_ERR_HIST_MAX);
  1760. /* No NULL check needed for record since its an array */
  1761. record = &soc->rx_err_ring_history->entry[idx];
  1762. record->timestamp = qdf_get_log_timestamp();
  1763. record->hbi.paddr = paddr;
  1764. record->hbi.sw_cookie = sw_cookie;
  1765. record->hbi.rbm = rbm;
  1766. }
  1767. #else
  1768. static inline void
  1769. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1770. uint32_t sw_cookie, uint8_t rbm)
  1771. {
  1772. }
  1773. #endif
  1774. #ifdef HANDLE_RX_REROUTE_ERR
  1775. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1776. hal_ring_desc_t ring_desc)
  1777. {
  1778. int lmac_id = DP_INVALID_LMAC_ID;
  1779. struct dp_rx_desc *rx_desc;
  1780. struct hal_buf_info hbi;
  1781. struct dp_pdev *pdev;
  1782. struct rx_desc_pool *rx_desc_pool;
  1783. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1784. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1785. /* sanity */
  1786. if (!rx_desc) {
  1787. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1788. goto assert_return;
  1789. }
  1790. if (!rx_desc->nbuf)
  1791. goto assert_return;
  1792. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1793. hbi.sw_cookie,
  1794. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1795. ring_desc));
  1796. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1797. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1798. rx_desc->in_err_state = 1;
  1799. goto assert_return;
  1800. }
  1801. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1802. /* After this point the rx_desc and nbuf are valid */
  1803. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1804. qdf_assert_always(!rx_desc->unmapped);
  1805. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1806. rx_desc->unmapped = 1;
  1807. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1808. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1809. rx_desc->pool_id);
  1810. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1811. lmac_id = rx_desc->pool_id;
  1812. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1813. &pdev->free_list_tail,
  1814. rx_desc);
  1815. return lmac_id;
  1816. assert_return:
  1817. qdf_assert(0);
  1818. return lmac_id;
  1819. }
  1820. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1821. {
  1822. int ret;
  1823. uint64_t cur_time_stamp;
  1824. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1825. /* Recover if overall error count exceeds threshold */
  1826. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1827. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1828. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1829. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1830. soc->rx_route_err_start_pkt_ts);
  1831. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1832. }
  1833. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1834. if (!soc->rx_route_err_start_pkt_ts)
  1835. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1836. /* Recover if threshold number of packets received in threshold time */
  1837. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1838. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1839. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1840. if (soc->rx_route_err_in_window >
  1841. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1842. qdf_trigger_self_recovery(NULL,
  1843. QDF_RX_REG_PKT_ROUTE_ERR);
  1844. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1845. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1846. soc->rx_route_err_start_pkt_ts);
  1847. } else {
  1848. soc->rx_route_err_in_window = 1;
  1849. }
  1850. } else {
  1851. soc->rx_route_err_in_window++;
  1852. }
  1853. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1854. return ret;
  1855. }
  1856. #else /* HANDLE_RX_REROUTE_ERR */
  1857. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1858. {
  1859. qdf_assert_always(0);
  1860. return DP_INVALID_LMAC_ID;
  1861. }
  1862. #endif /* HANDLE_RX_REROUTE_ERR */
  1863. /**
  1864. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  1865. * for this frame received in REO error ring.
  1866. * @soc: Datapath SOC handle
  1867. * @error: REO error detected or not
  1868. * @error_code: Error code in case of REO error
  1869. *
  1870. * Return: true if pn check if needed in software,
  1871. * false, if pn check if not needed.
  1872. */
  1873. static inline bool
  1874. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  1875. uint32_t error_code)
  1876. {
  1877. return (soc->features.pn_in_reo_dest &&
  1878. (error == HAL_REO_ERROR_DETECTED &&
  1879. (hal_rx_reo_is_2k_jump(error_code) ||
  1880. hal_rx_reo_is_oor_error(error_code) ||
  1881. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  1882. }
  1883. uint32_t
  1884. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1885. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1886. {
  1887. hal_ring_desc_t ring_desc;
  1888. hal_soc_handle_t hal_soc;
  1889. uint32_t count = 0;
  1890. uint32_t rx_bufs_used = 0;
  1891. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1892. uint8_t mac_id = 0;
  1893. uint8_t buf_type;
  1894. uint8_t err_status;
  1895. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1896. struct hal_buf_info hbi;
  1897. struct dp_pdev *dp_pdev;
  1898. struct dp_srng *dp_rxdma_srng;
  1899. struct rx_desc_pool *rx_desc_pool;
  1900. void *link_desc_va;
  1901. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  1902. uint16_t num_msdus;
  1903. struct dp_rx_desc *rx_desc = NULL;
  1904. QDF_STATUS status;
  1905. bool ret;
  1906. uint32_t error_code = 0;
  1907. bool sw_pn_check_needed;
  1908. /* Debug -- Remove later */
  1909. qdf_assert(soc && hal_ring_hdl);
  1910. hal_soc = soc->hal_soc;
  1911. /* Debug -- Remove later */
  1912. qdf_assert(hal_soc);
  1913. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1914. /* TODO */
  1915. /*
  1916. * Need API to convert from hal_ring pointer to
  1917. * Ring Type / Ring Id combo
  1918. */
  1919. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1920. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  1921. hal_ring_hdl);
  1922. goto done;
  1923. }
  1924. while (qdf_likely(quota-- && (ring_desc =
  1925. hal_srng_dst_peek(hal_soc,
  1926. hal_ring_hdl)))) {
  1927. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  1928. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  1929. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  1930. if (err_status == HAL_REO_ERROR_DETECTED)
  1931. error_code = hal_rx_get_reo_error_code(hal_soc,
  1932. ring_desc);
  1933. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  1934. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1935. err_status,
  1936. error_code);
  1937. if (!sw_pn_check_needed) {
  1938. /*
  1939. * MPDU desc info will be present in the REO desc
  1940. * only in the below scenarios
  1941. * 1) pn_in_dest_disabled: always
  1942. * 2) pn_in_dest enabled: All cases except 2k-jup
  1943. * and OOR errors
  1944. */
  1945. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  1946. &mpdu_desc_info);
  1947. }
  1948. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  1949. goto next_entry;
  1950. /*
  1951. * For REO error ring, only MSDU LINK DESC is expected.
  1952. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  1953. */
  1954. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  1955. int lmac_id;
  1956. lmac_id = dp_rx_err_exception(soc, ring_desc);
  1957. if (lmac_id >= 0)
  1958. rx_bufs_reaped[lmac_id] += 1;
  1959. goto next_entry;
  1960. }
  1961. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  1962. &hbi);
  1963. /*
  1964. * check for the magic number in the sw cookie
  1965. */
  1966. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  1967. soc->link_desc_id_start);
  1968. status = dp_rx_link_cookie_check(ring_desc);
  1969. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1970. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1971. break;
  1972. }
  1973. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1974. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  1975. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1976. &num_msdus);
  1977. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  1978. msdu_list.sw_cookie[0],
  1979. msdu_list.rbm[0]);
  1980. // TODO - BE- Check if the RBM is to be checked for all chips
  1981. if (qdf_unlikely((msdu_list.rbm[0] !=
  1982. dp_rx_get_rx_bm_id(soc)) &&
  1983. (msdu_list.rbm[0] !=
  1984. soc->idle_link_bm_id) &&
  1985. (msdu_list.rbm[0] !=
  1986. dp_rx_get_defrag_bm_id(soc)))) {
  1987. /* TODO */
  1988. /* Call appropriate handler */
  1989. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1990. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  1991. dp_rx_err_err("%pK: Invalid RBM %d",
  1992. soc, msdu_list.rbm[0]);
  1993. }
  1994. /* Return link descriptor through WBM ring (SW2WBM)*/
  1995. dp_rx_link_desc_return(soc, ring_desc,
  1996. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  1997. goto next_entry;
  1998. }
  1999. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2000. soc,
  2001. msdu_list.sw_cookie[0]);
  2002. qdf_assert_always(rx_desc);
  2003. mac_id = rx_desc->pool_id;
  2004. if (sw_pn_check_needed) {
  2005. goto process_reo_error_code;
  2006. }
  2007. if (mpdu_desc_info.bar_frame) {
  2008. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  2009. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  2010. &mpdu_desc_info, err_status,
  2011. error_code);
  2012. rx_bufs_reaped[mac_id] += 1;
  2013. goto next_entry;
  2014. }
  2015. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  2016. /*
  2017. * We only handle one msdu per link desc for fragmented
  2018. * case. We drop the msdus and release the link desc
  2019. * back if there are more than one msdu in link desc.
  2020. */
  2021. if (qdf_unlikely(num_msdus > 1)) {
  2022. count = dp_rx_msdus_drop(soc, ring_desc,
  2023. &mpdu_desc_info,
  2024. &mac_id, quota);
  2025. rx_bufs_reaped[mac_id] += count;
  2026. goto next_entry;
  2027. }
  2028. /*
  2029. * this is a unlikely scenario where the host is reaping
  2030. * a descriptor which it already reaped just a while ago
  2031. * but is yet to replenish it back to HW.
  2032. * In this case host will dump the last 128 descriptors
  2033. * including the software descriptor rx_desc and assert.
  2034. */
  2035. if (qdf_unlikely(!rx_desc->in_use)) {
  2036. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  2037. dp_info_rl("Reaping rx_desc not in use!");
  2038. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2039. ring_desc, rx_desc);
  2040. /* ignore duplicate RX desc and continue */
  2041. /* Pop out the descriptor */
  2042. goto next_entry;
  2043. }
  2044. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  2045. msdu_list.paddr[0]);
  2046. if (!ret) {
  2047. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2048. rx_desc->in_err_state = 1;
  2049. goto next_entry;
  2050. }
  2051. count = dp_rx_frag_handle(soc,
  2052. ring_desc, &mpdu_desc_info,
  2053. rx_desc, &mac_id, quota);
  2054. rx_bufs_reaped[mac_id] += count;
  2055. DP_STATS_INC(soc, rx.rx_frags, 1);
  2056. goto next_entry;
  2057. }
  2058. process_reo_error_code:
  2059. /*
  2060. * Expect REO errors to be handled after this point
  2061. */
  2062. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  2063. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  2064. switch (error_code) {
  2065. case HAL_REO_ERR_PN_CHECK_FAILED:
  2066. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2067. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2068. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2069. if (dp_pdev)
  2070. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2071. count = dp_rx_pn_error_handle(soc,
  2072. ring_desc,
  2073. &mpdu_desc_info, &mac_id,
  2074. quota);
  2075. rx_bufs_reaped[mac_id] += count;
  2076. break;
  2077. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2078. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  2079. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2080. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2081. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2082. if (dp_pdev)
  2083. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2084. count = dp_rx_reo_err_entry_process(
  2085. soc,
  2086. ring_desc,
  2087. &mpdu_desc_info,
  2088. link_desc_va,
  2089. HAL_REO_ERR_REGULAR_FRAME_2K_JUMP);
  2090. rx_bufs_reaped[mac_id] += count;
  2091. break;
  2092. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2093. case HAL_REO_ERR_BAR_FRAME_OOR:
  2094. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2095. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2096. if (dp_pdev)
  2097. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2098. count = dp_rx_reo_err_entry_process(
  2099. soc,
  2100. ring_desc,
  2101. &mpdu_desc_info,
  2102. link_desc_va,
  2103. HAL_REO_ERR_REGULAR_FRAME_OOR);
  2104. rx_bufs_reaped[mac_id] += count;
  2105. break;
  2106. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2107. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  2108. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  2109. case HAL_REO_ERR_NON_BA_DUPLICATE:
  2110. case HAL_REO_ERR_BA_DUPLICATE:
  2111. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  2112. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2113. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2114. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2115. count = dp_rx_msdus_drop(soc, ring_desc,
  2116. &mpdu_desc_info,
  2117. &mac_id, quota);
  2118. rx_bufs_reaped[mac_id] += count;
  2119. break;
  2120. default:
  2121. /* Assert if unexpected error type */
  2122. qdf_assert_always(0);
  2123. }
  2124. next_entry:
  2125. dp_rx_link_cookie_invalidate(ring_desc);
  2126. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2127. }
  2128. done:
  2129. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2130. if (soc->rx.flags.defrag_timeout_check) {
  2131. uint32_t now_ms =
  2132. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2133. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2134. dp_rx_defrag_waitlist_flush(soc);
  2135. }
  2136. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2137. if (rx_bufs_reaped[mac_id]) {
  2138. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2139. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2140. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2141. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2142. rx_desc_pool,
  2143. rx_bufs_reaped[mac_id],
  2144. &dp_pdev->free_list_head,
  2145. &dp_pdev->free_list_tail);
  2146. rx_bufs_used += rx_bufs_reaped[mac_id];
  2147. }
  2148. }
  2149. return rx_bufs_used; /* Assume no scale factor for now */
  2150. }
  2151. #ifdef DROP_RXDMA_DECRYPT_ERR
  2152. /**
  2153. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2154. *
  2155. * Return: true if rxdma decrypt err frames are handled and false otheriwse
  2156. */
  2157. static inline bool dp_handle_rxdma_decrypt_err(void)
  2158. {
  2159. return false;
  2160. }
  2161. #else
  2162. static inline bool dp_handle_rxdma_decrypt_err(void)
  2163. {
  2164. return true;
  2165. }
  2166. #endif
  2167. static inline bool
  2168. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2169. {
  2170. /*
  2171. * Currently Null Queue and Unencrypted error handlers has support for
  2172. * SG. Other error handler do not deal with SG buffer.
  2173. */
  2174. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2175. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2176. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2177. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2178. return true;
  2179. return false;
  2180. }
  2181. uint32_t
  2182. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2183. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2184. {
  2185. hal_ring_desc_t ring_desc;
  2186. hal_soc_handle_t hal_soc;
  2187. struct dp_rx_desc *rx_desc;
  2188. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  2189. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  2190. uint32_t rx_bufs_used = 0;
  2191. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  2192. uint8_t buf_type;
  2193. uint8_t mac_id;
  2194. struct dp_pdev *dp_pdev;
  2195. struct dp_srng *dp_rxdma_srng;
  2196. struct rx_desc_pool *rx_desc_pool;
  2197. uint8_t *rx_tlv_hdr;
  2198. qdf_nbuf_t nbuf_head = NULL;
  2199. qdf_nbuf_t nbuf_tail = NULL;
  2200. qdf_nbuf_t nbuf, next;
  2201. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  2202. uint8_t pool_id;
  2203. uint8_t tid = 0;
  2204. uint8_t msdu_continuation = 0;
  2205. bool process_sg_buf = false;
  2206. uint32_t wbm_err_src;
  2207. /* Debug -- Remove later */
  2208. qdf_assert(soc && hal_ring_hdl);
  2209. hal_soc = soc->hal_soc;
  2210. /* Debug -- Remove later */
  2211. qdf_assert(hal_soc);
  2212. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2213. /* TODO */
  2214. /*
  2215. * Need API to convert from hal_ring pointer to
  2216. * Ring Type / Ring Id combo
  2217. */
  2218. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  2219. soc, hal_ring_hdl);
  2220. goto done;
  2221. }
  2222. while (qdf_likely(quota)) {
  2223. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2224. if (qdf_unlikely(!ring_desc))
  2225. break;
  2226. /* XXX */
  2227. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  2228. /*
  2229. * For WBM ring, expect only MSDU buffers
  2230. */
  2231. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  2232. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  2233. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  2234. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  2235. if (soc->arch_ops.dp_wbm_get_rx_desc_from_hal_desc(soc,
  2236. ring_desc,
  2237. &rx_desc)) {
  2238. dp_rx_err_err("get rx desc from hal_desc failed");
  2239. continue;
  2240. }
  2241. qdf_assert_always(rx_desc);
  2242. if (!dp_rx_desc_check_magic(rx_desc)) {
  2243. dp_rx_err_err("%pk: Invalid rx_desc %pk",
  2244. soc, rx_desc);
  2245. continue;
  2246. }
  2247. /*
  2248. * this is a unlikely scenario where the host is reaping
  2249. * a descriptor which it already reaped just a while ago
  2250. * but is yet to replenish it back to HW.
  2251. * In this case host will dump the last 128 descriptors
  2252. * including the software descriptor rx_desc and assert.
  2253. */
  2254. if (qdf_unlikely(!rx_desc->in_use)) {
  2255. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  2256. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2257. ring_desc, rx_desc);
  2258. continue;
  2259. }
  2260. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  2261. nbuf = rx_desc->nbuf;
  2262. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2263. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2264. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  2265. rx_desc->unmapped = 1;
  2266. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2267. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support &&
  2268. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  2269. /* SG is detected from continuation bit */
  2270. msdu_continuation =
  2271. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  2272. ring_desc);
  2273. if (msdu_continuation &&
  2274. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  2275. /* Update length from first buffer in SG */
  2276. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  2277. hal_rx_msdu_start_msdu_len_get(
  2278. soc->hal_soc,
  2279. qdf_nbuf_data(nbuf));
  2280. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = true;
  2281. }
  2282. if (msdu_continuation) {
  2283. /* MSDU continued packets */
  2284. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  2285. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2286. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2287. } else {
  2288. /* This is the terminal packet in SG */
  2289. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  2290. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  2291. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2292. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2293. process_sg_buf = true;
  2294. }
  2295. }
  2296. /*
  2297. * save the wbm desc info in nbuf TLV. We will need this
  2298. * info when we do the actual nbuf processing
  2299. */
  2300. wbm_err_info.pool_id = rx_desc->pool_id;
  2301. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2302. qdf_nbuf_data(nbuf),
  2303. (uint8_t *)&wbm_err_info,
  2304. sizeof(wbm_err_info));
  2305. rx_bufs_reaped[rx_desc->pool_id]++;
  2306. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  2307. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  2308. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  2309. nbuf);
  2310. if (process_sg_buf) {
  2311. if (!dp_rx_buffer_pool_refill(
  2312. soc,
  2313. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2314. rx_desc->pool_id))
  2315. DP_RX_MERGE_TWO_LIST(
  2316. nbuf_head, nbuf_tail,
  2317. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2318. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  2319. dp_rx_wbm_sg_list_reset(soc);
  2320. process_sg_buf = false;
  2321. }
  2322. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  2323. rx_desc->pool_id)) {
  2324. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  2325. }
  2326. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2327. &tail[rx_desc->pool_id],
  2328. rx_desc);
  2329. /*
  2330. * if continuation bit is set then we have MSDU spread
  2331. * across multiple buffers, let us not decrement quota
  2332. * till we reap all buffers of that MSDU.
  2333. */
  2334. if (qdf_likely(!msdu_continuation))
  2335. quota -= 1;
  2336. }
  2337. done:
  2338. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2339. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2340. if (rx_bufs_reaped[mac_id]) {
  2341. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2342. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2343. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2344. rx_desc_pool, rx_bufs_reaped[mac_id],
  2345. &head[mac_id], &tail[mac_id]);
  2346. rx_bufs_used += rx_bufs_reaped[mac_id];
  2347. }
  2348. }
  2349. nbuf = nbuf_head;
  2350. while (nbuf) {
  2351. struct dp_txrx_peer *txrx_peer;
  2352. struct dp_peer *peer;
  2353. uint16_t peer_id;
  2354. uint8_t err_code;
  2355. uint8_t *tlv_hdr;
  2356. uint32_t peer_meta_data;
  2357. dp_txrx_ref_handle txrx_ref_handle;
  2358. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2359. /*
  2360. * retrieve the wbm desc info from nbuf TLV, so we can
  2361. * handle error cases appropriately
  2362. */
  2363. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2364. (uint8_t *)&wbm_err_info,
  2365. sizeof(wbm_err_info));
  2366. peer_meta_data = hal_rx_mpdu_peer_meta_data_get(soc->hal_soc,
  2367. rx_tlv_hdr);
  2368. peer_id = dp_rx_peer_metadata_peer_id_get(soc, peer_meta_data);
  2369. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2370. &txrx_ref_handle,
  2371. DP_MOD_ID_RX_ERR);
  2372. if (!txrx_peer)
  2373. dp_info_rl("peer is null peer_id%u err_src%u err_rsn%u",
  2374. peer_id, wbm_err_info.wbm_err_src,
  2375. wbm_err_info.reo_psh_rsn);
  2376. /* Set queue_mapping in nbuf to 0 */
  2377. dp_set_rx_queue(nbuf, 0);
  2378. next = nbuf->next;
  2379. /*
  2380. * Form the SG for msdu continued buffers
  2381. * QCN9000 has this support
  2382. */
  2383. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2384. nbuf = dp_rx_sg_create(soc, nbuf);
  2385. next = nbuf->next;
  2386. /*
  2387. * SG error handling is not done correctly,
  2388. * drop SG frames for now.
  2389. */
  2390. dp_rx_nbuf_free(nbuf);
  2391. dp_info_rl("scattered msdu dropped");
  2392. nbuf = next;
  2393. if (txrx_peer)
  2394. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2395. DP_MOD_ID_RX_ERR);
  2396. continue;
  2397. }
  2398. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2399. if (wbm_err_info.reo_psh_rsn
  2400. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2401. DP_STATS_INC(soc,
  2402. rx.err.reo_error
  2403. [wbm_err_info.reo_err_code], 1);
  2404. /* increment @pdev level */
  2405. pool_id = wbm_err_info.pool_id;
  2406. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2407. if (dp_pdev)
  2408. DP_STATS_INC(dp_pdev, err.reo_error,
  2409. 1);
  2410. switch (wbm_err_info.reo_err_code) {
  2411. /*
  2412. * Handling for packets which have NULL REO
  2413. * queue descriptor
  2414. */
  2415. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2416. pool_id = wbm_err_info.pool_id;
  2417. dp_rx_null_q_desc_handle(soc, nbuf,
  2418. rx_tlv_hdr,
  2419. pool_id,
  2420. txrx_peer);
  2421. break;
  2422. /* TODO */
  2423. /* Add per error code accounting */
  2424. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2425. if (txrx_peer)
  2426. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2427. rx.err.jump_2k_err,
  2428. 1);
  2429. pool_id = wbm_err_info.pool_id;
  2430. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2431. rx_tlv_hdr)) {
  2432. tid =
  2433. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2434. }
  2435. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2436. hal_rx_msdu_start_msdu_len_get(
  2437. soc->hal_soc, rx_tlv_hdr);
  2438. nbuf->next = NULL;
  2439. dp_2k_jump_handle(soc, nbuf,
  2440. rx_tlv_hdr,
  2441. peer_id, tid);
  2442. break;
  2443. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2444. if (txrx_peer)
  2445. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2446. rx.err.oor_err,
  2447. 1);
  2448. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2449. rx_tlv_hdr)) {
  2450. tid =
  2451. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2452. }
  2453. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2454. hal_rx_msdu_start_msdu_len_get(
  2455. soc->hal_soc, rx_tlv_hdr);
  2456. nbuf->next = NULL;
  2457. dp_rx_oor_handle(soc, nbuf,
  2458. peer_id,
  2459. rx_tlv_hdr);
  2460. break;
  2461. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2462. case HAL_REO_ERR_BAR_FRAME_OOR:
  2463. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2464. if (peer) {
  2465. dp_rx_err_handle_bar(soc, peer,
  2466. nbuf);
  2467. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2468. }
  2469. dp_rx_nbuf_free(nbuf);
  2470. break;
  2471. case HAL_REO_ERR_PN_CHECK_FAILED:
  2472. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2473. if (txrx_peer)
  2474. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2475. rx.err.pn_err,
  2476. 1);
  2477. dp_rx_nbuf_free(nbuf);
  2478. break;
  2479. default:
  2480. dp_info_rl("Got pkt with REO ERROR: %d",
  2481. wbm_err_info.reo_err_code);
  2482. dp_rx_nbuf_free(nbuf);
  2483. }
  2484. } else if (wbm_err_info.reo_psh_rsn
  2485. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2486. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2487. rx_tlv_hdr,
  2488. HAL_RX_WBM_ERR_SRC_REO);
  2489. } else {
  2490. /* should not enter here */
  2491. dp_rx_err_alert("invalid reo push reason %u",
  2492. wbm_err_info.reo_psh_rsn);
  2493. dp_rx_nbuf_free(nbuf);
  2494. qdf_assert_always(0);
  2495. }
  2496. } else if (wbm_err_info.wbm_err_src ==
  2497. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2498. if (wbm_err_info.rxdma_psh_rsn
  2499. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2500. DP_STATS_INC(soc,
  2501. rx.err.rxdma_error
  2502. [wbm_err_info.rxdma_err_code], 1);
  2503. /* increment @pdev level */
  2504. pool_id = wbm_err_info.pool_id;
  2505. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2506. if (dp_pdev)
  2507. DP_STATS_INC(dp_pdev,
  2508. err.rxdma_error, 1);
  2509. switch (wbm_err_info.rxdma_err_code) {
  2510. case HAL_RXDMA_ERR_UNENCRYPTED:
  2511. case HAL_RXDMA_ERR_WIFI_PARSE:
  2512. if (txrx_peer)
  2513. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2514. rx.err.rxdma_wifi_parse_err,
  2515. 1);
  2516. pool_id = wbm_err_info.pool_id;
  2517. dp_rx_process_rxdma_err(soc, nbuf,
  2518. rx_tlv_hdr,
  2519. txrx_peer,
  2520. wbm_err_info.
  2521. rxdma_err_code,
  2522. pool_id);
  2523. break;
  2524. case HAL_RXDMA_ERR_TKIP_MIC:
  2525. dp_rx_process_mic_error(soc, nbuf,
  2526. rx_tlv_hdr,
  2527. txrx_peer);
  2528. if (txrx_peer)
  2529. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2530. rx.err.mic_err,
  2531. 1);
  2532. break;
  2533. case HAL_RXDMA_ERR_DECRYPT:
  2534. if (txrx_peer) {
  2535. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2536. rx.err.decrypt_err,
  2537. 1);
  2538. dp_rx_nbuf_free(nbuf);
  2539. break;
  2540. }
  2541. if (!dp_handle_rxdma_decrypt_err()) {
  2542. dp_rx_nbuf_free(nbuf);
  2543. break;
  2544. }
  2545. pool_id = wbm_err_info.pool_id;
  2546. err_code = wbm_err_info.rxdma_err_code;
  2547. tlv_hdr = rx_tlv_hdr;
  2548. dp_rx_process_rxdma_err(soc, nbuf,
  2549. tlv_hdr, NULL,
  2550. err_code,
  2551. pool_id);
  2552. break;
  2553. case HAL_RXDMA_MULTICAST_ECHO:
  2554. if (txrx_peer)
  2555. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2556. rx.mec_drop, 1,
  2557. qdf_nbuf_len(nbuf));
  2558. dp_rx_nbuf_free(nbuf);
  2559. break;
  2560. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2561. pool_id = wbm_err_info.pool_id;
  2562. err_code = wbm_err_info.rxdma_err_code;
  2563. tlv_hdr = rx_tlv_hdr;
  2564. dp_rx_process_rxdma_err(soc, nbuf,
  2565. tlv_hdr, NULL,
  2566. err_code,
  2567. pool_id);
  2568. break;
  2569. default:
  2570. dp_rx_nbuf_free(nbuf);
  2571. dp_err_rl("RXDMA error %d",
  2572. wbm_err_info.rxdma_err_code);
  2573. }
  2574. } else if (wbm_err_info.rxdma_psh_rsn
  2575. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2576. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2577. rx_tlv_hdr,
  2578. HAL_RX_WBM_ERR_SRC_RXDMA);
  2579. } else if (wbm_err_info.rxdma_psh_rsn
  2580. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2581. dp_rx_err_err("rxdma push reason %u",
  2582. wbm_err_info.rxdma_psh_rsn);
  2583. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2584. dp_rx_nbuf_free(nbuf);
  2585. } else {
  2586. /* should not enter here */
  2587. dp_rx_err_alert("invalid rxdma push reason %u",
  2588. wbm_err_info.rxdma_psh_rsn);
  2589. dp_rx_nbuf_free(nbuf);
  2590. qdf_assert_always(0);
  2591. }
  2592. } else {
  2593. /* Should not come here */
  2594. qdf_assert(0);
  2595. }
  2596. if (txrx_peer)
  2597. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2598. DP_MOD_ID_RX_ERR);
  2599. nbuf = next;
  2600. }
  2601. return rx_bufs_used; /* Assume no scale factor for now */
  2602. }
  2603. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2604. /**
  2605. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2606. *
  2607. * @soc: core DP main context
  2608. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2609. * @rx_desc: void pointer to rx descriptor
  2610. *
  2611. * Return: void
  2612. */
  2613. static void dup_desc_dbg(struct dp_soc *soc,
  2614. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2615. void *rx_desc)
  2616. {
  2617. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2618. dp_rx_dump_info_and_assert(
  2619. soc,
  2620. soc->rx_rel_ring.hal_srng,
  2621. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2622. rx_desc);
  2623. }
  2624. /**
  2625. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2626. *
  2627. * @soc: core DP main context
  2628. * @mac_id: mac id which is one of 3 mac_ids
  2629. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2630. * @head: head of descs list to be freed
  2631. * @tail: tail of decs list to be freed
  2632. * Return: number of msdu in MPDU to be popped
  2633. */
  2634. static inline uint32_t
  2635. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2636. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2637. union dp_rx_desc_list_elem_t **head,
  2638. union dp_rx_desc_list_elem_t **tail)
  2639. {
  2640. void *rx_msdu_link_desc;
  2641. qdf_nbuf_t msdu;
  2642. qdf_nbuf_t last;
  2643. struct hal_rx_msdu_list msdu_list;
  2644. uint16_t num_msdus;
  2645. struct hal_buf_info buf_info;
  2646. uint32_t rx_bufs_used = 0;
  2647. uint32_t msdu_cnt;
  2648. uint32_t i;
  2649. uint8_t push_reason;
  2650. uint8_t rxdma_error_code = 0;
  2651. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2652. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2653. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2654. hal_rxdma_desc_t ring_desc;
  2655. struct rx_desc_pool *rx_desc_pool;
  2656. if (!pdev) {
  2657. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2658. soc, mac_id);
  2659. return rx_bufs_used;
  2660. }
  2661. msdu = 0;
  2662. last = NULL;
  2663. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2664. &buf_info, &msdu_cnt);
  2665. push_reason =
  2666. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2667. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2668. rxdma_error_code =
  2669. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2670. }
  2671. do {
  2672. rx_msdu_link_desc =
  2673. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2674. qdf_assert_always(rx_msdu_link_desc);
  2675. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2676. &msdu_list, &num_msdus);
  2677. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2678. /* if the msdus belongs to NSS offloaded radio &&
  2679. * the rbm is not SW1_BM then return the msdu_link
  2680. * descriptor without freeing the msdus (nbufs). let
  2681. * these buffers be given to NSS completion ring for
  2682. * NSS to free them.
  2683. * else iterate through the msdu link desc list and
  2684. * free each msdu in the list.
  2685. */
  2686. if (msdu_list.rbm[0] !=
  2687. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2688. wlan_cfg_get_dp_pdev_nss_enabled(
  2689. pdev->wlan_cfg_ctx))
  2690. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2691. else {
  2692. for (i = 0; i < num_msdus; i++) {
  2693. struct dp_rx_desc *rx_desc =
  2694. soc->arch_ops.
  2695. dp_rx_desc_cookie_2_va(
  2696. soc,
  2697. msdu_list.sw_cookie[i]);
  2698. qdf_assert_always(rx_desc);
  2699. msdu = rx_desc->nbuf;
  2700. /*
  2701. * this is a unlikely scenario
  2702. * where the host is reaping
  2703. * a descriptor which
  2704. * it already reaped just a while ago
  2705. * but is yet to replenish
  2706. * it back to HW.
  2707. * In this case host will dump
  2708. * the last 128 descriptors
  2709. * including the software descriptor
  2710. * rx_desc and assert.
  2711. */
  2712. ring_desc = rxdma_dst_ring_desc;
  2713. if (qdf_unlikely(!rx_desc->in_use)) {
  2714. dup_desc_dbg(soc,
  2715. ring_desc,
  2716. rx_desc);
  2717. continue;
  2718. }
  2719. rx_desc_pool = &soc->
  2720. rx_desc_buf[rx_desc->pool_id];
  2721. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2722. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  2723. msdu);
  2724. rx_desc->unmapped = 1;
  2725. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2726. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2727. soc, msdu);
  2728. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2729. rx_desc->pool_id);
  2730. rx_bufs_used++;
  2731. dp_rx_add_to_free_desc_list(head,
  2732. tail, rx_desc);
  2733. }
  2734. }
  2735. } else {
  2736. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2737. }
  2738. /*
  2739. * Store the current link buffer into to the local structure
  2740. * to be used for release purpose.
  2741. */
  2742. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2743. buf_info.paddr, buf_info.sw_cookie,
  2744. buf_info.rbm);
  2745. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2746. &buf_info);
  2747. dp_rx_link_desc_return_by_addr(soc,
  2748. (hal_buff_addrinfo_t)
  2749. rx_link_buf_info,
  2750. bm_action);
  2751. } while (buf_info.paddr);
  2752. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2753. if (pdev)
  2754. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2755. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2756. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2757. }
  2758. return rx_bufs_used;
  2759. }
  2760. uint32_t
  2761. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2762. uint32_t mac_id, uint32_t quota)
  2763. {
  2764. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2765. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2766. hal_soc_handle_t hal_soc;
  2767. void *err_dst_srng;
  2768. union dp_rx_desc_list_elem_t *head = NULL;
  2769. union dp_rx_desc_list_elem_t *tail = NULL;
  2770. struct dp_srng *dp_rxdma_srng;
  2771. struct rx_desc_pool *rx_desc_pool;
  2772. uint32_t work_done = 0;
  2773. uint32_t rx_bufs_used = 0;
  2774. if (!pdev)
  2775. return 0;
  2776. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2777. if (!err_dst_srng) {
  2778. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2779. soc, err_dst_srng);
  2780. return 0;
  2781. }
  2782. hal_soc = soc->hal_soc;
  2783. qdf_assert(hal_soc);
  2784. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2785. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2786. soc, err_dst_srng);
  2787. return 0;
  2788. }
  2789. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2790. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2791. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2792. rxdma_dst_ring_desc,
  2793. &head, &tail);
  2794. }
  2795. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  2796. if (rx_bufs_used) {
  2797. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2798. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2799. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2800. } else {
  2801. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  2802. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  2803. }
  2804. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2805. rx_desc_pool, rx_bufs_used, &head, &tail);
  2806. work_done += rx_bufs_used;
  2807. }
  2808. return work_done;
  2809. }
  2810. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2811. static inline uint32_t
  2812. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2813. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2814. union dp_rx_desc_list_elem_t **head,
  2815. union dp_rx_desc_list_elem_t **tail)
  2816. {
  2817. void *rx_msdu_link_desc;
  2818. qdf_nbuf_t msdu;
  2819. qdf_nbuf_t last;
  2820. struct hal_rx_msdu_list msdu_list;
  2821. uint16_t num_msdus;
  2822. struct hal_buf_info buf_info;
  2823. uint32_t rx_bufs_used = 0, msdu_cnt, i;
  2824. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2825. struct rx_desc_pool *rx_desc_pool;
  2826. msdu = 0;
  2827. last = NULL;
  2828. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2829. &buf_info, &msdu_cnt);
  2830. do {
  2831. rx_msdu_link_desc =
  2832. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2833. if (!rx_msdu_link_desc) {
  2834. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  2835. break;
  2836. }
  2837. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2838. &msdu_list, &num_msdus);
  2839. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2840. for (i = 0; i < num_msdus; i++) {
  2841. struct dp_rx_desc *rx_desc =
  2842. soc->arch_ops.dp_rx_desc_cookie_2_va(
  2843. soc,
  2844. msdu_list.sw_cookie[i]);
  2845. qdf_assert_always(rx_desc);
  2846. rx_desc_pool =
  2847. &soc->rx_desc_buf[rx_desc->pool_id];
  2848. msdu = rx_desc->nbuf;
  2849. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2850. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  2851. rx_desc->unmapped = 1;
  2852. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2853. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2854. rx_desc->pool_id);
  2855. rx_bufs_used++;
  2856. dp_rx_add_to_free_desc_list(head,
  2857. tail, rx_desc);
  2858. }
  2859. }
  2860. /*
  2861. * Store the current link buffer into to the local structure
  2862. * to be used for release purpose.
  2863. */
  2864. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2865. buf_info.paddr, buf_info.sw_cookie,
  2866. buf_info.rbm);
  2867. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2868. &buf_info);
  2869. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  2870. rx_link_buf_info,
  2871. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2872. } while (buf_info.paddr);
  2873. return rx_bufs_used;
  2874. }
  2875. /*
  2876. *
  2877. * dp_handle_wbm_internal_error() - handles wbm_internal_error case
  2878. *
  2879. * @soc: core DP main context
  2880. * @hal_desc: hal descriptor
  2881. * @buf_type: indicates if the buffer is of type link disc or msdu
  2882. * Return: None
  2883. *
  2884. * wbm_internal_error is seen in following scenarios :
  2885. *
  2886. * 1. Null pointers detected in WBM_RELEASE_RING descriptors
  2887. * 2. Null pointers detected during delinking process
  2888. *
  2889. * Some null pointer cases:
  2890. *
  2891. * a. MSDU buffer pointer is NULL
  2892. * b. Next_MSDU_Link_Desc pointer is NULL, with no last msdu flag
  2893. * c. MSDU buffer pointer is NULL or Next_Link_Desc pointer is NULL
  2894. */
  2895. void
  2896. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  2897. uint32_t buf_type)
  2898. {
  2899. struct hal_buf_info buf_info = {0};
  2900. struct dp_rx_desc *rx_desc = NULL;
  2901. struct rx_desc_pool *rx_desc_pool;
  2902. uint32_t rx_bufs_reaped = 0;
  2903. union dp_rx_desc_list_elem_t *head = NULL;
  2904. union dp_rx_desc_list_elem_t *tail = NULL;
  2905. uint8_t pool_id;
  2906. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  2907. if (!buf_info.paddr) {
  2908. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  2909. return;
  2910. }
  2911. /* buffer_addr_info is the first element of ring_desc */
  2912. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  2913. &buf_info);
  2914. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  2915. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  2916. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  2917. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2918. soc,
  2919. buf_info.sw_cookie);
  2920. if (rx_desc && rx_desc->nbuf) {
  2921. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2922. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2923. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  2924. rx_desc->nbuf);
  2925. rx_desc->unmapped = 1;
  2926. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2927. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  2928. rx_desc->pool_id);
  2929. dp_rx_add_to_free_desc_list(&head,
  2930. &tail,
  2931. rx_desc);
  2932. rx_bufs_reaped++;
  2933. }
  2934. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  2935. rx_bufs_reaped = dp_wbm_int_err_mpdu_pop(soc, pool_id,
  2936. hal_desc,
  2937. &head, &tail);
  2938. }
  2939. if (rx_bufs_reaped) {
  2940. struct rx_desc_pool *rx_desc_pool;
  2941. struct dp_srng *dp_rxdma_srng;
  2942. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  2943. dp_rxdma_srng = &soc->rx_refill_buf_ring[pool_id];
  2944. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  2945. dp_rx_buffers_replenish(soc, pool_id, dp_rxdma_srng,
  2946. rx_desc_pool,
  2947. rx_bufs_reaped,
  2948. &head, &tail);
  2949. }
  2950. }
  2951. #endif /* QCA_HOST_MODE_WIFI_DISABLED */