dp_rx_err.c 35 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "dp_internal.h"
  22. #include "hal_api.h"
  23. #include "qdf_trace.h"
  24. #include "qdf_nbuf.h"
  25. #ifdef CONFIG_MCL
  26. #include <cds_ieee80211_common.h>
  27. #else
  28. #include <linux/ieee80211.h>
  29. #endif
  30. #include "dp_rx_defrag.h"
  31. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  32. #ifdef RX_DESC_DEBUG_CHECK
  33. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  34. {
  35. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC)) {
  36. return false;
  37. }
  38. rx_desc->magic = 0;
  39. return true;
  40. }
  41. #else
  42. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  43. {
  44. return true;
  45. }
  46. #endif
  47. /**
  48. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  49. * back on same vap or a different vap.
  50. *
  51. * @soc: core DP main context
  52. * @peer: dp peer handler
  53. * @rx_tlv_hdr: start of the rx TLV header
  54. * @nbuf: pkt buffer
  55. *
  56. * Return: bool (true if it is a looped back pkt else false)
  57. *
  58. */
  59. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  60. struct dp_peer *peer,
  61. uint8_t *rx_tlv_hdr,
  62. qdf_nbuf_t nbuf)
  63. {
  64. struct dp_vdev *vdev = peer->vdev;
  65. struct dp_ast_entry *ase;
  66. uint16_t sa_idx;
  67. uint8_t *data;
  68. /*
  69. * Multicast Echo Check is required only if vdev is STA and
  70. * received pkt is a multicast/broadcast pkt. otherwise
  71. * skip the MEC check.
  72. */
  73. if (vdev->opmode != wlan_op_mode_sta)
  74. return false;
  75. if (!hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))
  76. return false;
  77. data = qdf_nbuf_data(nbuf);
  78. /*
  79. * if the received pkts src mac addr matches with vdev
  80. * mac address then drop the pkt as it is looped back
  81. */
  82. if (!(qdf_mem_cmp(&data[DP_MAC_ADDR_LEN],
  83. vdev->mac_addr.raw,
  84. DP_MAC_ADDR_LEN)))
  85. return true;
  86. /* if the received pkts src mac addr matches with the
  87. * wired PCs MAC addr which is behind the STA or with
  88. * wireless STAs MAC addr which are behind the Repeater,
  89. * then drop the pkt as it is looped back
  90. */
  91. qdf_spin_lock_bh(&soc->ast_lock);
  92. if (hal_rx_msdu_end_sa_is_valid_get(rx_tlv_hdr)) {
  93. sa_idx = hal_rx_msdu_end_sa_idx_get(rx_tlv_hdr);
  94. if ((sa_idx < 0) || (sa_idx > (WLAN_UMAC_PSOC_MAX_PEERS * 2))) {
  95. qdf_spin_unlock_bh(&soc->ast_lock);
  96. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  97. "invalid sa_idx: %d", sa_idx);
  98. qdf_assert_always(0);
  99. }
  100. ase = soc->ast_table[sa_idx];
  101. } else
  102. ase = dp_peer_ast_hash_find(soc, &data[DP_MAC_ADDR_LEN], 0);
  103. if (ase) {
  104. if ((ase->type == CDP_TXRX_AST_TYPE_MEC) ||
  105. (ase->peer != peer)) {
  106. qdf_spin_unlock_bh(&soc->ast_lock);
  107. QDF_TRACE(QDF_MODULE_ID_DP,
  108. QDF_TRACE_LEVEL_INFO,
  109. "received pkt with same src mac %pM",
  110. &data[DP_MAC_ADDR_LEN]);
  111. return true;
  112. }
  113. }
  114. qdf_spin_unlock_bh(&soc->ast_lock);
  115. return false;
  116. }
  117. /**
  118. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  119. * (WBM), following error handling
  120. *
  121. * @soc: core DP main context
  122. * @ring_desc: opaque pointer to the REO error ring descriptor
  123. *
  124. * Return: QDF_STATUS
  125. */
  126. QDF_STATUS
  127. dp_rx_link_desc_return(struct dp_soc *soc, void *ring_desc, uint8_t bm_action)
  128. {
  129. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  130. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  131. void *wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  132. void *hal_soc = soc->hal_soc;
  133. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  134. void *src_srng_desc;
  135. if (!wbm_rel_srng) {
  136. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  137. "WBM RELEASE RING not initialized");
  138. return status;
  139. }
  140. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  141. /* TODO */
  142. /*
  143. * Need API to convert from hal_ring pointer to
  144. * Ring Type / Ring Id combo
  145. */
  146. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  147. FL("HAL RING Access For WBM Release SRNG Failed - %pK"),
  148. wbm_rel_srng);
  149. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  150. goto done;
  151. }
  152. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  153. if (qdf_likely(src_srng_desc)) {
  154. /* Return link descriptor through WBM ring (SW2WBM)*/
  155. hal_rx_msdu_link_desc_set(hal_soc,
  156. src_srng_desc, buf_addr_info, bm_action);
  157. status = QDF_STATUS_SUCCESS;
  158. } else {
  159. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  160. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  161. FL("WBM Release Ring (Id %d) Full"), srng->ring_id);
  162. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  163. "HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  164. *srng->u.src_ring.hp_addr, srng->u.src_ring.reap_hp,
  165. *srng->u.src_ring.tp_addr, srng->u.src_ring.cached_tp);
  166. }
  167. done:
  168. hal_srng_access_end(hal_soc, wbm_rel_srng);
  169. return status;
  170. }
  171. /**
  172. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  173. *
  174. * @soc: core txrx main context
  175. * @ring_desc: opaque pointer to the REO error ring descriptor
  176. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  177. * @head: head of the local descriptor free-list
  178. * @tail: tail of the local descriptor free-list
  179. * @quota: No. of units (packets) that can be serviced in one shot.
  180. *
  181. * This function is used to drop all MSDU in an MPDU
  182. *
  183. * Return: uint32_t: No. of elements processed
  184. */
  185. static uint32_t dp_rx_msdus_drop(struct dp_soc *soc, void *ring_desc,
  186. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  187. union dp_rx_desc_list_elem_t **head,
  188. union dp_rx_desc_list_elem_t **tail,
  189. uint32_t quota)
  190. {
  191. uint32_t rx_bufs_used = 0;
  192. void *link_desc_va;
  193. struct hal_buf_info buf_info;
  194. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  195. int i;
  196. uint8_t *rx_tlv_hdr;
  197. uint32_t tid;
  198. hal_rx_reo_buf_paddr_get(ring_desc, &buf_info);
  199. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  200. /* No UNMAP required -- this is "malloc_consistent" memory */
  201. hal_rx_msdu_list_get(link_desc_va, &msdu_list,
  202. &mpdu_desc_info->msdu_count);
  203. for (i = 0; (i < mpdu_desc_info->msdu_count) && quota--; i++) {
  204. struct dp_rx_desc *rx_desc =
  205. dp_rx_cookie_2_va_rxdma_buf(soc,
  206. msdu_list.sw_cookie[i]);
  207. qdf_assert(rx_desc);
  208. if (!dp_rx_desc_check_magic(rx_desc)) {
  209. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  210. FL("Invalid rx_desc cookie=%d"),
  211. msdu_list.sw_cookie[i]);
  212. return rx_bufs_used;
  213. }
  214. rx_bufs_used++;
  215. tid = hal_rx_mpdu_start_tid_get(rx_desc->rx_buf_start);
  216. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  217. "Packet received with PN error for tid :%d", tid);
  218. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  219. if (hal_rx_encryption_info_valid(rx_tlv_hdr))
  220. hal_rx_print_pn(rx_tlv_hdr);
  221. /* Just free the buffers */
  222. qdf_nbuf_free(rx_desc->nbuf);
  223. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  224. }
  225. /* Return link descriptor through WBM ring (SW2WBM)*/
  226. dp_rx_link_desc_return(soc, ring_desc, HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  227. return rx_bufs_used;
  228. }
  229. /**
  230. * dp_rx_pn_error_handle() - Handles PN check errors
  231. *
  232. * @soc: core txrx main context
  233. * @ring_desc: opaque pointer to the REO error ring descriptor
  234. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  235. * @head: head of the local descriptor free-list
  236. * @tail: tail of the local descriptor free-list
  237. * @quota: No. of units (packets) that can be serviced in one shot.
  238. *
  239. * This function implements PN error handling
  240. * If the peer is configured to ignore the PN check errors
  241. * or if DP feels, that this frame is still OK, the frame can be
  242. * re-injected back to REO to use some of the other features
  243. * of REO e.g. duplicate detection/routing to other cores
  244. *
  245. * Return: uint32_t: No. of elements processed
  246. */
  247. static uint32_t
  248. dp_rx_pn_error_handle(struct dp_soc *soc, void *ring_desc,
  249. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  250. union dp_rx_desc_list_elem_t **head,
  251. union dp_rx_desc_list_elem_t **tail,
  252. uint32_t quota)
  253. {
  254. uint16_t peer_id;
  255. uint32_t rx_bufs_used = 0;
  256. struct dp_peer *peer;
  257. bool peer_pn_policy = false;
  258. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  259. mpdu_desc_info->peer_meta_data);
  260. peer = dp_peer_find_by_id(soc, peer_id);
  261. if (qdf_likely(peer)) {
  262. /*
  263. * TODO: Check for peer specific policies & set peer_pn_policy
  264. */
  265. }
  266. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  267. "Packet received with PN error");
  268. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  269. "discard rx due to PN error for peer %pK "
  270. "(%02x:%02x:%02x:%02x:%02x:%02x)\n",
  271. peer,
  272. peer->mac_addr.raw[0], peer->mac_addr.raw[1],
  273. peer->mac_addr.raw[2], peer->mac_addr.raw[3],
  274. peer->mac_addr.raw[4], peer->mac_addr.raw[5]);
  275. /* No peer PN policy -- definitely drop */
  276. if (!peer_pn_policy)
  277. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  278. mpdu_desc_info,
  279. head, tail, quota);
  280. return rx_bufs_used;
  281. }
  282. /**
  283. * dp_rx_2k_jump_handle() - Handles Sequence Number Jump by 2K
  284. *
  285. * @soc: core txrx main context
  286. * @ring_desc: opaque pointer to the REO error ring descriptor
  287. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  288. * @head: head of the local descriptor free-list
  289. * @tail: tail of the local descriptor free-list
  290. * @quota: No. of units (packets) that can be serviced in one shot.
  291. *
  292. * This function implements the error handling when sequence number
  293. * of the MPDU jumps suddenly by 2K.Today there are 2 cases that
  294. * need to be handled:
  295. * A) CSN (Current Sequence Number) = Last Valid SN (LSN) + 2K
  296. * B) CSN = LSN + 2K, but falls within a "BA sized window" of the SSN
  297. * For case A) the protocol stack is invoked to generate DELBA/DEAUTH frame
  298. * For case B), the frame is normally dropped, no more action is taken
  299. *
  300. * Return: uint32_t: No. of elements processed
  301. */
  302. static uint32_t
  303. dp_rx_2k_jump_handle(struct dp_soc *soc, void *ring_desc,
  304. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  305. union dp_rx_desc_list_elem_t **head,
  306. union dp_rx_desc_list_elem_t **tail,
  307. uint32_t quota)
  308. {
  309. return dp_rx_msdus_drop(soc, ring_desc, mpdu_desc_info,
  310. head, tail, quota);
  311. }
  312. static bool
  313. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  314. uint8_t mac_id)
  315. {
  316. bool mpdu_done = false;
  317. qdf_nbuf_t curr_nbuf, next_nbuf;
  318. /* TODO: Currently only single radio is supported, hence
  319. * pdev hard coded to '0' index
  320. */
  321. struct dp_pdev *dp_pdev = soc->pdev_list[mac_id];
  322. if (hal_rx_msdu_end_first_msdu_get(rx_tlv_hdr)) {
  323. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  324. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  325. while (curr_nbuf) {
  326. next_nbuf = qdf_nbuf_next(curr_nbuf);
  327. qdf_nbuf_free(curr_nbuf);
  328. curr_nbuf = next_nbuf;
  329. }
  330. dp_pdev->invalid_peer_head_msdu = NULL;
  331. dp_pdev->invalid_peer_tail_msdu = NULL;
  332. hal_rx_mon_hw_desc_get_mpdu_status(rx_tlv_hdr,
  333. &(dp_pdev->ppdu_info.rx_status));
  334. }
  335. if (hal_rx_msdu_end_last_msdu_get(rx_tlv_hdr)) {
  336. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  337. mpdu_done = true;
  338. }
  339. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  340. dp_pdev->invalid_peer_tail_msdu,
  341. nbuf);
  342. return mpdu_done;
  343. }
  344. /**
  345. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  346. * descriptor violation on either a
  347. * REO or WBM ring
  348. *
  349. * @soc: core DP main context
  350. * @rx_desc : pointer to the sw rx descriptor
  351. * @head: pointer to head of rx descriptors to be added to free list
  352. * @tail: pointer to tail of rx descriptors to be added to free list
  353. * quota: upper limit of descriptors that can be reaped
  354. *
  355. * This function handles NULL queue descriptor violations arising out
  356. * a missing REO queue for a given peer or a given TID. This typically
  357. * may happen if a packet is received on a QOS enabled TID before the
  358. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  359. * it may also happen for MC/BC frames if they are not routed to the
  360. * non-QOS TID queue, in the absence of any other default TID queue.
  361. * This error can show up both in a REO destination or WBM release ring.
  362. *
  363. * Return: uint32_t: No. of Rx buffers reaped
  364. */
  365. static void
  366. dp_rx_null_q_desc_handle(struct dp_soc *soc,
  367. qdf_nbuf_t nbuf,
  368. uint8_t *rx_tlv_hdr,
  369. uint8_t pool_id)
  370. {
  371. uint32_t pkt_len, l2_hdr_offset;
  372. uint16_t msdu_len;
  373. struct dp_vdev *vdev;
  374. uint16_t peer_id = 0xFFFF;
  375. struct dp_peer *peer = NULL;
  376. uint8_t tid;
  377. qdf_nbuf_set_rx_chfrag_start(nbuf,
  378. hal_rx_msdu_end_first_msdu_get(rx_tlv_hdr));
  379. qdf_nbuf_set_rx_chfrag_end(nbuf,
  380. hal_rx_msdu_end_last_msdu_get(rx_tlv_hdr));
  381. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(rx_tlv_hdr);
  382. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  383. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  384. /* Set length in nbuf */
  385. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  386. /*
  387. * Check if DMA completed -- msdu_done is the last bit
  388. * to be written
  389. */
  390. if (!hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  391. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  392. FL("MSDU DONE failure"));
  393. hal_rx_dump_pkt_tlvs(rx_tlv_hdr, QDF_TRACE_LEVEL_INFO);
  394. qdf_assert(0);
  395. }
  396. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  397. peer = dp_peer_find_by_id(soc, peer_id);
  398. if (!peer) {
  399. bool mpdu_done = false;
  400. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  401. FL("peer is NULL"));
  402. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  403. /* Trigger invalid peer handler wrapper */
  404. dp_rx_process_invalid_peer_wrapper(soc, nbuf, mpdu_done);
  405. return;
  406. }
  407. vdev = peer->vdev;
  408. if (!vdev) {
  409. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  410. FL("INVALID vdev %pK OR osif_rx"), vdev);
  411. /* Drop & free packet */
  412. qdf_nbuf_free(nbuf);
  413. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  414. return;
  415. }
  416. /*
  417. * Advance the packet start pointer by total size of
  418. * pre-header TLV's
  419. */
  420. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  421. if (dp_rx_mcast_echo_check(soc, peer, rx_tlv_hdr, nbuf)) {
  422. /* this is a looped back MCBC pkt, drop it */
  423. qdf_nbuf_free(nbuf);
  424. return;
  425. }
  426. /*
  427. * In qwrap mode if the received packet matches with any of the vdev
  428. * mac addresses, drop it. Donot receive multicast packets originated
  429. * from any proxysta.
  430. */
  431. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  432. qdf_nbuf_free(nbuf);
  433. return;
  434. }
  435. if (qdf_unlikely((peer->nawds_enabled == true) &&
  436. hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  437. QDF_TRACE(QDF_MODULE_ID_DP,
  438. QDF_TRACE_LEVEL_DEBUG,
  439. "%s free buffer for multicast packet",
  440. __func__);
  441. DP_STATS_INC_PKT(peer, rx.nawds_mcast_drop,
  442. 1, qdf_nbuf_len(nbuf));
  443. qdf_nbuf_free(nbuf);
  444. return;
  445. }
  446. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, peer,
  447. hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  448. QDF_TRACE(QDF_MODULE_ID_DP,
  449. QDF_TRACE_LEVEL_ERROR,
  450. FL("mcast Policy Check Drop pkt"));
  451. /* Drop & free packet */
  452. qdf_nbuf_free(nbuf);
  453. return;
  454. }
  455. /* WDS Source Port Learning */
  456. if (qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet))
  457. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, peer, nbuf);
  458. if (hal_rx_mpdu_start_mpdu_qos_control_valid_get(rx_tlv_hdr)) {
  459. /* TODO: Assuming that qos_control_valid also indicates
  460. * unicast. Should we check this?
  461. */
  462. tid = hal_rx_mpdu_start_tid_get(rx_tlv_hdr);
  463. if (peer &&
  464. peer->rx_tid[tid].hw_qdesc_vaddr_unaligned == NULL) {
  465. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  466. dp_rx_tid_setup_wifi3(peer, tid, 1, IEEE80211_SEQ_MAX);
  467. }
  468. }
  469. #ifdef QCA_WIFI_NAPIER_EMULATION /* Debug code, remove later */
  470. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  471. "%s: p_id %d msdu_len %d hdr_off %d",
  472. __func__, peer_id, msdu_len, l2_hdr_offset);
  473. print_hex_dump(KERN_ERR, "\t Pkt Data:", DUMP_PREFIX_NONE, 32, 4,
  474. qdf_nbuf_data(nbuf), 128, false);
  475. #endif /* NAPIER_EMULATION */
  476. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  477. qdf_nbuf_set_next(nbuf, NULL);
  478. dp_rx_deliver_raw(vdev, nbuf, peer);
  479. } else {
  480. if (qdf_unlikely(peer->bss_peer)) {
  481. QDF_TRACE(QDF_MODULE_ID_DP,
  482. QDF_TRACE_LEVEL_INFO,
  483. FL("received pkt with same src MAC"));
  484. /* Drop & free packet */
  485. qdf_nbuf_free(nbuf);
  486. return;
  487. }
  488. if (vdev->osif_rx) {
  489. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  490. FL("vdev %pK osif_rx %pK"), vdev,
  491. vdev->osif_rx);
  492. qdf_nbuf_set_next(nbuf, NULL);
  493. vdev->osif_rx(vdev->osif_vdev, nbuf);
  494. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  495. } else {
  496. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  497. FL("INVALID vdev %pK OR osif_rx"), vdev);
  498. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  499. }
  500. }
  501. return;
  502. }
  503. /**
  504. * dp_rx_err_deliver() - Function to deliver error frames to OS
  505. *
  506. * @soc: core DP main context
  507. * @rx_desc : pointer to the sw rx descriptor
  508. * @head: pointer to head of rx descriptors to be added to free list
  509. * @tail: pointer to tail of rx descriptors to be added to free list
  510. * quota: upper limit of descriptors that can be reaped
  511. *
  512. * Return: uint32_t: No. of Rx buffers reaped
  513. */
  514. static void
  515. dp_rx_err_deliver(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  516. {
  517. uint32_t pkt_len, l2_hdr_offset;
  518. uint16_t msdu_len;
  519. struct dp_vdev *vdev;
  520. uint16_t peer_id = 0xFFFF;
  521. struct dp_peer *peer = NULL;
  522. /*
  523. * Check if DMA completed -- msdu_done is the last bit
  524. * to be written
  525. */
  526. if (!hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  527. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  528. FL("MSDU DONE failure"));
  529. hal_rx_dump_pkt_tlvs(rx_tlv_hdr, QDF_TRACE_LEVEL_INFO);
  530. qdf_assert(0);
  531. }
  532. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  533. peer = dp_peer_find_by_id(soc, peer_id);
  534. if (!peer) {
  535. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  536. FL("peer is NULL"));
  537. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  538. qdf_nbuf_len(nbuf));
  539. /* Drop & free packet */
  540. qdf_nbuf_free(nbuf);
  541. return;
  542. }
  543. vdev = peer->vdev;
  544. if (!vdev) {
  545. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  546. FL("INVALID vdev %pK OR osif_rx"), vdev);
  547. /* Drop & free packet */
  548. qdf_nbuf_free(nbuf);
  549. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  550. return;
  551. }
  552. /* Drop & free packet if mesh mode not enabled */
  553. if (!vdev->mesh_vdev) {
  554. qdf_nbuf_free(nbuf);
  555. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  556. return;
  557. }
  558. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(rx_tlv_hdr);
  559. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  560. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  561. /* Set length in nbuf */
  562. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  563. qdf_nbuf_set_next(nbuf, NULL);
  564. /*
  565. * Advance the packet start pointer by total size of
  566. * pre-header TLV's
  567. */
  568. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  569. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  570. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  571. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  572. == QDF_STATUS_SUCCESS) {
  573. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_MED,
  574. FL("mesh pkt filtered"));
  575. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  576. qdf_nbuf_free(nbuf);
  577. return;
  578. }
  579. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, peer);
  580. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  581. dp_rx_deliver_raw(vdev, nbuf, peer);
  582. } else {
  583. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  584. vdev->osif_rx(vdev->osif_vdev, nbuf);
  585. }
  586. return;
  587. }
  588. /**
  589. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  590. * @soc: DP SOC handle
  591. * @rx_desc : pointer to the sw rx descriptor
  592. * @head: pointer to head of rx descriptors to be added to free list
  593. * @tail: pointer to tail of rx descriptors to be added to free list
  594. *
  595. * return: void
  596. */
  597. void
  598. dp_rx_process_mic_error(struct dp_soc *soc,
  599. qdf_nbuf_t nbuf,
  600. uint8_t *rx_tlv_hdr)
  601. {
  602. struct dp_vdev *vdev = NULL;
  603. struct dp_pdev *pdev = NULL;
  604. struct ol_if_ops *tops = NULL;
  605. struct ieee80211_frame *wh;
  606. uint8_t *rx_pkt_hdr;
  607. struct dp_peer *peer;
  608. uint16_t peer_id;
  609. if (!hal_rx_msdu_end_first_msdu_get(rx_tlv_hdr))
  610. return;
  611. rx_pkt_hdr = hal_rx_pkt_hdr_get(qdf_nbuf_data(nbuf));
  612. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  613. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  614. peer = dp_peer_find_by_id(soc, peer_id);
  615. if (!peer) {
  616. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  617. "peer not found");
  618. goto fail;
  619. }
  620. vdev = peer->vdev;
  621. if (!vdev) {
  622. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  623. "VDEV not found");
  624. goto fail;
  625. }
  626. pdev = vdev->pdev;
  627. if (!pdev) {
  628. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  629. "PDEV not found");
  630. goto fail;
  631. }
  632. tops = pdev->soc->cdp_soc.ol_ops;
  633. if (tops->rx_mic_error)
  634. tops->rx_mic_error(pdev->osif_pdev, vdev->vdev_id, wh);
  635. fail:
  636. qdf_nbuf_free(nbuf);
  637. return;
  638. }
  639. /**
  640. * dp_rx_err_process() - Processes error frames routed to REO error ring
  641. *
  642. * @soc: core txrx main context
  643. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  644. * @quota: No. of units (packets) that can be serviced in one shot.
  645. *
  646. * This function implements error processing and top level demultiplexer
  647. * for all the frames routed to REO error ring.
  648. *
  649. * Return: uint32_t: No. of elements processed
  650. */
  651. uint32_t
  652. dp_rx_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  653. {
  654. void *hal_soc;
  655. void *ring_desc;
  656. union dp_rx_desc_list_elem_t *head = NULL;
  657. union dp_rx_desc_list_elem_t *tail = NULL;
  658. uint32_t rx_bufs_used = 0;
  659. uint8_t buf_type;
  660. uint8_t error, rbm;
  661. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  662. struct hal_buf_info hbi;
  663. struct dp_pdev *dp_pdev;
  664. struct dp_srng *dp_rxdma_srng;
  665. struct rx_desc_pool *rx_desc_pool;
  666. uint32_t cookie = 0;
  667. void *link_desc_va;
  668. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  669. uint16_t num_msdus;
  670. /* Debug -- Remove later */
  671. qdf_assert(soc && hal_ring);
  672. hal_soc = soc->hal_soc;
  673. /* Debug -- Remove later */
  674. qdf_assert(hal_soc);
  675. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  676. /* TODO */
  677. /*
  678. * Need API to convert from hal_ring pointer to
  679. * Ring Type / Ring Id combo
  680. */
  681. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  682. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  683. FL("HAL RING Access Failed -- %pK"), hal_ring);
  684. goto done;
  685. }
  686. while (qdf_likely(quota-- && (ring_desc =
  687. hal_srng_dst_get_next(hal_soc, hal_ring)))) {
  688. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  689. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  690. qdf_assert(error == HAL_REO_ERROR_DETECTED);
  691. buf_type = HAL_RX_REO_BUF_TYPE_GET(ring_desc);
  692. /*
  693. * For REO error ring, expect only MSDU LINK DESC
  694. */
  695. qdf_assert_always(buf_type == HAL_RX_REO_MSDU_LINK_DESC_TYPE);
  696. cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  697. /*
  698. * check for the magic number in the sw cookie
  699. */
  700. qdf_assert_always((cookie >> LINK_DESC_ID_SHIFT) &
  701. LINK_DESC_ID_START);
  702. /*
  703. * Check if the buffer is to be processed on this processor
  704. */
  705. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  706. hal_rx_reo_buf_paddr_get(ring_desc, &hbi);
  707. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  708. hal_rx_msdu_list_get(link_desc_va, &msdu_list, &num_msdus);
  709. if (qdf_unlikely((msdu_list.rbm[0] !=
  710. HAL_RX_BUF_RBM_SW3_BM) &&
  711. (msdu_list.rbm[0] !=
  712. HAL_RX_BUF_RBM_WBM_IDLE_DESC_LIST))) {
  713. /* TODO */
  714. /* Call appropriate handler */
  715. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  716. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  717. FL("Invalid RBM %d"), rbm);
  718. /* Return link descriptor through WBM ring (SW2WBM)*/
  719. dp_rx_link_desc_return(soc, ring_desc,
  720. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  721. continue;
  722. }
  723. /* Get the MPDU DESC info */
  724. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  725. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  726. /* TODO */
  727. rx_bufs_used += dp_rx_frag_handle(soc,
  728. ring_desc, &mpdu_desc_info,
  729. &head, &tail, quota);
  730. DP_STATS_INC(soc, rx.rx_frags, 1);
  731. continue;
  732. }
  733. if (hal_rx_reo_is_pn_error(ring_desc)) {
  734. /* TOD0 */
  735. DP_STATS_INC(soc,
  736. rx.err.
  737. reo_error[HAL_REO_ERR_PN_CHECK_FAILED],
  738. 1);
  739. rx_bufs_used += dp_rx_pn_error_handle(soc,
  740. ring_desc, &mpdu_desc_info,
  741. &head, &tail, quota);
  742. continue;
  743. }
  744. if (hal_rx_reo_is_2k_jump(ring_desc)) {
  745. /* TOD0 */
  746. DP_STATS_INC(soc,
  747. rx.err.
  748. reo_error[HAL_REO_ERR_REGULAR_FRAME_2K_JUMP],
  749. 1);
  750. rx_bufs_used += dp_rx_2k_jump_handle(soc,
  751. ring_desc, &mpdu_desc_info,
  752. &head, &tail, quota);
  753. continue;
  754. }
  755. }
  756. done:
  757. hal_srng_access_end(hal_soc, hal_ring);
  758. /* Assume MAC id = 0, owner = 0 */
  759. if (rx_bufs_used) {
  760. dp_pdev = soc->pdev_list[0];
  761. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  762. rx_desc_pool = &soc->rx_desc_buf[0];
  763. dp_rx_buffers_replenish(soc, 0, dp_rxdma_srng, rx_desc_pool,
  764. rx_bufs_used, &head, &tail, HAL_RX_BUF_RBM_SW3_BM);
  765. }
  766. return rx_bufs_used; /* Assume no scale factor for now */
  767. }
  768. /**
  769. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  770. *
  771. * @soc: core txrx main context
  772. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  773. * @quota: No. of units (packets) that can be serviced in one shot.
  774. *
  775. * This function implements error processing and top level demultiplexer
  776. * for all the frames routed to WBM2HOST sw release ring.
  777. *
  778. * Return: uint32_t: No. of elements processed
  779. */
  780. uint32_t
  781. dp_rx_wbm_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  782. {
  783. void *hal_soc;
  784. void *ring_desc;
  785. struct dp_rx_desc *rx_desc;
  786. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  787. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  788. uint32_t rx_bufs_used = 0;
  789. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  790. uint8_t buf_type, rbm;
  791. uint32_t rx_buf_cookie;
  792. uint8_t mac_id;
  793. struct dp_pdev *dp_pdev;
  794. struct dp_srng *dp_rxdma_srng;
  795. struct rx_desc_pool *rx_desc_pool;
  796. uint8_t *rx_tlv_hdr;
  797. qdf_nbuf_t nbuf_head = NULL;
  798. qdf_nbuf_t nbuf_tail = NULL;
  799. qdf_nbuf_t nbuf, next;
  800. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  801. uint8_t pool_id;
  802. /* Debug -- Remove later */
  803. qdf_assert(soc && hal_ring);
  804. hal_soc = soc->hal_soc;
  805. /* Debug -- Remove later */
  806. qdf_assert(hal_soc);
  807. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  808. /* TODO */
  809. /*
  810. * Need API to convert from hal_ring pointer to
  811. * Ring Type / Ring Id combo
  812. */
  813. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  814. FL("HAL RING Access Failed -- %pK"), hal_ring);
  815. goto done;
  816. }
  817. while (qdf_likely(quota-- && (ring_desc =
  818. hal_srng_dst_get_next(hal_soc, hal_ring)))) {
  819. /* XXX */
  820. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  821. /*
  822. * For WBM ring, expect only MSDU buffers
  823. */
  824. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  825. qdf_assert((HAL_RX_WBM_ERR_SRC_GET(ring_desc)
  826. == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  827. (HAL_RX_WBM_ERR_SRC_GET(ring_desc)
  828. == HAL_RX_WBM_ERR_SRC_REO));
  829. /*
  830. * Check if the buffer is to be processed on this processor
  831. */
  832. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  833. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  834. /* TODO */
  835. /* Call appropriate handler */
  836. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  837. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  838. FL("Invalid RBM %d"), rbm);
  839. continue;
  840. }
  841. rx_buf_cookie = HAL_RX_WBM_BUF_COOKIE_GET(ring_desc);
  842. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  843. qdf_assert(rx_desc);
  844. if (!dp_rx_desc_check_magic(rx_desc)) {
  845. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  846. FL("Invalid rx_desc cookie=%d"),
  847. rx_buf_cookie);
  848. continue;
  849. }
  850. nbuf = rx_desc->nbuf;
  851. qdf_nbuf_unmap_single(soc->osdev, nbuf, QDF_DMA_BIDIRECTIONAL);
  852. /*
  853. * save the wbm desc info in nbuf TLV. We will need this
  854. * info when we do the actual nbuf processing
  855. */
  856. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info);
  857. wbm_err_info.pool_id = rx_desc->pool_id;
  858. hal_rx_wbm_err_info_set_in_tlv(qdf_nbuf_data(nbuf),
  859. &wbm_err_info);
  860. rx_bufs_reaped[rx_desc->pool_id]++;
  861. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, rx_desc->nbuf);
  862. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  863. &tail[rx_desc->pool_id],
  864. rx_desc);
  865. }
  866. done:
  867. hal_srng_access_end(hal_soc, hal_ring);
  868. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  869. if (rx_bufs_reaped[mac_id]) {
  870. dp_pdev = soc->pdev_list[mac_id];
  871. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  872. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  873. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  874. rx_desc_pool, rx_bufs_reaped[mac_id],
  875. &head[mac_id], &tail[mac_id],
  876. HAL_RX_BUF_RBM_SW3_BM);
  877. rx_bufs_used += rx_bufs_reaped[mac_id];
  878. }
  879. }
  880. nbuf = nbuf_head;
  881. while (nbuf) {
  882. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  883. /*
  884. * retrieve the wbm desc info from nbuf TLV, so we can
  885. * handle error cases appropriately
  886. */
  887. hal_rx_wbm_err_info_get_from_tlv(rx_tlv_hdr, &wbm_err_info);
  888. next = nbuf->next;
  889. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  890. if (wbm_err_info.reo_psh_rsn
  891. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  892. DP_STATS_INC(soc,
  893. rx.err.reo_error
  894. [wbm_err_info.reo_err_code], 1);
  895. switch (wbm_err_info.reo_err_code) {
  896. /*
  897. * Handling for packets which have NULL REO
  898. * queue descriptor
  899. */
  900. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  901. pool_id = wbm_err_info.pool_id;
  902. QDF_TRACE(QDF_MODULE_ID_DP,
  903. QDF_TRACE_LEVEL_WARN,
  904. "Got pkt with REO ERROR: %d",
  905. wbm_err_info.reo_err_code);
  906. dp_rx_null_q_desc_handle(soc,
  907. nbuf,
  908. rx_tlv_hdr,
  909. pool_id);
  910. nbuf = next;
  911. continue;
  912. /* TODO */
  913. /* Add per error code accounting */
  914. default:
  915. QDF_TRACE(QDF_MODULE_ID_DP,
  916. QDF_TRACE_LEVEL_DEBUG,
  917. "REO error %d detected",
  918. wbm_err_info.reo_err_code);
  919. }
  920. }
  921. } else if (wbm_err_info.wbm_err_src ==
  922. HAL_RX_WBM_ERR_SRC_RXDMA) {
  923. if (wbm_err_info.rxdma_psh_rsn
  924. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  925. DP_STATS_INC(soc,
  926. rx.err.rxdma_error
  927. [wbm_err_info.rxdma_err_code], 1);
  928. switch (wbm_err_info.rxdma_err_code) {
  929. case HAL_RXDMA_ERR_UNENCRYPTED:
  930. dp_rx_err_deliver(soc,
  931. nbuf,
  932. rx_tlv_hdr);
  933. nbuf = next;
  934. continue;
  935. case HAL_RXDMA_ERR_TKIP_MIC:
  936. dp_rx_process_mic_error(soc,
  937. nbuf,
  938. rx_tlv_hdr);
  939. nbuf = next;
  940. continue;
  941. case HAL_RXDMA_ERR_DECRYPT:
  942. QDF_TRACE(QDF_MODULE_ID_DP,
  943. QDF_TRACE_LEVEL_DEBUG,
  944. "Packet received with Decrypt error");
  945. break;
  946. default:
  947. QDF_TRACE(QDF_MODULE_ID_DP,
  948. QDF_TRACE_LEVEL_DEBUG,
  949. "RXDMA error %d",
  950. wbm_err_info.
  951. rxdma_err_code);
  952. }
  953. }
  954. } else {
  955. /* Should not come here */
  956. qdf_assert(0);
  957. }
  958. nbuf = next;
  959. hal_rx_dump_pkt_tlvs(rx_tlv_hdr, QDF_TRACE_LEVEL_DEBUG);
  960. }
  961. return rx_bufs_used; /* Assume no scale factor for now */
  962. }
  963. /**
  964. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  965. *
  966. * @soc: core DP main context
  967. * @mac_id: mac id which is one of 3 mac_ids
  968. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  969. * @head: head of descs list to be freed
  970. * @tail: tail of decs list to be freed
  971. * Return: number of msdu in MPDU to be popped
  972. */
  973. static inline uint32_t
  974. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  975. void *rxdma_dst_ring_desc,
  976. union dp_rx_desc_list_elem_t **head,
  977. union dp_rx_desc_list_elem_t **tail)
  978. {
  979. void *rx_msdu_link_desc;
  980. qdf_nbuf_t msdu;
  981. qdf_nbuf_t last;
  982. struct hal_rx_msdu_list msdu_list;
  983. uint16_t num_msdus;
  984. struct hal_buf_info buf_info;
  985. void *p_buf_addr_info;
  986. void *p_last_buf_addr_info;
  987. uint32_t rx_bufs_used = 0;
  988. uint32_t msdu_cnt;
  989. uint32_t i;
  990. uint8_t push_reason;
  991. uint8_t rxdma_error_code = 0;
  992. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  993. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  994. msdu = 0;
  995. last = NULL;
  996. hal_rx_reo_ent_buf_paddr_get(rxdma_dst_ring_desc, &buf_info,
  997. &p_last_buf_addr_info, &msdu_cnt);
  998. push_reason =
  999. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  1000. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  1001. rxdma_error_code =
  1002. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  1003. }
  1004. do {
  1005. rx_msdu_link_desc =
  1006. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1007. qdf_assert(rx_msdu_link_desc);
  1008. hal_rx_msdu_list_get(rx_msdu_link_desc, &msdu_list, &num_msdus);
  1009. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  1010. /* if the msdus belongs to NSS offloaded radio &&
  1011. * the rbm is not SW3_BM then return the msdu_link
  1012. * descriptor without freeing the msdus (nbufs). let
  1013. * these buffers be given to NSS completion ring for
  1014. * NSS to free them.
  1015. * else iterate through the msdu link desc list and
  1016. * free each msdu in the list.
  1017. */
  1018. if (msdu_list.rbm[0] != HAL_RX_BUF_RBM_SW3_BM &&
  1019. wlan_cfg_get_dp_pdev_nss_enabled(
  1020. pdev->wlan_cfg_ctx))
  1021. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  1022. else {
  1023. for (i = 0; i < num_msdus; i++) {
  1024. struct dp_rx_desc *rx_desc =
  1025. dp_rx_cookie_2_va_rxdma_buf(soc,
  1026. msdu_list.sw_cookie[i]);
  1027. qdf_assert(rx_desc);
  1028. msdu = rx_desc->nbuf;
  1029. qdf_nbuf_unmap_single(soc->osdev, msdu,
  1030. QDF_DMA_FROM_DEVICE);
  1031. QDF_TRACE(QDF_MODULE_ID_DP,
  1032. QDF_TRACE_LEVEL_DEBUG,
  1033. "[%s][%d] msdu_nbuf=%pK \n",
  1034. __func__, __LINE__, msdu);
  1035. qdf_nbuf_free(msdu);
  1036. rx_bufs_used++;
  1037. dp_rx_add_to_free_desc_list(head,
  1038. tail, rx_desc);
  1039. }
  1040. }
  1041. } else {
  1042. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  1043. }
  1044. hal_rx_mon_next_link_desc_get(rx_msdu_link_desc, &buf_info,
  1045. &p_buf_addr_info);
  1046. dp_rx_link_desc_return(soc, p_last_buf_addr_info, bm_action);
  1047. p_last_buf_addr_info = p_buf_addr_info;
  1048. } while (buf_info.paddr);
  1049. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  1050. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  1051. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1052. "Packet received with Decrypt error");
  1053. }
  1054. return rx_bufs_used;
  1055. }
  1056. /**
  1057. * dp_rxdma_err_process() - RxDMA error processing functionality
  1058. *
  1059. * @soc: core txrx main contex
  1060. * @mac_id: mac id which is one of 3 mac_ids
  1061. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1062. * @quota: No. of units (packets) that can be serviced in one shot.
  1063. * Return: num of buffers processed
  1064. */
  1065. uint32_t
  1066. dp_rxdma_err_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota)
  1067. {
  1068. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  1069. int ring_idx = dp_get_ring_id_for_mac_id(soc, mac_id);
  1070. uint8_t pdev_id;
  1071. void *hal_soc;
  1072. void *rxdma_dst_ring_desc;
  1073. void *err_dst_srng;
  1074. union dp_rx_desc_list_elem_t *head = NULL;
  1075. union dp_rx_desc_list_elem_t *tail = NULL;
  1076. struct dp_srng *dp_rxdma_srng;
  1077. struct rx_desc_pool *rx_desc_pool;
  1078. uint32_t work_done = 0;
  1079. uint32_t rx_bufs_used = 0;
  1080. #ifdef DP_INTR_POLL_BASED
  1081. if (!pdev)
  1082. return 0;
  1083. #endif
  1084. pdev_id = pdev->pdev_id;
  1085. err_dst_srng = pdev->rxdma_err_dst_ring[ring_idx].hal_srng;
  1086. if (!err_dst_srng) {
  1087. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1088. "%s %d : HAL Monitor Destination Ring Init \
  1089. Failed -- %pK\n",
  1090. __func__, __LINE__, err_dst_srng);
  1091. return 0;
  1092. }
  1093. hal_soc = soc->hal_soc;
  1094. qdf_assert(hal_soc);
  1095. if (qdf_unlikely(hal_srng_access_start(hal_soc, err_dst_srng))) {
  1096. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1097. "%s %d : HAL Monitor Destination Ring Init \
  1098. Failed -- %pK\n",
  1099. __func__, __LINE__, err_dst_srng);
  1100. return 0;
  1101. }
  1102. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  1103. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  1104. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  1105. rxdma_dst_ring_desc,
  1106. &head, &tail);
  1107. }
  1108. hal_srng_access_end(hal_soc, err_dst_srng);
  1109. if (rx_bufs_used) {
  1110. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  1111. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1112. dp_rx_buffers_replenish(soc, pdev_id, dp_rxdma_srng,
  1113. rx_desc_pool, rx_bufs_used, &head, &tail,
  1114. HAL_RX_BUF_RBM_SW3_BM);
  1115. work_done += rx_bufs_used;
  1116. }
  1117. return work_done;
  1118. }