dp_power.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2012-2019, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/clk.h>
  6. #include <linux/pm_runtime.h>
  7. #include <drm/drmP.h>
  8. #include "dp_power.h"
  9. #include "dp_catalog.h"
  10. #include "dp_debug.h"
  11. #define DP_CLIENT_NAME_SIZE 20
  12. struct dp_power_private {
  13. struct dp_parser *parser;
  14. struct platform_device *pdev;
  15. struct clk *pixel_clk_rcg;
  16. struct clk *pixel_parent;
  17. struct clk *pixel1_clk_rcg;
  18. struct clk *pixel1_parent;
  19. struct dp_power dp_power;
  20. bool core_clks_on;
  21. bool link_clks_on;
  22. bool strm0_clks_on;
  23. bool strm1_clks_on;
  24. };
  25. static int dp_power_regulator_init(struct dp_power_private *power)
  26. {
  27. int rc = 0, i = 0, j = 0;
  28. struct platform_device *pdev;
  29. struct dp_parser *parser;
  30. parser = power->parser;
  31. pdev = power->pdev;
  32. for (i = DP_CORE_PM; !rc && (i < DP_MAX_PM); i++) {
  33. rc = msm_dss_config_vreg(&pdev->dev,
  34. parser->mp[i].vreg_config,
  35. parser->mp[i].num_vreg, 1);
  36. if (rc) {
  37. DP_ERR("failed to init vregs for %s\n",
  38. dp_parser_pm_name(i));
  39. for (j = i - 1; j >= DP_CORE_PM; j--) {
  40. msm_dss_config_vreg(&pdev->dev,
  41. parser->mp[j].vreg_config,
  42. parser->mp[j].num_vreg, 0);
  43. }
  44. goto error;
  45. }
  46. }
  47. error:
  48. return rc;
  49. }
  50. static void dp_power_regulator_deinit(struct dp_power_private *power)
  51. {
  52. int rc = 0, i = 0;
  53. struct platform_device *pdev;
  54. struct dp_parser *parser;
  55. parser = power->parser;
  56. pdev = power->pdev;
  57. for (i = DP_CORE_PM; (i < DP_MAX_PM); i++) {
  58. rc = msm_dss_config_vreg(&pdev->dev,
  59. parser->mp[i].vreg_config,
  60. parser->mp[i].num_vreg, 0);
  61. if (rc)
  62. DP_ERR("failed to deinit vregs for %s\n",
  63. dp_parser_pm_name(i));
  64. }
  65. }
  66. static int dp_power_regulator_ctrl(struct dp_power_private *power, bool enable)
  67. {
  68. int rc = 0, i = 0, j = 0;
  69. struct dp_parser *parser;
  70. parser = power->parser;
  71. for (i = DP_CORE_PM; i < DP_MAX_PM; i++) {
  72. rc = msm_dss_enable_vreg(
  73. parser->mp[i].vreg_config,
  74. parser->mp[i].num_vreg, enable);
  75. if (rc) {
  76. DP_ERR("failed to '%s' vregs for %s\n",
  77. enable ? "enable" : "disable",
  78. dp_parser_pm_name(i));
  79. if (enable) {
  80. for (j = i-1; j >= DP_CORE_PM; j--) {
  81. msm_dss_enable_vreg(
  82. parser->mp[j].vreg_config,
  83. parser->mp[j].num_vreg, 0);
  84. }
  85. }
  86. goto error;
  87. }
  88. }
  89. error:
  90. return rc;
  91. }
  92. static int dp_power_pinctrl_set(struct dp_power_private *power, bool active)
  93. {
  94. int rc = -EFAULT;
  95. struct pinctrl_state *pin_state;
  96. struct dp_parser *parser;
  97. parser = power->parser;
  98. if (IS_ERR_OR_NULL(parser->pinctrl.pin))
  99. return 0;
  100. if (parser->no_aux_switch && parser->lphw_hpd) {
  101. pin_state = active ? parser->pinctrl.state_hpd_ctrl
  102. : parser->pinctrl.state_hpd_tlmm;
  103. if (!IS_ERR_OR_NULL(pin_state)) {
  104. rc = pinctrl_select_state(parser->pinctrl.pin,
  105. pin_state);
  106. if (rc) {
  107. DP_ERR("cannot direct hpd line to %s\n",
  108. active ? "ctrl" : "tlmm");
  109. return rc;
  110. }
  111. }
  112. }
  113. if (parser->no_aux_switch)
  114. return 0;
  115. pin_state = active ? parser->pinctrl.state_active
  116. : parser->pinctrl.state_suspend;
  117. if (!IS_ERR_OR_NULL(pin_state)) {
  118. rc = pinctrl_select_state(parser->pinctrl.pin,
  119. pin_state);
  120. if (rc)
  121. DP_ERR("can not set %s pins\n",
  122. active ? "dp_active"
  123. : "dp_sleep");
  124. } else {
  125. DP_ERR("invalid '%s' pinstate\n",
  126. active ? "dp_active"
  127. : "dp_sleep");
  128. }
  129. return rc;
  130. }
  131. static int dp_power_clk_init(struct dp_power_private *power, bool enable)
  132. {
  133. int rc = 0;
  134. struct device *dev;
  135. enum dp_pm_type module;
  136. dev = &power->pdev->dev;
  137. if (enable) {
  138. for (module = DP_CORE_PM; module < DP_MAX_PM; module++) {
  139. struct dss_module_power *pm =
  140. &power->parser->mp[module];
  141. if (!pm->num_clk)
  142. continue;
  143. rc = msm_dss_get_clk(dev, pm->clk_config, pm->num_clk);
  144. if (rc) {
  145. DP_ERR("failed to get %s clk. err=%d\n",
  146. dp_parser_pm_name(module), rc);
  147. goto exit;
  148. }
  149. }
  150. power->pixel_clk_rcg = devm_clk_get(dev, "pixel_clk_rcg");
  151. if (IS_ERR(power->pixel_clk_rcg)) {
  152. DP_DEBUG("Unable to get DP pixel clk RCG\n");
  153. power->pixel_clk_rcg = NULL;
  154. }
  155. power->pixel_parent = devm_clk_get(dev, "pixel_parent");
  156. if (IS_ERR(power->pixel_parent)) {
  157. DP_DEBUG("Unable to get DP pixel RCG parent\n");
  158. power->pixel_parent = NULL;
  159. }
  160. power->pixel1_clk_rcg = devm_clk_get(dev, "pixel1_clk_rcg");
  161. if (IS_ERR(power->pixel1_clk_rcg)) {
  162. DP_DEBUG("Unable to get DP pixel1 clk RCG\n");
  163. power->pixel1_clk_rcg = NULL;
  164. }
  165. power->pixel1_parent = devm_clk_get(dev, "pixel1_parent");
  166. if (IS_ERR(power->pixel1_parent)) {
  167. DP_DEBUG("Unable to get DP pixel1 RCG parent\n");
  168. power->pixel1_parent = NULL;
  169. }
  170. } else {
  171. if (power->pixel_parent)
  172. devm_clk_put(dev, power->pixel_parent);
  173. if (power->pixel_clk_rcg)
  174. devm_clk_put(dev, power->pixel_clk_rcg);
  175. if (power->pixel1_parent)
  176. devm_clk_put(dev, power->pixel1_parent);
  177. if (power->pixel1_clk_rcg)
  178. devm_clk_put(dev, power->pixel1_clk_rcg);
  179. for (module = DP_CORE_PM; module < DP_MAX_PM; module++) {
  180. struct dss_module_power *pm =
  181. &power->parser->mp[module];
  182. if (!pm->num_clk)
  183. continue;
  184. msm_dss_put_clk(pm->clk_config, pm->num_clk);
  185. }
  186. }
  187. exit:
  188. return rc;
  189. }
  190. static int dp_power_clk_set_rate(struct dp_power_private *power,
  191. enum dp_pm_type module, bool enable)
  192. {
  193. int rc = 0;
  194. struct dss_module_power *mp;
  195. if (!power) {
  196. DP_ERR("invalid power data\n");
  197. rc = -EINVAL;
  198. goto exit;
  199. }
  200. mp = &power->parser->mp[module];
  201. if (enable) {
  202. rc = msm_dss_clk_set_rate(mp->clk_config, mp->num_clk);
  203. if (rc) {
  204. DP_ERR("failed to set clks rate.\n");
  205. goto exit;
  206. }
  207. rc = msm_dss_enable_clk(mp->clk_config, mp->num_clk, 1);
  208. if (rc) {
  209. DP_ERR("failed to enable clks\n");
  210. goto exit;
  211. }
  212. } else {
  213. rc = msm_dss_enable_clk(mp->clk_config, mp->num_clk, 0);
  214. if (rc) {
  215. DP_ERR("failed to disable clks\n");
  216. goto exit;
  217. }
  218. }
  219. exit:
  220. return rc;
  221. }
  222. static int dp_power_clk_enable(struct dp_power *dp_power,
  223. enum dp_pm_type pm_type, bool enable)
  224. {
  225. int rc = 0;
  226. struct dss_module_power *mp;
  227. struct dp_power_private *power;
  228. if (!dp_power) {
  229. DP_ERR("invalid power data\n");
  230. rc = -EINVAL;
  231. goto error;
  232. }
  233. power = container_of(dp_power, struct dp_power_private, dp_power);
  234. mp = &power->parser->mp[pm_type];
  235. if (pm_type >= DP_MAX_PM) {
  236. DP_ERR("unsupported power module: %s\n",
  237. dp_parser_pm_name(pm_type));
  238. return -EINVAL;
  239. }
  240. if (enable) {
  241. if (pm_type == DP_CORE_PM && power->core_clks_on) {
  242. DP_DEBUG("core clks already enabled\n");
  243. return 0;
  244. }
  245. if ((pm_type == DP_STREAM0_PM) && (power->strm0_clks_on)) {
  246. DP_DEBUG("strm0 clks already enabled\n");
  247. return 0;
  248. }
  249. if ((pm_type == DP_STREAM1_PM) && (power->strm1_clks_on)) {
  250. DP_DEBUG("strm1 clks already enabled\n");
  251. return 0;
  252. }
  253. if ((pm_type == DP_CTRL_PM) && (!power->core_clks_on)) {
  254. DP_DEBUG("Need to enable core clks before link clks\n");
  255. rc = dp_power_clk_set_rate(power, pm_type, enable);
  256. if (rc) {
  257. DP_ERR("failed to enable clks: %s. err=%d\n",
  258. dp_parser_pm_name(DP_CORE_PM), rc);
  259. goto error;
  260. } else {
  261. power->core_clks_on = true;
  262. }
  263. }
  264. if (pm_type == DP_LINK_PM && power->link_clks_on) {
  265. DP_DEBUG("links clks already enabled\n");
  266. return 0;
  267. }
  268. }
  269. rc = dp_power_clk_set_rate(power, pm_type, enable);
  270. if (rc) {
  271. DP_ERR("failed to '%s' clks for: %s. err=%d\n",
  272. enable ? "enable" : "disable",
  273. dp_parser_pm_name(pm_type), rc);
  274. goto error;
  275. }
  276. if (pm_type == DP_CORE_PM)
  277. power->core_clks_on = enable;
  278. else if (pm_type == DP_STREAM0_PM)
  279. power->strm0_clks_on = enable;
  280. else if (pm_type == DP_STREAM1_PM)
  281. power->strm1_clks_on = enable;
  282. else if (pm_type == DP_LINK_PM)
  283. power->link_clks_on = enable;
  284. /*
  285. * This log is printed only when user connects or disconnects
  286. * a DP cable. As this is a user-action and not a frequent
  287. * usecase, it is not going to flood the kernel logs. Also,
  288. * helpful in debugging the NOC issues.
  289. */
  290. DP_INFO("core:%s link:%s strm0:%s strm1:%s\n",
  291. power->core_clks_on ? "on" : "off",
  292. power->link_clks_on ? "on" : "off",
  293. power->strm0_clks_on ? "on" : "off",
  294. power->strm1_clks_on ? "on" : "off");
  295. error:
  296. return rc;
  297. }
  298. static int dp_power_request_gpios(struct dp_power_private *power)
  299. {
  300. int rc = 0, i;
  301. struct device *dev;
  302. struct dss_module_power *mp;
  303. static const char * const gpio_names[] = {
  304. "aux_enable", "aux_sel", "usbplug_cc",
  305. };
  306. if (!power) {
  307. DP_ERR("invalid power data\n");
  308. return -EINVAL;
  309. }
  310. dev = &power->pdev->dev;
  311. mp = &power->parser->mp[DP_CORE_PM];
  312. for (i = 0; i < ARRAY_SIZE(gpio_names); i++) {
  313. unsigned int gpio = mp->gpio_config[i].gpio;
  314. if (gpio_is_valid(gpio)) {
  315. rc = devm_gpio_request(dev, gpio, gpio_names[i]);
  316. if (rc) {
  317. DP_ERR("request %s gpio failed, rc=%d\n",
  318. gpio_names[i], rc);
  319. goto error;
  320. }
  321. }
  322. }
  323. return 0;
  324. error:
  325. for (i = 0; i < ARRAY_SIZE(gpio_names); i++) {
  326. unsigned int gpio = mp->gpio_config[i].gpio;
  327. if (gpio_is_valid(gpio))
  328. gpio_free(gpio);
  329. }
  330. return rc;
  331. }
  332. static bool dp_power_find_gpio(const char *gpio1, const char *gpio2)
  333. {
  334. return !!strnstr(gpio1, gpio2, strlen(gpio1));
  335. }
  336. static void dp_power_set_gpio(struct dp_power_private *power, bool flip)
  337. {
  338. int i;
  339. struct dss_module_power *mp = &power->parser->mp[DP_CORE_PM];
  340. struct dss_gpio *config = mp->gpio_config;
  341. for (i = 0; i < mp->num_gpio; i++) {
  342. if (dp_power_find_gpio(config->gpio_name, "aux-sel"))
  343. config->value = flip;
  344. if (gpio_is_valid(config->gpio)) {
  345. DP_DEBUG("gpio %s, value %d\n", config->gpio_name,
  346. config->value);
  347. if (dp_power_find_gpio(config->gpio_name, "aux-en") ||
  348. dp_power_find_gpio(config->gpio_name, "aux-sel"))
  349. gpio_direction_output(config->gpio,
  350. config->value);
  351. else
  352. gpio_set_value(config->gpio, config->value);
  353. }
  354. config++;
  355. }
  356. }
  357. static int dp_power_config_gpios(struct dp_power_private *power, bool flip,
  358. bool enable)
  359. {
  360. int rc = 0, i;
  361. struct dss_module_power *mp;
  362. struct dss_gpio *config;
  363. if (power->parser->no_aux_switch)
  364. return 0;
  365. mp = &power->parser->mp[DP_CORE_PM];
  366. config = mp->gpio_config;
  367. if (enable) {
  368. rc = dp_power_request_gpios(power);
  369. if (rc) {
  370. DP_ERR("gpio request failed\n");
  371. return rc;
  372. }
  373. dp_power_set_gpio(power, flip);
  374. } else {
  375. for (i = 0; i < mp->num_gpio; i++) {
  376. if (gpio_is_valid(config[i].gpio)) {
  377. gpio_set_value(config[i].gpio, 0);
  378. gpio_free(config[i].gpio);
  379. }
  380. }
  381. }
  382. return 0;
  383. }
  384. static int dp_power_client_init(struct dp_power *dp_power,
  385. struct sde_power_handle *phandle, struct drm_device *drm_dev)
  386. {
  387. int rc = 0;
  388. struct dp_power_private *power;
  389. if (!drm_dev) {
  390. DP_ERR("invalid drm_dev\n");
  391. return -EINVAL;
  392. }
  393. power = container_of(dp_power, struct dp_power_private, dp_power);
  394. rc = dp_power_regulator_init(power);
  395. if (rc) {
  396. DP_ERR("failed to init regulators\n");
  397. goto error_power;
  398. }
  399. rc = dp_power_clk_init(power, true);
  400. if (rc) {
  401. DP_ERR("failed to init clocks\n");
  402. goto error_clk;
  403. }
  404. dp_power->phandle = phandle;
  405. dp_power->drm_dev = drm_dev;
  406. return 0;
  407. error_clk:
  408. dp_power_regulator_deinit(power);
  409. error_power:
  410. return rc;
  411. }
  412. static void dp_power_client_deinit(struct dp_power *dp_power)
  413. {
  414. struct dp_power_private *power;
  415. if (!dp_power) {
  416. DP_ERR("invalid power data\n");
  417. return;
  418. }
  419. power = container_of(dp_power, struct dp_power_private, dp_power);
  420. dp_power_clk_init(power, false);
  421. dp_power_regulator_deinit(power);
  422. }
  423. static int dp_power_set_pixel_clk_parent(struct dp_power *dp_power, u32 strm_id)
  424. {
  425. int rc = 0;
  426. struct dp_power_private *power;
  427. if (!dp_power || strm_id >= DP_STREAM_MAX) {
  428. DP_ERR("invalid power data. stream %d\n", strm_id);
  429. rc = -EINVAL;
  430. goto exit;
  431. }
  432. power = container_of(dp_power, struct dp_power_private, dp_power);
  433. if (strm_id == DP_STREAM_0) {
  434. if (power->pixel_clk_rcg && power->pixel_parent)
  435. clk_set_parent(power->pixel_clk_rcg,
  436. power->pixel_parent);
  437. } else if (strm_id == DP_STREAM_1) {
  438. if (power->pixel1_clk_rcg && power->pixel1_parent)
  439. clk_set_parent(power->pixel1_clk_rcg,
  440. power->pixel1_parent);
  441. }
  442. exit:
  443. return rc;
  444. }
  445. static u64 dp_power_clk_get_rate(struct dp_power *dp_power, char *clk_name)
  446. {
  447. size_t i;
  448. enum dp_pm_type j;
  449. struct dss_module_power *mp;
  450. struct dp_power_private *power;
  451. bool clk_found = false;
  452. u64 rate = 0;
  453. if (!clk_name) {
  454. DP_ERR("invalid pointer for clk_name\n");
  455. return 0;
  456. }
  457. power = container_of(dp_power, struct dp_power_private, dp_power);
  458. mp = &dp_power->phandle->mp;
  459. for (i = 0; i < mp->num_clk; i++) {
  460. if (!strcmp(mp->clk_config[i].clk_name, clk_name)) {
  461. rate = clk_get_rate(mp->clk_config[i].clk);
  462. clk_found = true;
  463. break;
  464. }
  465. }
  466. for (j = DP_CORE_PM; j < DP_MAX_PM && !clk_found; j++) {
  467. mp = &power->parser->mp[j];
  468. for (i = 0; i < mp->num_clk; i++) {
  469. if (!strcmp(mp->clk_config[i].clk_name, clk_name)) {
  470. rate = clk_get_rate(mp->clk_config[i].clk);
  471. clk_found = true;
  472. break;
  473. }
  474. }
  475. }
  476. return rate;
  477. }
  478. static int dp_power_init(struct dp_power *dp_power, bool flip)
  479. {
  480. int rc = 0;
  481. struct dp_power_private *power;
  482. if (!dp_power) {
  483. DP_ERR("invalid power data\n");
  484. rc = -EINVAL;
  485. goto exit;
  486. }
  487. power = container_of(dp_power, struct dp_power_private, dp_power);
  488. rc = dp_power_regulator_ctrl(power, true);
  489. if (rc) {
  490. DP_ERR("failed to enable regulators\n");
  491. goto exit;
  492. }
  493. rc = dp_power_pinctrl_set(power, true);
  494. if (rc) {
  495. DP_ERR("failed to set pinctrl state\n");
  496. goto err_pinctrl;
  497. }
  498. rc = dp_power_config_gpios(power, flip, true);
  499. if (rc) {
  500. DP_ERR("failed to enable gpios\n");
  501. goto err_gpio;
  502. }
  503. rc = pm_runtime_get_sync(dp_power->drm_dev->dev);
  504. if (rc < 0) {
  505. DP_ERR("Power resource enable failed\n");
  506. goto err_sde_power;
  507. }
  508. rc = dp_power_clk_enable(dp_power, DP_CORE_PM, true);
  509. if (rc) {
  510. DP_ERR("failed to enable DP core clocks\n");
  511. goto err_clk;
  512. }
  513. return 0;
  514. err_clk:
  515. pm_runtime_put_sync(dp_power->drm_dev->dev);
  516. err_sde_power:
  517. dp_power_config_gpios(power, flip, false);
  518. err_gpio:
  519. dp_power_pinctrl_set(power, false);
  520. err_pinctrl:
  521. dp_power_regulator_ctrl(power, false);
  522. exit:
  523. return rc;
  524. }
  525. static int dp_power_deinit(struct dp_power *dp_power)
  526. {
  527. int rc = 0;
  528. struct dp_power_private *power;
  529. if (!dp_power) {
  530. DP_ERR("invalid power data\n");
  531. rc = -EINVAL;
  532. goto exit;
  533. }
  534. power = container_of(dp_power, struct dp_power_private, dp_power);
  535. if (power->link_clks_on)
  536. dp_power_clk_enable(dp_power, DP_LINK_PM, false);
  537. dp_power_clk_enable(dp_power, DP_CORE_PM, false);
  538. pm_runtime_put_sync(dp_power->drm_dev->dev);
  539. dp_power_config_gpios(power, false, false);
  540. dp_power_pinctrl_set(power, false);
  541. dp_power_regulator_ctrl(power, false);
  542. exit:
  543. return rc;
  544. }
  545. struct dp_power *dp_power_get(struct dp_parser *parser)
  546. {
  547. int rc = 0;
  548. struct dp_power_private *power;
  549. struct dp_power *dp_power;
  550. if (!parser) {
  551. DP_ERR("invalid input\n");
  552. rc = -EINVAL;
  553. goto error;
  554. }
  555. power = devm_kzalloc(&parser->pdev->dev, sizeof(*power), GFP_KERNEL);
  556. if (!power) {
  557. rc = -ENOMEM;
  558. goto error;
  559. }
  560. power->parser = parser;
  561. power->pdev = parser->pdev;
  562. dp_power = &power->dp_power;
  563. dp_power->init = dp_power_init;
  564. dp_power->deinit = dp_power_deinit;
  565. dp_power->clk_enable = dp_power_clk_enable;
  566. dp_power->set_pixel_clk_parent = dp_power_set_pixel_clk_parent;
  567. dp_power->clk_get_rate = dp_power_clk_get_rate;
  568. dp_power->power_client_init = dp_power_client_init;
  569. dp_power->power_client_deinit = dp_power_client_deinit;
  570. return dp_power;
  571. error:
  572. return ERR_PTR(rc);
  573. }
  574. void dp_power_put(struct dp_power *dp_power)
  575. {
  576. struct dp_power_private *power = NULL;
  577. if (!dp_power)
  578. return;
  579. power = container_of(dp_power, struct dp_power_private, dp_power);
  580. devm_kfree(&power->pdev->dev, power);
  581. }