dp_rx_err.c 31 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "dp_internal.h"
  22. #include "hal_api.h"
  23. #include "qdf_trace.h"
  24. #include "qdf_nbuf.h"
  25. #ifdef CONFIG_MCL
  26. #include <cds_ieee80211_common.h>
  27. #else
  28. #include <linux/ieee80211.h>
  29. #endif
  30. #include "dp_rx_defrag.h"
  31. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  32. #ifdef RX_DESC_DEBUG_CHECK
  33. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  34. {
  35. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC)) {
  36. return false;
  37. }
  38. rx_desc->magic = 0;
  39. return true;
  40. }
  41. #else
  42. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  43. {
  44. return true;
  45. }
  46. #endif
  47. /**
  48. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  49. *
  50. * @soc: core txrx main context
  51. * @ring_desc: opaque pointer to the REO error ring descriptor
  52. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  53. * @head: head of the local descriptor free-list
  54. * @tail: tail of the local descriptor free-list
  55. * @quota: No. of units (packets) that can be serviced in one shot.
  56. *
  57. * This function is used to drop all MSDU in an MPDU
  58. *
  59. * Return: uint32_t: No. of elements processed
  60. */
  61. static uint32_t dp_rx_msdus_drop(struct dp_soc *soc, void *ring_desc,
  62. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  63. union dp_rx_desc_list_elem_t **head,
  64. union dp_rx_desc_list_elem_t **tail,
  65. uint32_t quota)
  66. {
  67. uint32_t rx_bufs_used = 0;
  68. void *link_desc_va;
  69. struct hal_buf_info buf_info;
  70. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  71. int i;
  72. uint8_t *rx_tlv_hdr;
  73. uint32_t tid;
  74. hal_rx_reo_buf_paddr_get(ring_desc, &buf_info);
  75. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  76. /* No UNMAP required -- this is "malloc_consistent" memory */
  77. hal_rx_msdu_list_get(link_desc_va, &msdu_list,
  78. &mpdu_desc_info->msdu_count);
  79. for (i = 0; (i < mpdu_desc_info->msdu_count) && quota--; i++) {
  80. struct dp_rx_desc *rx_desc =
  81. dp_rx_cookie_2_va_rxdma_buf(soc,
  82. msdu_list.sw_cookie[i]);
  83. qdf_assert(rx_desc);
  84. if (!dp_rx_desc_check_magic(rx_desc)) {
  85. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  86. FL("Invalid rx_desc cookie=%d"),
  87. msdu_list.sw_cookie[i]);
  88. return rx_bufs_used;
  89. }
  90. rx_bufs_used++;
  91. tid = hal_rx_mpdu_start_tid_get(rx_desc->rx_buf_start);
  92. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  93. "Packet received with PN error for tid :%d", tid);
  94. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  95. if (hal_rx_encryption_info_valid(rx_tlv_hdr))
  96. hal_rx_print_pn(rx_tlv_hdr);
  97. /* Just free the buffers */
  98. qdf_nbuf_free(rx_desc->nbuf);
  99. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  100. }
  101. return rx_bufs_used;
  102. }
  103. /**
  104. * dp_rx_pn_error_handle() - Handles PN check errors
  105. *
  106. * @soc: core txrx main context
  107. * @ring_desc: opaque pointer to the REO error ring descriptor
  108. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  109. * @head: head of the local descriptor free-list
  110. * @tail: tail of the local descriptor free-list
  111. * @quota: No. of units (packets) that can be serviced in one shot.
  112. *
  113. * This function implements PN error handling
  114. * If the peer is configured to ignore the PN check errors
  115. * or if DP feels, that this frame is still OK, the frame can be
  116. * re-injected back to REO to use some of the other features
  117. * of REO e.g. duplicate detection/routing to other cores
  118. *
  119. * Return: uint32_t: No. of elements processed
  120. */
  121. static uint32_t
  122. dp_rx_pn_error_handle(struct dp_soc *soc, void *ring_desc,
  123. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  124. union dp_rx_desc_list_elem_t **head,
  125. union dp_rx_desc_list_elem_t **tail,
  126. uint32_t quota)
  127. {
  128. uint16_t peer_id;
  129. uint32_t rx_bufs_used = 0;
  130. struct dp_peer *peer;
  131. bool peer_pn_policy = false;
  132. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  133. mpdu_desc_info->peer_meta_data);
  134. peer = dp_peer_find_by_id(soc, peer_id);
  135. if (qdf_likely(peer)) {
  136. /*
  137. * TODO: Check for peer specific policies & set peer_pn_policy
  138. */
  139. }
  140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  141. "Packet received with PN error");
  142. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  143. "discard rx due to PN error for peer %p "
  144. "(%02x:%02x:%02x:%02x:%02x:%02x)\n",
  145. peer,
  146. peer->mac_addr.raw[0], peer->mac_addr.raw[1],
  147. peer->mac_addr.raw[2], peer->mac_addr.raw[3],
  148. peer->mac_addr.raw[4], peer->mac_addr.raw[5]);
  149. /* No peer PN policy -- definitely drop */
  150. if (!peer_pn_policy)
  151. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  152. mpdu_desc_info,
  153. head, tail, quota);
  154. return rx_bufs_used;
  155. }
  156. /**
  157. * dp_rx_2k_jump_handle() - Handles Sequence Number Jump by 2K
  158. *
  159. * @soc: core txrx main context
  160. * @ring_desc: opaque pointer to the REO error ring descriptor
  161. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  162. * @head: head of the local descriptor free-list
  163. * @tail: tail of the local descriptor free-list
  164. * @quota: No. of units (packets) that can be serviced in one shot.
  165. *
  166. * This function implements the error handling when sequence number
  167. * of the MPDU jumps suddenly by 2K.Today there are 2 cases that
  168. * need to be handled:
  169. * A) CSN (Current Sequence Number) = Last Valid SN (LSN) + 2K
  170. * B) CSN = LSN + 2K, but falls within a "BA sized window" of the SSN
  171. * For case A) the protocol stack is invoked to generate DELBA/DEAUTH frame
  172. * For case B), the frame is normally dropped, no more action is taken
  173. *
  174. * Return: uint32_t: No. of elements processed
  175. */
  176. static uint32_t
  177. dp_rx_2k_jump_handle(struct dp_soc *soc, void *ring_desc,
  178. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  179. union dp_rx_desc_list_elem_t **head,
  180. union dp_rx_desc_list_elem_t **tail,
  181. uint32_t quota)
  182. {
  183. return dp_rx_msdus_drop(soc, ring_desc, mpdu_desc_info,
  184. head, tail, quota);
  185. }
  186. static bool
  187. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  188. struct dp_rx_desc *rx_desc, uint8_t mac_id)
  189. {
  190. bool mpdu_done = false;
  191. /* TODO: Currently only single radio is supported, hence
  192. * pdev hard coded to '0' index
  193. */
  194. struct dp_pdev *dp_pdev = soc->pdev_list[mac_id];
  195. if (hal_rx_msdu_end_first_msdu_get(rx_desc->rx_buf_start)) {
  196. qdf_nbuf_set_chfrag_start(rx_desc->nbuf, 1);
  197. dp_pdev->invalid_peer_head_msdu = NULL;
  198. dp_pdev->invalid_peer_tail_msdu = NULL;
  199. hal_rx_mon_hw_desc_get_mpdu_status(rx_desc->rx_buf_start,
  200. &(dp_pdev->ppdu_info.rx_status));
  201. }
  202. if (hal_rx_msdu_end_last_msdu_get(rx_desc->rx_buf_start)) {
  203. qdf_nbuf_set_chfrag_end(rx_desc->nbuf, 1);
  204. mpdu_done = true;
  205. }
  206. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  207. dp_pdev->invalid_peer_tail_msdu,
  208. nbuf);
  209. return mpdu_done;
  210. }
  211. /**
  212. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  213. * descriptor violation on either a
  214. * REO or WBM ring
  215. *
  216. * @soc: core DP main context
  217. * @rx_desc : pointer to the sw rx descriptor
  218. * @head: pointer to head of rx descriptors to be added to free list
  219. * @tail: pointer to tail of rx descriptors to be added to free list
  220. * quota: upper limit of descriptors that can be reaped
  221. *
  222. * This function handles NULL queue descriptor violations arising out
  223. * a missing REO queue for a given peer or a given TID. This typically
  224. * may happen if a packet is received on a QOS enabled TID before the
  225. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  226. * it may also happen for MC/BC frames if they are not routed to the
  227. * non-QOS TID queue, in the absence of any other default TID queue.
  228. * This error can show up both in a REO destination or WBM release ring.
  229. *
  230. * Return: uint32_t: No. of Rx buffers reaped
  231. */
  232. static uint32_t
  233. dp_rx_null_q_desc_handle(struct dp_soc *soc, struct dp_rx_desc *rx_desc,
  234. union dp_rx_desc_list_elem_t **head,
  235. union dp_rx_desc_list_elem_t **tail,
  236. uint32_t quota)
  237. {
  238. uint32_t rx_bufs_used = 0;
  239. uint32_t pkt_len, l2_hdr_offset;
  240. uint16_t msdu_len;
  241. qdf_nbuf_t nbuf;
  242. struct dp_vdev *vdev;
  243. uint16_t peer_id = 0xFFFF;
  244. struct dp_peer *peer = NULL;
  245. uint32_t sgi, rate_mcs, tid;
  246. struct dp_ast_entry *ase;
  247. uint16_t sa_idx;
  248. uint8_t *data;
  249. uint8_t pool_id;
  250. rx_bufs_used++;
  251. nbuf = rx_desc->nbuf;
  252. qdf_nbuf_unmap_single(soc->osdev, nbuf,
  253. QDF_DMA_BIDIRECTIONAL);
  254. rx_desc->rx_buf_start = qdf_nbuf_data(nbuf);
  255. pool_id = rx_desc->pool_id;
  256. l2_hdr_offset =
  257. hal_rx_msdu_end_l3_hdr_padding_get(rx_desc->rx_buf_start);
  258. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_desc->rx_buf_start);
  259. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  260. /* Set length in nbuf */
  261. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  262. /*
  263. * Check if DMA completed -- msdu_done is the last bit
  264. * to be written
  265. */
  266. if (!hal_rx_attn_msdu_done_get(rx_desc->rx_buf_start)) {
  267. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  268. FL("MSDU DONE failure"));
  269. hal_rx_dump_pkt_tlvs(rx_desc->rx_buf_start,
  270. QDF_TRACE_LEVEL_INFO);
  271. qdf_assert(0);
  272. }
  273. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_desc->rx_buf_start);
  274. peer = dp_peer_find_by_id(soc, peer_id);
  275. if (!peer) {
  276. bool mpdu_done = false;
  277. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  278. FL("peer is NULL"));
  279. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_desc, pool_id);
  280. if (mpdu_done)
  281. dp_rx_process_invalid_peer(soc, nbuf);
  282. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  283. return rx_bufs_used;
  284. }
  285. vdev = peer->vdev;
  286. if (!vdev) {
  287. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  288. FL("INVALID vdev %p OR osif_rx"), vdev);
  289. /* Drop & free packet */
  290. qdf_nbuf_free(nbuf);
  291. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  292. goto fail;
  293. }
  294. sgi = hal_rx_msdu_start_sgi_get(rx_desc->rx_buf_start);
  295. rate_mcs = hal_rx_msdu_start_rate_mcs_get(rx_desc->rx_buf_start);
  296. tid = hal_rx_mpdu_start_tid_get(rx_desc->rx_buf_start);
  297. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  298. "%s: %d, SGI: %d, rate_mcs: %d, tid: %d",
  299. __func__, __LINE__, sgi, rate_mcs, tid);
  300. /*
  301. * Advance the packet start pointer by total size of
  302. * pre-header TLV's
  303. */
  304. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  305. /*
  306. * Multicast Echo Check is required only if vdev is STA and
  307. * received pkt is a multicast/broadcast pkt. otherwise
  308. * skip the MEC check.
  309. */
  310. if (vdev->opmode != wlan_op_mode_sta)
  311. goto skip_mec_check;
  312. if (!hal_rx_msdu_end_da_is_mcbc_get(rx_desc->rx_buf_start))
  313. goto skip_mec_check;
  314. data = qdf_nbuf_data(nbuf);
  315. /*
  316. * if the received pkts src mac addr matches with vdev
  317. * mac address then drop the pkt as it is looped back
  318. */
  319. if (!(memcmp(&data[DP_MAC_ADDR_LEN],
  320. vdev->mac_addr.raw,
  321. DP_MAC_ADDR_LEN))) {
  322. qdf_nbuf_free(nbuf);
  323. goto fail;
  324. }
  325. /* if the received pkts src mac addr matches with the
  326. * wired PCs MAC addr which is behind the STA or with
  327. * wireless STAs MAC addr which are behind the Repeater,
  328. * then drop the pkt as it is looped back
  329. */
  330. qdf_spin_lock_bh(&soc->ast_lock);
  331. if (hal_rx_msdu_end_sa_is_valid_get(rx_desc->rx_buf_start)) {
  332. sa_idx = hal_rx_msdu_end_sa_idx_get(rx_desc->rx_buf_start);
  333. if ((sa_idx < 0) || (sa_idx > (WLAN_UMAC_PSOC_MAX_PEERS * 2))) {
  334. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  335. "invalid sa_idx: %d", sa_idx);
  336. qdf_assert_always(0);
  337. }
  338. ase = soc->ast_table[sa_idx];
  339. } else
  340. ase = dp_peer_ast_hash_find(soc, &data[DP_MAC_ADDR_LEN], 0);
  341. if (ase) {
  342. if ((ase->type == CDP_TXRX_AST_TYPE_MEC) ||
  343. (ase->peer != peer)) {
  344. qdf_spin_unlock_bh(&soc->ast_lock);
  345. QDF_TRACE(QDF_MODULE_ID_DP,
  346. QDF_TRACE_LEVEL_INFO,
  347. "received pkt with same src mac %pM",
  348. &data[DP_MAC_ADDR_LEN]);
  349. qdf_nbuf_free(nbuf);
  350. goto fail;
  351. }
  352. }
  353. qdf_spin_unlock_bh(&soc->ast_lock);
  354. skip_mec_check:
  355. /* WDS Source Port Learning */
  356. if (qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet))
  357. dp_rx_wds_srcport_learn(soc, rx_desc->rx_buf_start, peer, nbuf);
  358. if (hal_rx_mpdu_start_mpdu_qos_control_valid_get(
  359. rx_desc->rx_buf_start)) {
  360. /* TODO: Assuming that qos_control_valid also indicates
  361. * unicast. Should we check this?
  362. */
  363. if (peer &&
  364. peer->rx_tid[tid].hw_qdesc_vaddr_unaligned == NULL) {
  365. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  366. dp_rx_tid_setup_wifi3(peer, tid, 1, IEEE80211_SEQ_MAX);
  367. }
  368. }
  369. #ifdef QCA_WIFI_NAPIER_EMULATION /* Debug code, remove later */
  370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  371. "%s: p_id %d msdu_len %d hdr_off %d",
  372. __func__, peer_id, msdu_len, l2_hdr_offset);
  373. print_hex_dump(KERN_ERR,
  374. "\t Pkt Data:", DUMP_PREFIX_NONE, 32, 4,
  375. qdf_nbuf_data(nbuf), 128, false);
  376. #endif /* NAPIER_EMULATION */
  377. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  378. qdf_nbuf_set_next(nbuf, NULL);
  379. dp_rx_deliver_raw(vdev, nbuf, peer);
  380. } else {
  381. if (qdf_unlikely(peer->bss_peer)) {
  382. QDF_TRACE(QDF_MODULE_ID_DP,
  383. QDF_TRACE_LEVEL_INFO,
  384. FL("received pkt with same src MAC"));
  385. /* Drop & free packet */
  386. qdf_nbuf_free(nbuf);
  387. goto fail;
  388. }
  389. if (vdev->osif_rx) {
  390. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  391. FL("vdev %p osif_rx %p"), vdev,
  392. vdev->osif_rx);
  393. qdf_nbuf_set_next(nbuf, NULL);
  394. vdev->osif_rx(vdev->osif_vdev, nbuf);
  395. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  396. } else {
  397. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  398. FL("INVALID vdev %p OR osif_rx"), vdev);
  399. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  400. }
  401. }
  402. fail:
  403. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  404. return rx_bufs_used;
  405. }
  406. /**
  407. * dp_rx_err_deliver() - Function to deliver error frames to OS
  408. *
  409. * @soc: core DP main context
  410. * @rx_desc : pointer to the sw rx descriptor
  411. * @head: pointer to head of rx descriptors to be added to free list
  412. * @tail: pointer to tail of rx descriptors to be added to free list
  413. * quota: upper limit of descriptors that can be reaped
  414. *
  415. * Return: uint32_t: No. of Rx buffers reaped
  416. */
  417. static uint32_t
  418. dp_rx_err_deliver(struct dp_soc *soc, struct dp_rx_desc *rx_desc,
  419. union dp_rx_desc_list_elem_t **head,
  420. union dp_rx_desc_list_elem_t **tail,
  421. uint32_t quota)
  422. {
  423. uint32_t rx_bufs_used = 0;
  424. uint32_t pkt_len, l2_hdr_offset;
  425. uint16_t msdu_len;
  426. qdf_nbuf_t nbuf;
  427. struct dp_vdev *vdev;
  428. uint16_t peer_id = 0xFFFF;
  429. struct dp_peer *peer = NULL;
  430. rx_bufs_used++;
  431. nbuf = rx_desc->nbuf;
  432. qdf_nbuf_unmap_single(soc->osdev, nbuf,
  433. QDF_DMA_BIDIRECTIONAL);
  434. rx_desc->rx_buf_start = qdf_nbuf_data(nbuf);
  435. /*
  436. * Check if DMA completed -- msdu_done is the last bit
  437. * to be written
  438. */
  439. if (!hal_rx_attn_msdu_done_get(rx_desc->rx_buf_start)) {
  440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  441. FL("MSDU DONE failure"));
  442. hal_rx_dump_pkt_tlvs(rx_desc->rx_buf_start,
  443. QDF_TRACE_LEVEL_INFO);
  444. qdf_assert(0);
  445. }
  446. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_desc->rx_buf_start);
  447. peer = dp_peer_find_by_id(soc, peer_id);
  448. if (!peer) {
  449. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  450. FL("peer is NULL"));
  451. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  452. qdf_nbuf_len(nbuf));
  453. /* Drop & free packet */
  454. qdf_nbuf_free(nbuf);
  455. goto fail;
  456. }
  457. vdev = peer->vdev;
  458. if (!vdev) {
  459. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  460. FL("INVALID vdev %p OR osif_rx"), vdev);
  461. /* Drop & free packet */
  462. qdf_nbuf_free(nbuf);
  463. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  464. goto fail;
  465. }
  466. /* Drop & free packet if mesh mode not enabled */
  467. if (!vdev->mesh_vdev) {
  468. qdf_nbuf_free(nbuf);
  469. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  470. goto fail;
  471. }
  472. l2_hdr_offset =
  473. hal_rx_msdu_end_l3_hdr_padding_get(rx_desc->rx_buf_start);
  474. msdu_len =
  475. hal_rx_msdu_start_msdu_len_get(rx_desc->rx_buf_start);
  476. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  477. /* Set length in nbuf */
  478. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  479. qdf_nbuf_set_next(nbuf, NULL);
  480. /*
  481. * Advance the packet start pointer by total size of
  482. * pre-header TLV's
  483. */
  484. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  485. qdf_nbuf_set_chfrag_start(nbuf, 1);
  486. qdf_nbuf_set_chfrag_end(nbuf, 1);
  487. if (dp_rx_filter_mesh_packets(vdev, nbuf,
  488. rx_desc->rx_buf_start)
  489. == QDF_STATUS_SUCCESS) {
  490. QDF_TRACE(QDF_MODULE_ID_DP,
  491. QDF_TRACE_LEVEL_INFO_MED,
  492. FL("mesh pkt filtered"));
  493. DP_STATS_INC(vdev->pdev, dropped.mesh_filter,
  494. 1);
  495. qdf_nbuf_free(nbuf);
  496. goto fail;
  497. }
  498. dp_rx_fill_mesh_stats(vdev, nbuf, rx_desc->rx_buf_start, peer);
  499. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  500. dp_rx_deliver_raw(vdev, nbuf, peer);
  501. } else {
  502. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  503. vdev->osif_rx(vdev->osif_vdev, nbuf);
  504. }
  505. fail:
  506. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  507. return rx_bufs_used;
  508. }
  509. /**
  510. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  511. * (WBM), following error handling
  512. *
  513. * @soc: core DP main context
  514. * @ring_desc: opaque pointer to the REO error ring descriptor
  515. *
  516. * Return: QDF_STATUS
  517. */
  518. static QDF_STATUS
  519. dp_rx_link_desc_return(struct dp_soc *soc, void *ring_desc)
  520. {
  521. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  522. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  523. void *wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  524. void *hal_soc = soc->hal_soc;
  525. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  526. void *src_srng_desc;
  527. if (!wbm_rel_srng) {
  528. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  529. "WBM RELEASE RING not initialized");
  530. return status;
  531. }
  532. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  533. /* TODO */
  534. /*
  535. * Need API to convert from hal_ring pointer to
  536. * Ring Type / Ring Id combo
  537. */
  538. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  539. FL("HAL RING Access For WBM Release SRNG Failed - %p"),
  540. wbm_rel_srng);
  541. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  542. goto done;
  543. }
  544. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  545. if (qdf_likely(src_srng_desc)) {
  546. /* Return link descriptor through WBM ring (SW2WBM)*/
  547. hal_rx_msdu_link_desc_set(hal_soc,
  548. src_srng_desc, buf_addr_info);
  549. status = QDF_STATUS_SUCCESS;
  550. } else {
  551. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  552. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  553. FL("WBM Release Ring (Id %d) Full"), srng->ring_id);
  554. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  555. "HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  556. *srng->u.src_ring.hp_addr, srng->u.src_ring.reap_hp,
  557. *srng->u.src_ring.tp_addr, srng->u.src_ring.cached_tp);
  558. }
  559. done:
  560. hal_srng_access_end(hal_soc, wbm_rel_srng);
  561. return status;
  562. }
  563. /**
  564. * dp_rx_err_process() - Processes error frames routed to REO error ring
  565. *
  566. * @soc: core txrx main context
  567. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  568. * @quota: No. of units (packets) that can be serviced in one shot.
  569. *
  570. * This function implements error processing and top level demultiplexer
  571. * for all the frames routed to REO error ring.
  572. *
  573. * Return: uint32_t: No. of elements processed
  574. */
  575. uint32_t
  576. dp_rx_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  577. {
  578. void *hal_soc;
  579. void *ring_desc;
  580. union dp_rx_desc_list_elem_t *head = NULL;
  581. union dp_rx_desc_list_elem_t *tail = NULL;
  582. uint32_t rx_bufs_used = 0;
  583. uint8_t buf_type;
  584. uint8_t error, rbm;
  585. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  586. struct hal_buf_info hbi;
  587. struct dp_pdev *dp_pdev;
  588. struct dp_srng *dp_rxdma_srng;
  589. struct rx_desc_pool *rx_desc_pool;
  590. /* Debug -- Remove later */
  591. qdf_assert(soc && hal_ring);
  592. hal_soc = soc->hal_soc;
  593. /* Debug -- Remove later */
  594. qdf_assert(hal_soc);
  595. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  596. /* TODO */
  597. /*
  598. * Need API to convert from hal_ring pointer to
  599. * Ring Type / Ring Id combo
  600. */
  601. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  602. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  603. FL("HAL RING Access Failed -- %p"), hal_ring);
  604. goto done;
  605. }
  606. while (qdf_likely((ring_desc =
  607. hal_srng_dst_get_next(hal_soc, hal_ring))
  608. && quota--)) {
  609. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  610. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  611. qdf_assert(error == HAL_REO_ERROR_DETECTED);
  612. /*
  613. * Check if the buffer is to be processed on this processor
  614. */
  615. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  616. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  617. /* TODO */
  618. /* Call appropriate handler */
  619. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  620. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  621. FL("Invalid RBM %d"), rbm);
  622. continue;
  623. }
  624. buf_type = HAL_RX_REO_BUF_TYPE_GET(ring_desc);
  625. /*
  626. * For REO error ring, expect only MSDU LINK DESC
  627. */
  628. qdf_assert(buf_type == HAL_RX_REO_MSDU_LINK_DESC_TYPE);
  629. hal_rx_reo_buf_paddr_get(ring_desc, &hbi);
  630. /* Get the MPDU DESC info */
  631. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  632. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  633. /* TODO */
  634. rx_bufs_used += dp_rx_frag_handle(soc,
  635. ring_desc, &mpdu_desc_info,
  636. &head, &tail, quota);
  637. DP_STATS_INC(soc, rx.rx_frags, 1);
  638. continue;
  639. }
  640. if (hal_rx_reo_is_pn_error(ring_desc)) {
  641. /* TOD0 */
  642. DP_STATS_INC(soc,
  643. rx.err.
  644. reo_error[HAL_REO_ERR_PN_CHECK_FAILED],
  645. 1);
  646. rx_bufs_used += dp_rx_pn_error_handle(soc,
  647. ring_desc, &mpdu_desc_info,
  648. &head, &tail, quota);
  649. continue;
  650. }
  651. if (hal_rx_reo_is_2k_jump(ring_desc)) {
  652. /* TOD0 */
  653. DP_STATS_INC(soc,
  654. rx.err.
  655. reo_error[HAL_REO_ERR_REGULAR_FRAME_2K_JUMP],
  656. 1);
  657. rx_bufs_used += dp_rx_2k_jump_handle(soc,
  658. ring_desc, &mpdu_desc_info,
  659. &head, &tail, quota);
  660. continue;
  661. }
  662. /* Return link descriptor through WBM ring (SW2WBM)*/
  663. dp_rx_link_desc_return(soc, ring_desc);
  664. }
  665. done:
  666. hal_srng_access_end(hal_soc, hal_ring);
  667. /* Assume MAC id = 0, owner = 0 */
  668. if (rx_bufs_used) {
  669. dp_pdev = soc->pdev_list[0];
  670. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  671. rx_desc_pool = &soc->rx_desc_buf[0];
  672. dp_rx_buffers_replenish(soc, 0, dp_rxdma_srng, rx_desc_pool,
  673. rx_bufs_used, &head, &tail, HAL_RX_BUF_RBM_SW3_BM);
  674. }
  675. return rx_bufs_used; /* Assume no scale factor for now */
  676. }
  677. /**
  678. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  679. *
  680. * @soc: core txrx main context
  681. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  682. * @quota: No. of units (packets) that can be serviced in one shot.
  683. *
  684. * This function implements error processing and top level demultiplexer
  685. * for all the frames routed to WBM2HOST sw release ring.
  686. *
  687. * Return: uint32_t: No. of elements processed
  688. */
  689. uint32_t
  690. dp_rx_wbm_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  691. {
  692. void *hal_soc;
  693. void *ring_desc;
  694. struct dp_rx_desc *rx_desc;
  695. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  696. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  697. uint32_t rx_bufs_used[MAX_PDEV_CNT] = { 0 };
  698. uint32_t rx_bufs_reaped = 0;
  699. uint8_t buf_type, rbm;
  700. uint8_t wbm_err_src;
  701. uint32_t rx_buf_cookie;
  702. uint8_t mac_id;
  703. struct dp_pdev *dp_pdev;
  704. struct dp_srng *dp_rxdma_srng;
  705. struct rx_desc_pool *rx_desc_pool;
  706. uint8_t pool_id;
  707. /* Debug -- Remove later */
  708. qdf_assert(soc && hal_ring);
  709. hal_soc = soc->hal_soc;
  710. /* Debug -- Remove later */
  711. qdf_assert(hal_soc);
  712. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  713. /* TODO */
  714. /*
  715. * Need API to convert from hal_ring pointer to
  716. * Ring Type / Ring Id combo
  717. */
  718. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  719. FL("HAL RING Access Failed -- %p"), hal_ring);
  720. goto done;
  721. }
  722. while (qdf_likely((ring_desc =
  723. hal_srng_dst_get_next(hal_soc, hal_ring))
  724. && quota--)) {
  725. /* XXX */
  726. wbm_err_src = HAL_RX_WBM_ERR_SRC_GET(ring_desc);
  727. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  728. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  729. /*
  730. * Check if the buffer is to be processed on this processor
  731. */
  732. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  733. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  734. /* TODO */
  735. /* Call appropriate handler */
  736. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  737. FL("Invalid RBM %d"), rbm);
  738. continue;
  739. }
  740. rx_buf_cookie = HAL_RX_WBM_BUF_COOKIE_GET(ring_desc);
  741. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  742. qdf_assert(rx_desc);
  743. if (!dp_rx_desc_check_magic(rx_desc)) {
  744. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  745. FL("Invalid rx_desc cookie=%d"),
  746. rx_buf_cookie);
  747. continue;
  748. }
  749. pool_id = rx_desc->pool_id;
  750. /* XXX */
  751. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  752. /*
  753. * For WBM ring, expect only MSDU buffers
  754. */
  755. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  756. if (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  757. uint8_t push_reason =
  758. HAL_RX_WBM_REO_PUSH_REASON_GET(ring_desc);
  759. if (push_reason == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  760. uint8_t reo_error_code =
  761. HAL_RX_WBM_REO_ERROR_CODE_GET(ring_desc);
  762. DP_STATS_INC(soc, rx.err.reo_error[
  763. reo_error_code], 1);
  764. switch (reo_error_code) {
  765. /*
  766. * Handling for packets which have NULL REO
  767. * queue descriptor
  768. */
  769. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  770. QDF_TRACE(QDF_MODULE_ID_DP,
  771. QDF_TRACE_LEVEL_WARN,
  772. "Got pkt with REO ERROR: %d",
  773. reo_error_code);
  774. rx_bufs_used[pool_id] +=
  775. dp_rx_null_q_desc_handle(soc,
  776. rx_desc,
  777. &head[pool_id],
  778. &tail[pool_id], quota);
  779. continue;
  780. /* TODO */
  781. /* Add per error code accounting */
  782. default:
  783. QDF_TRACE(QDF_MODULE_ID_DP,
  784. QDF_TRACE_LEVEL_ERROR,
  785. "REO error %d detected",
  786. reo_error_code);
  787. }
  788. }
  789. } else if (wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) {
  790. uint8_t push_reason =
  791. HAL_RX_WBM_RXDMA_PUSH_REASON_GET(ring_desc);
  792. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  793. uint8_t rxdma_error_code =
  794. HAL_RX_WBM_RXDMA_ERROR_CODE_GET(ring_desc);
  795. DP_STATS_INC(soc, rx.err.rxdma_error[
  796. rxdma_error_code], 1);
  797. switch (rxdma_error_code) {
  798. case HAL_RXDMA_ERR_UNENCRYPTED:
  799. rx_bufs_used[pool_id] +=
  800. dp_rx_err_deliver(soc,
  801. rx_desc,
  802. &head[pool_id],
  803. &tail[pool_id],
  804. quota);
  805. continue;
  806. default:
  807. QDF_TRACE(QDF_MODULE_ID_DP,
  808. QDF_TRACE_LEVEL_ERROR,
  809. "RXDMA error %d",
  810. rxdma_error_code);
  811. }
  812. }
  813. } else {
  814. /* Should not come here */
  815. qdf_assert(0);
  816. }
  817. rx_bufs_used[rx_desc->pool_id]++;
  818. qdf_nbuf_unmap_single(soc->osdev, rx_desc->nbuf,
  819. QDF_DMA_BIDIRECTIONAL);
  820. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  821. hal_rx_dump_pkt_tlvs(rx_desc->rx_buf_start,
  822. QDF_TRACE_LEVEL_INFO);
  823. qdf_nbuf_free(rx_desc->nbuf);
  824. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  825. &tail[rx_desc->pool_id], rx_desc);
  826. }
  827. done:
  828. hal_srng_access_end(hal_soc, hal_ring);
  829. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  830. if (rx_bufs_used[mac_id]) {
  831. dp_pdev = soc->pdev_list[mac_id];
  832. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  833. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  834. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  835. rx_desc_pool, rx_bufs_used[mac_id],
  836. &head[mac_id], &tail[mac_id],
  837. HAL_RX_BUF_RBM_SW3_BM);
  838. rx_bufs_reaped += rx_bufs_used[mac_id];
  839. }
  840. }
  841. return rx_bufs_reaped; /* Assume no scale factor for now */
  842. }
  843. /**
  844. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  845. *
  846. * @soc: core DP main context
  847. * @mac_id: mac id which is one of 3 mac_ids
  848. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  849. * @head: head of descs list to be freed
  850. * @tail: tail of decs list to be freed
  851. * Return: number of msdu in MPDU to be popped
  852. */
  853. static inline uint32_t
  854. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  855. void *rxdma_dst_ring_desc,
  856. union dp_rx_desc_list_elem_t **head,
  857. union dp_rx_desc_list_elem_t **tail)
  858. {
  859. void *rx_msdu_link_desc;
  860. qdf_nbuf_t msdu;
  861. qdf_nbuf_t last;
  862. struct hal_rx_msdu_list msdu_list;
  863. uint16_t num_msdus;
  864. struct hal_buf_info buf_info;
  865. void *p_buf_addr_info;
  866. void *p_last_buf_addr_info;
  867. uint32_t rx_bufs_used = 0;
  868. uint32_t msdu_cnt;
  869. uint32_t i;
  870. uint8_t push_reason;
  871. uint8_t rxdma_error_code = 0;
  872. msdu = 0;
  873. last = NULL;
  874. hal_rx_reo_ent_buf_paddr_get(rxdma_dst_ring_desc, &buf_info,
  875. &p_last_buf_addr_info, &msdu_cnt);
  876. push_reason =
  877. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  878. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  879. rxdma_error_code =
  880. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  881. }
  882. do {
  883. rx_msdu_link_desc =
  884. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  885. qdf_assert(rx_msdu_link_desc);
  886. num_msdus = (msdu_cnt > HAL_RX_NUM_MSDU_DESC)?
  887. HAL_RX_NUM_MSDU_DESC:msdu_cnt;
  888. hal_rx_msdu_list_get(rx_msdu_link_desc, &msdu_list, &num_msdus);
  889. msdu_cnt -= num_msdus;
  890. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  891. for (i = 0; i < num_msdus; i++) {
  892. struct dp_rx_desc *rx_desc =
  893. dp_rx_cookie_2_va_rxdma_buf(soc,
  894. msdu_list.sw_cookie[i]);
  895. qdf_assert(rx_desc);
  896. msdu = rx_desc->nbuf;
  897. qdf_nbuf_unmap_single(soc->osdev, msdu,
  898. QDF_DMA_FROM_DEVICE);
  899. QDF_TRACE(QDF_MODULE_ID_DP,
  900. QDF_TRACE_LEVEL_DEBUG,
  901. "[%s][%d] msdu_nbuf=%p \n",
  902. __func__, __LINE__, msdu);
  903. qdf_nbuf_free(msdu);
  904. rx_bufs_used++;
  905. dp_rx_add_to_free_desc_list(head,
  906. tail, rx_desc);
  907. }
  908. } else {
  909. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  910. }
  911. hal_rx_mon_next_link_desc_get(rx_msdu_link_desc, &buf_info,
  912. &p_buf_addr_info);
  913. dp_rx_link_desc_return(soc, p_last_buf_addr_info);
  914. p_last_buf_addr_info = p_buf_addr_info;
  915. } while (buf_info.paddr && msdu_cnt);
  916. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  917. return rx_bufs_used;
  918. }
  919. /**
  920. * dp_rxdma_err_process() - RxDMA error processing functionality
  921. *
  922. * @soc: core txrx main contex
  923. * @mac_id: mac id which is one of 3 mac_ids
  924. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  925. * @quota: No. of units (packets) that can be serviced in one shot.
  926. * Return: num of buffers processed
  927. */
  928. uint32_t
  929. dp_rxdma_err_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota)
  930. {
  931. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  932. uint8_t pdev_id;
  933. void *hal_soc;
  934. void *rxdma_dst_ring_desc;
  935. void *err_dst_srng;
  936. union dp_rx_desc_list_elem_t *head = NULL;
  937. union dp_rx_desc_list_elem_t *tail = NULL;
  938. struct dp_srng *dp_rxdma_srng;
  939. struct rx_desc_pool *rx_desc_pool;
  940. uint32_t work_done = 0;
  941. uint32_t rx_bufs_used = 0;
  942. #ifdef DP_INTR_POLL_BASED
  943. if (!pdev)
  944. return 0;
  945. #endif
  946. pdev_id = pdev->pdev_id;
  947. err_dst_srng = pdev->rxdma_err_dst_ring.hal_srng;
  948. if (!err_dst_srng) {
  949. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  950. "%s %d : HAL Monitor Destination Ring Init \
  951. Failed -- %p\n",
  952. __func__, __LINE__, err_dst_srng);
  953. return 0;
  954. }
  955. hal_soc = soc->hal_soc;
  956. qdf_assert(hal_soc);
  957. if (qdf_unlikely(hal_srng_access_start(hal_soc, err_dst_srng))) {
  958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  959. "%s %d : HAL Monitor Destination Ring Init \
  960. Failed -- %p\n",
  961. __func__, __LINE__, err_dst_srng);
  962. return 0;
  963. }
  964. while (qdf_likely((rxdma_dst_ring_desc =
  965. hal_srng_dst_get_next(hal_soc, err_dst_srng)) && quota--)) {
  966. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  967. rxdma_dst_ring_desc,
  968. &head, &tail);
  969. }
  970. hal_srng_access_end(hal_soc, err_dst_srng);
  971. if (rx_bufs_used) {
  972. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  973. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  974. dp_rx_buffers_replenish(soc, pdev_id, dp_rxdma_srng,
  975. rx_desc_pool, rx_bufs_used, &head, &tail,
  976. HAL_RX_BUF_RBM_SW3_BM);
  977. work_done += rx_bufs_used;
  978. }
  979. return work_done;
  980. }