hal_be_rx_tlv.h 51 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _HAL_BE_RX_TLV_H_
  20. #define _HAL_BE_RX_TLV_H_
  21. #include "hal_api_mon.h"
  22. /*
  23. * Structures & Macros to obtain fields from the TLV's in the Rx packet
  24. * pre-header.
  25. */
  26. #define HAL_RX_BE_PKT_HDR_TLV_LEN 112
  27. #ifndef CONFIG_WORD_BASED_TLV
  28. typedef struct rx_mpdu_start hal_rx_mpdu_start_t;
  29. typedef struct rx_msdu_end hal_rx_msdu_end_t;
  30. #endif
  31. /*
  32. * Each RX descriptor TLV is preceded by 1 QWORD "tag"
  33. */
  34. struct rx_mpdu_start_tlv {
  35. uint64_t tag;
  36. hal_rx_mpdu_start_t rx_mpdu_start;
  37. };
  38. struct rx_msdu_end_tlv {
  39. uint64_t tag;
  40. hal_rx_msdu_end_t rx_msdu_end;
  41. };
  42. struct rx_pkt_hdr_tlv {
  43. uint64_t tag; /* 8 B */
  44. uint64_t phy_ppdu_id; /* 8 B */
  45. char rx_pkt_hdr[HAL_RX_BE_PKT_HDR_TLV_LEN]; /* 112 B */
  46. };
  47. #define RX_BE_PADDING0_BYTES 8
  48. #define RX_BE_PADDING1_BYTES 8
  49. struct rx_pkt_tlvs {
  50. struct rx_msdu_end_tlv msdu_end_tlv; /* 120 bytes */
  51. uint8_t rx_padding0[RX_BE_PADDING0_BYTES]; /* 8 bytes */
  52. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 120 bytes */
  53. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  54. };
  55. #define SIZE_OF_DATA_RX_TLV sizeof(struct rx_pkt_tlvs)
  56. #define RX_PKT_TLVS_LEN SIZE_OF_DATA_RX_TLV
  57. #define RX_PKT_TLV_OFFSET(field) qdf_offsetof(struct rx_pkt_tlvs, field)
  58. #ifndef CONFIG_WORD_BASED_TLV
  59. #define HAL_RX_MSDU_END(_rx_pkt_tlv) \
  60. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->msdu_end_tlv.rx_msdu_end)
  61. #define HAL_RX_MPDU_START(_rx_pkt_tlv) \
  62. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->mpdu_start_tlv. \
  63. rx_mpdu_start.rx_mpdu_info_details)
  64. #else /* CONFIG_WORD_BASED_TLV */
  65. #define HAL_RX_MSDU_END(_rx_pkt_tlv) \
  66. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->msdu_end_tlv.rx_msdu_end)
  67. #define HAL_RX_MPDU_START(_rx_pkt_tlv) \
  68. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->mpdu_start_tlv. \
  69. rx_mpdu_start)
  70. #endif /* CONFIG_WORD_BASED_TLV */
  71. #define HAL_RX_TLV_MSDU_DONE_GET(_rx_pkt_tlv) \
  72. HAL_RX_MSDU_END(_rx_pkt_tlv).msdu_done
  73. #define HAL_RX_TLV_DECAP_FORMAT_GET(_rx_pkt_tlv) \
  74. HAL_RX_MSDU_END(_rx_pkt_tlv).decap_format
  75. #ifdef RECEIVE_OFFLOAD
  76. #define HAL_RX_TLV_GET_TCP_PURE_ACK(_rx_pkt_tlv) \
  77. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_only_ack
  78. #define HAL_RX_TLV_GET_TCP_PROTO(_rx_pkt_tlv) \
  79. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_proto
  80. #define HAL_RX_TLV_GET_UDP_PROTO(_rx_pkt_tlv) \
  81. HAL_RX_MSDU_END(_rx_pkt_tlv).udp_proto
  82. #define HAL_RX_TLV_GET_IPV6(_rx_pkt_tlv) \
  83. HAL_RX_MSDU_END(_rx_pkt_tlv).ipv6_proto
  84. #define HAL_RX_TLV_GET_IP_OFFSET(_rx_pkt_tlv) \
  85. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_offset
  86. #define HAL_RX_TLV_GET_TCP_OFFSET(_rx_pkt_tlv) \
  87. HAL_RX_MSDU_END(_rx_pkt_tlv).l4_offset
  88. #endif /* RECEIVE_OFFLOAD */
  89. #define HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(_rx_pkt_tlv) \
  90. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_id_toeplitz
  91. #define HAL_RX_TLV_MSDU_LEN_GET(_rx_pkt_tlv) \
  92. HAL_RX_MSDU_END(_rx_pkt_tlv).msdu_length
  93. #define HAL_RX_TLV_CCE_MATCH_GET(_rx_pkt_tlv) \
  94. HAL_RX_MSDU_END(_rx_pkt_tlv).cce_match
  95. #define HAL_RX_TLV_PHY_PPDU_ID_GET(_rx_pkt_tlv) \
  96. HAL_RX_MSDU_END(_rx_pkt_tlv).phy_ppdu_id
  97. #define HAL_RX_TLV_BW_GET(_rx_pkt_tlv) \
  98. HAL_RX_MSDU_END(_rx_pkt_tlv).receive_bandwidth
  99. #define HAL_RX_TLV_FLOWID_TOEPLITZ_GET(_rx_pkt_tlv) \
  100. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_id_toeplitz
  101. #define HAL_RX_TLV_SGI_GET(_rx_pkt_tlv) \
  102. HAL_RX_MSDU_END(_rx_pkt_tlv).sgi
  103. #define HAL_RX_TLV_RATE_MCS_GET(_rx_pkt_tlv) \
  104. HAL_RX_MSDU_END(_rx_pkt_tlv).rate_mcs
  105. #define HAL_RX_TLV_DECRYPT_STATUS_GET(_rx_pkt_tlv) \
  106. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_status_code
  107. #define HAL_RX_TLV_RSSI_GET(_rx_pkt_tlv) \
  108. HAL_RX_MSDU_END(_rx_pkt_tlv).user_rssi
  109. #define HAL_RX_TLV_FREQ_GET(_rx_pkt_tlv) \
  110. HAL_RX_MSDU_END(_rx_pkt_tlv).sw_phy_meta_data
  111. #define HAL_RX_TLV_PKT_TYPE_GET(_rx_pkt_tlv) \
  112. HAL_RX_MSDU_END(_rx_pkt_tlv).pkt_type
  113. #define HAL_RX_TLV_DECRYPT_ERR_GET(_rx_pkt_tlv) \
  114. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_err
  115. #define HAL_RX_TLV_MIC_ERR_GET(_rx_pkt_tlv) \
  116. HAL_RX_MSDU_END(_rx_pkt_tlv).tkip_mic_err
  117. #define HAL_RX_TLV_MIMO_SS_BITMAP(_rx_pkt_tlv)\
  118. HAL_RX_MSDU_END(_rx_pkt_tlv).mimo_ss_bitmap
  119. #define HAL_RX_TLV_ANT_SIGNAL_DB_GET(_rx_pkt_tlv) \
  120. HAL_RX_MSDU_END(_rx_pkt_tlv).user_rssi
  121. #define HAL_RX_TLV_STBC_GET(_rx_pkt_tlv) \
  122. HAL_RX_MSDU_END(_rx_pkt_tlv).stbc
  123. #define HAL_RX_TLV_RECEPTION_TYPE_GET(_rx_pkt_tlv) \
  124. HAL_RX_MSDU_END(_rx_pkt_tlv).reception_type
  125. #define HAL_RX_TLV_IP_CSUM_FAIL_GET(_rx_pkt_tlv) \
  126. HAL_RX_MSDU_END(_rx_pkt_tlv).ip_chksum_fail
  127. #define HAL_RX_TLV_TCP_UDP_CSUM_FAIL_GET(_rx_pkt_tlv) \
  128. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_udp_chksum_fail
  129. #define HAL_RX_TLV_MPDU_LEN_ERR_GET(_rx_pkt_tlv) \
  130. HAL_RX_MSDU_END(_rx_pkt_tlv).mpdu_length_err
  131. #define HAL_RX_TLV_MPDU_FCS_ERR_GET(_rx_pkt_tlv) \
  132. HAL_RX_MSDU_END(_rx_pkt_tlv).fcs_err
  133. #define HAL_RX_TLV_IS_MCAST_GET(_rx_pkt_tlv) \
  134. HAL_RX_MSDU_END(_rx_pkt_tlv).mcast_bcast
  135. #ifndef CONFIG_WORD_BASED_TLV
  136. #define HAL_RX_TLV_FIRST_MPDU_GET(_rx_pkt_tlv) \
  137. HAL_RX_MPDU_START(_rx_pkt_tlv).first_mpdu
  138. #else
  139. #define HAL_RX_TLV_FIRST_MPDU_GET(_rx_pkt_tlv) \
  140. HAL_RX_MSDU_END(_rx_pkt_tlv).first_mpdu
  141. #endif
  142. #ifdef RECEIVE_OFFLOAD
  143. /**
  144. * LRO information needed from the TLVs
  145. */
  146. #define HAL_RX_TLV_GET_LRO_ELIGIBLE(_rx_pkt_tlv) \
  147. HAL_RX_MSDU_END(_rx_pkt_tlv).lro_eligible
  148. #define HAL_RX_TLV_GET_TCP_ACK(_rx_pkt_tlv) \
  149. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_ack_number
  150. #define HAL_RX_TLV_GET_TCP_SEQ(_rx_pkt_tlv) \
  151. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_seq_number
  152. #define HAL_RX_TLV_GET_TCP_WIN(_rx_pkt_tlv) \
  153. HAL_RX_MSDU_END(_rx_pkt_tlv).window_size
  154. #endif
  155. #define HAL_RX_GET_FILTER_CATEGORY(_rx_pkt_tlv) \
  156. HAL_RX_MPDU_START(_rx_pkt_tlv).rxpcu_mpdu_filter_in_category
  157. #define HAL_RX_GET_PPDU_ID(_rx_pkt_tlv) \
  158. HAL_RX_MPDU_START(_rx_pkt_tlv).phy_ppdu_id
  159. #define HAL_RX_TLV_PEER_META_DATA_GET(_rx_pkt_tlv) \
  160. HAL_RX_MPDU_START(_rx_pkt_tlv).peer_meta_data
  161. #define HAL_RX_TLV_AMPDU_FLAG_GET(_rx_pkt_tlv) \
  162. HAL_RX_MPDU_START(_rx_pkt_tlv).ampdu_flag
  163. #define HAL_RX_TLV_SW_FRAME_GROUP_ID_GET(_rx_pkt_tlv) \
  164. HAL_RX_MPDU_START(_rx_pkt_tlv).sw_frame_group_id
  165. #define HAL_RX_TLV_KEYID_OCTET_GET(_rx_pkt_tlv) \
  166. HAL_RX_MSDU_END(_rx_pkt_tlv).key_id_octet
  167. #define HAL_RX_MPDU_SEQUENCE_NUMBER_GET(_rx_pkt_tlv) \
  168. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_sequence_number
  169. #define HAL_RX_TLV_SA_SW_PEER_ID_GET(_rx_pkt_tlv) \
  170. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_sw_peer_id
  171. #define HAL_RX_TLV_L3_HEADER_PADDING_GET(_rx_pkt_tlv) \
  172. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_header_padding
  173. #define HAL_RX_TLV_SA_IDX_GET(_rx_pkt_tlv) \
  174. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_idx
  175. #define HAL_RX_TLV_DA_IDX_GET(_rx_pkt_tlv) \
  176. HAL_RX_MSDU_END(_rx_pkt_tlv).da_idx_or_sw_peer_id
  177. #define HAL_RX_TLV_FIRST_MSDU_GET(_rx_pkt_tlv) \
  178. HAL_RX_MSDU_END(_rx_pkt_tlv).first_msdu
  179. #define HAL_RX_TLV_LAST_MSDU_GET(_rx_pkt_tlv) \
  180. HAL_RX_MSDU_END(_rx_pkt_tlv).last_msdu
  181. /*
  182. * Get tid from RX_MPDU_START
  183. */
  184. #define HAL_RX_TLV_TID_GET(_rx_pkt_tlv) \
  185. HAL_RX_MPDU_START(_rx_pkt_tlv).tid
  186. #define HAL_RX_TLV_DA_IS_MCBC_GET(_rx_pkt_tlv) \
  187. HAL_RX_MSDU_END(_rx_pkt_tlv).da_is_mcbc
  188. #define HAL_RX_TLV_SA_IS_VALID_GET(_rx_pkt_tlv) \
  189. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_is_valid
  190. #define HAL_RX_TLV_MPDU_ENCRYPTION_INFO_VALID(_rx_pkt_tlv) \
  191. HAL_RX_MPDU_START(_rx_pkt_tlv).frame_encryption_info_valid
  192. #define HAL_RX_TLV_MPDU_PN_31_0_GET(_rx_pkt_tlv) \
  193. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_31_0
  194. #define HAL_RX_TLV_MPDU_PN_63_32_GET(_rx_pkt_tlv) \
  195. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_63_32
  196. #define HAL_RX_TLV_MPDU_PN_95_64_GET(_rx_pkt_tlv) \
  197. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_95_64
  198. #define HAL_RX_TLV_MPDU_PN_127_96_GET(_rx_pkt_tlv) \
  199. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_127_96
  200. #define HAL_RX_TLV_DA_IS_VALID_GET(_rx_pkt_tlv) \
  201. HAL_RX_MSDU_END(_rx_pkt_tlv).da_is_valid
  202. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(_rx_pkt_tlv) \
  203. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_valid
  204. #define HAL_RX_TLV_SW_PEER_ID_GET(_rx_pkt_tlv) \
  205. HAL_RX_MPDU_START(_rx_pkt_tlv).sw_peer_id
  206. #define HAL_RX_TLV_MPDU_GET_TODS(_rx_pkt_tlv) \
  207. HAL_RX_MPDU_START(_rx_pkt_tlv).to_ds
  208. #define HAL_RX_TLV_MPDU_GET_FROMDS(_rx_pkt_tlv) \
  209. HAL_RX_MPDU_START(_rx_pkt_tlv).fr_ds
  210. #define HAL_RX_TLV_MPDU_GET_FRAME_CONTROL_VALID(_rx_pkt_tlv) \
  211. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_valid
  212. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD1_VALID_GET(_rx_pkt_tlv) \
  213. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_valid
  214. #define HAL_RX_TLV_MPDU_AD1_31_0_GET(_rx_pkt_tlv) \
  215. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_31_0
  216. #define HAL_RX_TLV_MPDU_AD1_47_32_GET(_rx_pkt_tlv) \
  217. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_47_32
  218. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(_rx_pkt_tlv) \
  219. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_valid
  220. #define HAL_RX_TLV_MPDU_AD2_15_0_GET(_rx_pkt_tlv) \
  221. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_15_0
  222. #define HAL_RX_TLV_MPDU_AD2_47_16_GET(_rx_pkt_tlv) \
  223. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_47_16
  224. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD3_VALID_GET(_rx_pkt_tlv) \
  225. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_valid
  226. #define HAL_RX_TLV_MPDU_AD3_31_0_GET(_rx_pkt_tlv) \
  227. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_31_0
  228. #define HAL_RX_TLV_MPDU_AD3_47_32_GET(_rx_pkt_tlv) \
  229. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_47_32
  230. #define HAL_RX_TLV_MPDU_AD4_31_0_GET(_rx_pkt_tlv) \
  231. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_31_0
  232. #define HAL_RX_TLV_MPDU_AD4_47_32_GET(_rx_pkt_tlv) \
  233. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_47_32
  234. #define HAL_RX_TLV_MPDU_GET_SEQUENCE_CONTROL_VALID(_rx_pkt_tlv) \
  235. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_sequence_control_valid
  236. #define HAL_RX_TLV_MPDU_QOS_CONTROL_VALID_GET(_rx_pkt_tlv) \
  237. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_qos_control_valid
  238. #define HAL_RX_TLV_GET_FC_VALID(_rx_pkt_tlv) \
  239. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_valid
  240. #define HAL_RX_TLV_GET_TO_DS_FLAG(_rx_pkt_tlv) \
  241. HAL_RX_MPDU_START(_rx_pkt_tlv).to_ds
  242. #define HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(_rx_pkt_tlv) \
  243. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_field
  244. #define HAL_RX_TLV_FLOW_IDX_GET(_rx_pkt_tlv) \
  245. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx
  246. #define HAL_RX_TLV_REO_DEST_IND_GET(_rx_pkt_tlv) \
  247. HAL_RX_MSDU_END(_rx_pkt_tlv).reo_destination_indication
  248. #define HAL_RX_TLV_FLOW_IDX_INVALID_GET(_rx_pkt_tlv) \
  249. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx_invalid
  250. #define HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(_rx_pkt_tlv) \
  251. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx_timeout
  252. #define HAL_RX_TLV_FSE_METADATA_GET(_rx_pkt_tlv) \
  253. HAL_RX_MSDU_END(_rx_pkt_tlv).fse_metadata
  254. #define HAL_RX_TLV_CCE_METADATA_GET(_rx_pkt_tlv) \
  255. HAL_RX_MSDU_END(_rx_pkt_tlv).cce_metadata
  256. #define HAL_RX_TLV_DECRYPT_STATUS_GET(_rx_pkt_tlv) \
  257. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_status_code
  258. #define HAL_RX_TLV_GET_TCP_CHKSUM(_rx_pkt_tlv) \
  259. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_udp_chksum
  260. #define HAL_RX_TLV_GET_FLOW_AGGR_CONT(_rx_pkt_tlv) \
  261. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_aggregation_continuation
  262. #define HAL_RX_TLV_GET_FLOW_AGGR_COUNT(_rx_pkt_tlv) \
  263. HAL_RX_MSDU_END(_rx_pkt_tlv).aggregation_count
  264. #define HAL_RX_TLV_GET_FISA_TIMEOUT(_rx_pkt_tlv) \
  265. HAL_RX_MSDU_END(_rx_pkt_tlv).fisa_timeout
  266. #define HAL_RX_TLV_GET_FISA_CUMULATIVE_L4_CHECKSUM(_rx_pkt_tlv) \
  267. HAL_RX_MSDU_END(_rx_pkt_tlv).cumulative_l4_checksum
  268. #define HAL_RX_TLV_GET_FISA_CUMULATIVE_IP_LENGTH(_rx_pkt_tlv) \
  269. HAL_RX_MSDU_END(_rx_pkt_tlv).cumulative_ip_length
  270. #define HAL_RX_MPDU_INFO_QOS_CONTROL_VALID_GET(_rx_pkt_tlv) \
  271. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_qos_control_valid
  272. #define HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(_rx_pkt_tlv) \
  273. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_sw_peer_id
  274. #define HAL_RX_REO_QUEUE_DESC_ADDR_31_0_GET(_rx_pkt_tlv) \
  275. HAL_RX_MPDU_START(_rx_pkt_tlv).rx_reo_queue_desc_addr_31_0
  276. #define HAL_RX_REO_QUEUE_DESC_ADDR_39_32_GET(_rx_pkt_tlv) \
  277. HAL_RX_MPDU_START(_rx_pkt_tlv).rx_reo_queue_desc_addr_39_32
  278. /* used by monitor mode for parsing from full TLV */
  279. #define HAL_RX_MON_GET_FC_VALID(_rx_mpdu_start) \
  280. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, MPDU_FRAME_CONTROL_VALID)
  281. #define HAL_RX_MON_GET_TO_DS_FLAG(_rx_mpdu_start) \
  282. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, TO_DS)
  283. #define HAL_RX_MON_GET_MAC_ADDR2_VALID(_rx_mpdu_start) \
  284. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, MAC_ADDR_AD2_VALID)
  285. static inline
  286. uint32_t hal_rx_tlv_decap_format_get_be(void *hw_desc_addr)
  287. {
  288. struct rx_pkt_tlvs *rx_pkt_tlvs =
  289. (struct rx_pkt_tlvs *)hw_desc_addr;
  290. return HAL_RX_TLV_DECAP_FORMAT_GET(rx_pkt_tlvs);
  291. }
  292. static inline uint32_t hal_rx_tlv_msdu_done_get_be(uint8_t *buf)
  293. {
  294. return HAL_RX_TLV_MSDU_DONE_GET(buf);
  295. }
  296. /*
  297. * hal_rx_attn_first_mpdu_get(): get fist_mpdu bit from rx attention
  298. * @buf: pointer to rx_pkt_tlvs
  299. *
  300. * return: uint32_t(first_msdu)
  301. */
  302. static inline uint32_t hal_rx_tlv_first_mpdu_get_be(uint8_t *buf)
  303. {
  304. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  305. return HAL_RX_TLV_FIRST_MPDU_GET(rx_pkt_tlvs);
  306. }
  307. /*
  308. * hal_rx_msdu_cce_match_get(): get CCE match bit
  309. * from rx attention
  310. * @buf: pointer to rx_pkt_tlvs
  311. * Return: CCE match value
  312. */
  313. static inline bool hal_rx_msdu_cce_match_get_be(uint8_t *buf)
  314. {
  315. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  316. return HAL_RX_TLV_CCE_MATCH_GET(rx_pkt_tlvs);
  317. }
  318. /*
  319. * hal_rx_attn_phy_ppdu_id_get(): get phy_ppdu_id value
  320. * from rx attention
  321. * @buf: pointer to rx_pkt_tlvs
  322. *
  323. * Return: phy_ppdu_id
  324. */
  325. static inline uint16_t hal_rx_attn_phy_ppdu_id_get_be(uint8_t *buf)
  326. {
  327. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  328. uint16_t phy_ppdu_id;
  329. phy_ppdu_id = HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  330. return phy_ppdu_id;
  331. }
  332. /*
  333. * hal_rx_tlv_phy_ppdu_id_get(): get phy_ppdu_id value
  334. * from rx attention
  335. * @buf: pointer to rx_pkt_tlvs
  336. *
  337. * Return: phy_ppdu_id
  338. */
  339. static inline uint16_t hal_rx_tlv_phy_ppdu_id_get_be(uint8_t *buf)
  340. {
  341. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  342. return HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  343. }
  344. /*
  345. * hal_rx_mpdu_peer_meta_data_set: set peer meta data in RX mpdu start tlv
  346. *
  347. * @buf: rx_tlv_hdr of the received packet
  348. * @peer_mdata: peer meta data to be set.
  349. * Return: void
  350. */
  351. static inline void
  352. hal_rx_mpdu_peer_meta_data_set_be(uint8_t *buf, uint32_t peer_mdata)
  353. {
  354. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  355. HAL_RX_TLV_PEER_META_DATA_GET(rx_pkt_tlvs) = peer_mdata;
  356. }
  357. /*
  358. * Get peer_meta_data from RX_MPDU_INFO within RX_MPDU_START
  359. */
  360. static inline uint32_t hal_rx_mpdu_peer_meta_data_get_be(uint8_t *buf)
  361. {
  362. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  363. return HAL_RX_TLV_PEER_META_DATA_GET(rx_pkt_tlvs);
  364. }
  365. /**
  366. * hal_rx_mpdu_info_ampdu_flag_get_be(): get ampdu flag bit
  367. * from rx mpdu info
  368. * @buf: pointer to rx_pkt_tlvs
  369. *
  370. * Return: ampdu flag
  371. */
  372. static inline bool hal_rx_mpdu_info_ampdu_flag_get_be(uint8_t *buf)
  373. {
  374. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  375. return !!HAL_RX_TLV_AMPDU_FLAG_GET(rx_pkt_tlvs);
  376. }
  377. /**
  378. * hal_rx_tlv_msdu_len_get(): API to get the MSDU length
  379. * from rx_msdu_start TLV
  380. *
  381. * @ buf: pointer to the start of RX PKT TLV headers
  382. * Return: msdu length
  383. */
  384. static inline uint32_t hal_rx_tlv_msdu_len_get_be(uint8_t *buf)
  385. {
  386. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  387. return HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs);
  388. }
  389. /**
  390. * hal_rx_tlv_msdu_len_set(): API to set the MSDU length
  391. * from rx_msdu_start TLV
  392. *
  393. * @buf: pointer to the start of RX PKT TLV headers
  394. * @len: msdu length
  395. *
  396. * Return: none
  397. */
  398. static inline void hal_rx_tlv_msdu_len_set_be(uint8_t *buf, uint32_t len)
  399. {
  400. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  401. HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs) = len;
  402. }
  403. /*
  404. * hal_rx_tlv_bw_get(): API to get the Bandwidth
  405. * Interval from rx_msdu_start
  406. *
  407. * @buf: pointer to the start of RX PKT TLV header
  408. * Return: uint32_t(bw)
  409. */
  410. static inline uint32_t hal_rx_tlv_bw_get_be(uint8_t *buf)
  411. {
  412. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  413. return HAL_RX_TLV_BW_GET(rx_pkt_tlvs);
  414. }
  415. /**
  416. * hal_rx_tlv_toeplitz_get: API to get the toeplitz hash
  417. * from rx_msdu_start TLV
  418. *
  419. * @ buf: pointer to the start of RX PKT TLV headers
  420. * Return: toeplitz hash
  421. */
  422. static inline uint32_t hal_rx_tlv_toeplitz_get_be(uint8_t *buf)
  423. {
  424. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  425. return HAL_RX_TLV_FLOWID_TOEPLITZ_GET(rx_pkt_tlvs);
  426. }
  427. /**
  428. * hal_rx_tlv_msdu_sgi_get(): API to get the Short Gaurd
  429. * Interval from rx_msdu_start TLV
  430. *
  431. * @buf: pointer to the start of RX PKT TLV headers
  432. * Return: uint32_t(sgi)
  433. */
  434. static inline uint32_t hal_rx_tlv_sgi_get_be(uint8_t *buf)
  435. {
  436. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  437. return HAL_RX_TLV_SGI_GET(rx_pkt_tlvs);
  438. }
  439. /**
  440. * hal_rx_tlv_msdu_rate_mcs_get(): API to get the MCS rate
  441. * from rx_msdu_start TLV
  442. *
  443. * @buf: pointer to the start of RX PKT TLV headers
  444. * Return: uint32_t(rate_mcs)
  445. */
  446. static inline uint32_t hal_rx_tlv_rate_mcs_get_be(uint8_t *buf)
  447. {
  448. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  449. uint32_t rate_mcs;
  450. rate_mcs = HAL_RX_TLV_RATE_MCS_GET(rx_pkt_tlvs);
  451. return rate_mcs;
  452. }
  453. /*
  454. * Get key index from RX_MSDU_END
  455. */
  456. /*
  457. * hal_rx_msdu_get_keyid(): API to get the key id if the decrypted packet
  458. * from rx_msdu_end
  459. *
  460. * @buf: pointer to the start of RX PKT TLV header
  461. * Return: uint32_t(key id)
  462. */
  463. static inline uint8_t hal_rx_msdu_get_keyid_be(uint8_t *buf)
  464. {
  465. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  466. uint32_t keyid_octet;
  467. keyid_octet = HAL_RX_TLV_KEYID_OCTET_GET(rx_pkt_tlvs);
  468. return keyid_octet & 0x3;
  469. }
  470. /*
  471. * hal_rx_tlv_get_rssi(): API to get the rssi of received pkt
  472. * from rx_msdu_start
  473. *
  474. * @buf: pointer to the start of RX PKT TLV header
  475. * Return: uint32_t(rssi)
  476. */
  477. static inline uint32_t hal_rx_tlv_get_rssi_be(uint8_t *buf)
  478. {
  479. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  480. uint32_t rssi;
  481. rssi = HAL_RX_TLV_RSSI_GET(rx_pkt_tlvs);
  482. return rssi;
  483. }
  484. /*
  485. * hal_rx_tlv_get_freq(): API to get the frequency of operating channel
  486. * from rx_msdu_start
  487. *
  488. * @buf: pointer to the start of RX PKT TLV header
  489. * Return: uint32_t(frequency)
  490. */
  491. static inline uint32_t hal_rx_tlv_get_freq_be(uint8_t *buf)
  492. {
  493. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  494. uint32_t freq;
  495. freq = HAL_RX_TLV_FREQ_GET(rx_pkt_tlvs);
  496. return freq;
  497. }
  498. /*
  499. * hal_rx_tlv_get_pkt_type(): API to get the pkt type
  500. * from rx_msdu_start
  501. *
  502. * @buf: pointer to the start of RX PKT TLV header
  503. * Return: uint32_t(pkt type)
  504. */
  505. static inline uint32_t hal_rx_tlv_get_pkt_type_be(uint8_t *buf)
  506. {
  507. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  508. uint32_t pkt_type;
  509. pkt_type = HAL_RX_TLV_PKT_TYPE_GET(rx_pkt_tlvs);
  510. return pkt_type;
  511. }
  512. /*******************************************************************************
  513. * RX ERROR APIS
  514. ******************************************************************************/
  515. /**
  516. * hal_rx_tlv_decrypt_err_get(): API to get the Decrypt ERR
  517. * from rx_mpdu_end TLV
  518. *
  519. * @buf: pointer to the start of RX PKT TLV headers
  520. * Return: uint32_t(decrypt_err)
  521. */
  522. static inline uint32_t hal_rx_tlv_decrypt_err_get_be(uint8_t *buf)
  523. {
  524. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  525. uint32_t decrypt_err;
  526. decrypt_err = HAL_RX_TLV_DECRYPT_ERR_GET(rx_pkt_tlvs);
  527. return decrypt_err;
  528. }
  529. /**
  530. * hal_rx_tlv_mic_err_get(): API to get the MIC ERR
  531. * from rx_tlv TLV
  532. *
  533. * @buf: pointer to the start of RX PKT TLV headers
  534. * Return: uint32_t(mic_err)
  535. */
  536. static inline uint32_t hal_rx_tlv_mic_err_get_be(uint8_t *buf)
  537. {
  538. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  539. uint32_t mic_err;
  540. mic_err = HAL_RX_TLV_MIC_ERR_GET(rx_pkt_tlvs);
  541. return mic_err;
  542. }
  543. /**
  544. * hal_get_reo_ent_desc_qdesc_addr_be(): API to get qdesc address of reo
  545. * entrance ring desc
  546. *
  547. * @desc: reo entrance ring descriptor
  548. * Return: qdesc adrress
  549. */
  550. static inline uint8_t *hal_get_reo_ent_desc_qdesc_addr_be(uint8_t *desc)
  551. {
  552. return desc + REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_31_0_OFFSET;
  553. }
  554. /**
  555. * hal_rx_get_qdesc_addr_be(): API to get qdesc address of reo
  556. * entrance ring desc
  557. *
  558. * @dst_ring_desc: reo dest ring descriptor (used for Lithium DP)
  559. * @buf: pointer to the start of RX PKT TLV headers
  560. * Return: qdesc adrress in reo destination ring buffer
  561. */
  562. static inline uint64_t hal_rx_get_qdesc_addr_be(uint8_t *dst_ring_desc,
  563. uint8_t *buf)
  564. {
  565. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  566. return (uint64_t)HAL_RX_REO_QUEUE_DESC_ADDR_31_0_GET(rx_pkt_tlvs);
  567. }
  568. /**
  569. * hal_set_reo_ent_desc_reo_dest_ind_be(): API to set reo destination
  570. * indication of reo entrance ring desc
  571. *
  572. * @desc: reo ent ring descriptor
  573. * @dst_ind: reo destination indication value
  574. * Return: None
  575. */
  576. static inline void
  577. hal_set_reo_ent_desc_reo_dest_ind_be(uint8_t *desc, uint32_t dst_ind)
  578. {
  579. HAL_RX_FLD_SET(desc, REO_ENTRANCE_RING,
  580. REO_DESTINATION_INDICATION, dst_ind);
  581. }
  582. /**
  583. * hal_rx_mpdu_sequence_number_get() - Get mpdu sequence number
  584. * @buf: pointer to packet buffer
  585. *
  586. * Return: mpdu sequence
  587. */
  588. static inline int hal_rx_mpdu_sequence_number_get_be(uint8_t *buf)
  589. {
  590. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  591. return HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs);
  592. }
  593. /**
  594. * hal_rx_msdu_packet_metadata_get(): API to get the
  595. * msdu information from rx_msdu_end TLV
  596. *
  597. * @ buf: pointer to the start of RX PKT TLV headers
  598. * @ hal_rx_msdu_metadata: pointer to the msdu info structure
  599. */
  600. static inline void
  601. hal_rx_msdu_packet_metadata_get_generic_be(uint8_t *buf,
  602. void *pkt_msdu_metadata)
  603. {
  604. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  605. struct hal_rx_msdu_metadata *msdu_metadata =
  606. (struct hal_rx_msdu_metadata *)pkt_msdu_metadata;
  607. msdu_metadata->l3_hdr_pad =
  608. HAL_RX_TLV_L3_HEADER_PADDING_GET(rx_pkt_tlvs);
  609. msdu_metadata->sa_idx = HAL_RX_TLV_SA_IDX_GET(rx_pkt_tlvs);
  610. msdu_metadata->da_idx = HAL_RX_TLV_DA_IDX_GET(rx_pkt_tlvs);
  611. msdu_metadata->sa_sw_peer_id =
  612. HAL_RX_TLV_SA_SW_PEER_ID_GET(rx_pkt_tlvs);
  613. }
  614. /*
  615. * hal_rx_msdu_start_nss_get_kiwi(): API to get the NSS
  616. * Interval from rx_msdu_start
  617. *
  618. * @buf: pointer to the start of RX PKT TLV header
  619. * Return: uint32_t(nss)
  620. */
  621. static inline uint32_t hal_rx_tlv_nss_get_be(uint8_t *buf)
  622. {
  623. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  624. uint8_t mimo_ss_bitmap;
  625. mimo_ss_bitmap = HAL_RX_TLV_MIMO_SS_BITMAP(rx_pkt_tlvs);
  626. return qdf_get_hweight8(mimo_ss_bitmap);
  627. }
  628. #ifdef GET_MSDU_AGGREGATION
  629. #define HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs)\
  630. {\
  631. bool first_msdu, last_msdu; \
  632. first_msdu = HAL_RX_TLV_FIRST_MSDU_GET(rx_desc);\
  633. last_msdu = HAL_RX_TLV_LAST_MSDU_GET(rx_desc);\
  634. if (first_msdu && last_msdu)\
  635. rs->rs_flags &= (~IEEE80211_AMSDU_FLAG);\
  636. else\
  637. rs->rs_flags |= (IEEE80211_AMSDU_FLAG); \
  638. } \
  639. #define HAL_RX_SET_MSDU_AGGREGATION((rs_mpdu), (rs_ppdu))\
  640. {\
  641. if (rs_mpdu->rs_flags & IEEE80211_AMSDU_FLAG)\
  642. rs_ppdu->rs_flags |= IEEE80211_AMSDU_FLAG;\
  643. } \
  644. #else
  645. #define HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs)
  646. #define HAL_RX_SET_MSDU_AGGREGATION(rs_mpdu, rs_ppdu)
  647. #endif
  648. /**
  649. * hal_rx_mon_hw_desc_get_mpdu_status_be(): Retrieve MPDU status
  650. *
  651. * @ hw_desc_addr: Start address of Rx HW TLVs
  652. * @ rs: Status for monitor mode
  653. *
  654. * Return: void
  655. */
  656. static inline void
  657. hal_rx_mon_hw_desc_get_mpdu_status_be(void *hw_desc_addr,
  658. struct mon_rx_status *rs)
  659. {
  660. uint32_t reg_value;
  661. struct rx_pkt_tlvs *rx_desc =
  662. (struct rx_pkt_tlvs *)hw_desc_addr;
  663. const uint32_t sgi_hw_to_cdp[] = {
  664. CDP_SGI_0_8_US,
  665. CDP_SGI_0_4_US,
  666. CDP_SGI_1_6_US,
  667. CDP_SGI_3_2_US,
  668. };
  669. HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs);
  670. rs->ant_signal_db = HAL_RX_TLV_ANT_SIGNAL_DB_GET(rx_desc);
  671. rs->is_stbc = HAL_RX_TLV_STBC_GET(rx_desc);
  672. reg_value = HAL_RX_TLV_SGI_GET(rx_desc);
  673. rs->sgi = sgi_hw_to_cdp[reg_value];
  674. reg_value = HAL_RX_TLV_RECEPTION_TYPE_GET(rx_desc);
  675. rs->beamformed = (reg_value == HAL_RX_RECEPTION_TYPE_MU_MIMO) ? 1 : 0;
  676. /* TODO: rs->beamformed should be set for SU beamforming also */
  677. }
  678. static inline uint32_t hal_rx_tlv_tid_get_be(uint8_t *buf)
  679. {
  680. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  681. uint32_t tid;
  682. tid = HAL_RX_TLV_TID_GET(rx_pkt_tlvs);
  683. return tid;
  684. }
  685. /*
  686. * hal_rx_tlv_reception_type_get(): API to get the reception type
  687. * Interval from rx_msdu_start
  688. *
  689. * @buf: pointer to the start of RX PKT TLV header
  690. * Return: uint32_t(reception_type)
  691. */
  692. static inline
  693. uint32_t hal_rx_tlv_reception_type_get_be(uint8_t *buf)
  694. {
  695. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  696. uint32_t reception_type;
  697. reception_type = HAL_RX_TLV_RECEPTION_TYPE_GET(rx_pkt_tlvs);
  698. return reception_type;
  699. }
  700. /**
  701. * hal_rx_msdu_end_da_idx_get_be: API to get da_idx
  702. * from rx_msdu_end TLV
  703. *
  704. * @ buf: pointer to the start of RX PKT TLV headers
  705. * Return: da index
  706. */
  707. static inline uint16_t hal_rx_msdu_end_da_idx_get_be(uint8_t *buf)
  708. {
  709. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  710. uint16_t da_idx;
  711. da_idx = HAL_RX_TLV_DA_IDX_GET(rx_pkt_tlvs);
  712. return da_idx;
  713. }
  714. /**
  715. * hal_rx_get_rx_fragment_number_be(): Function to retrieve rx fragment number
  716. *
  717. * @nbuf: Network buffer
  718. * Returns: rx fragment number
  719. */
  720. static inline
  721. uint8_t hal_rx_get_rx_fragment_number_be(uint8_t *buf)
  722. {
  723. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  724. /* Return first 4 bits as fragment number */
  725. return (HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs) &
  726. DOT11_SEQ_FRAG_MASK);
  727. }
  728. /**
  729. * hal_rx_msdu_end_da_is_mcbc_get_be(): API to check if pkt is MCBC
  730. * from rx_msdu_end TLV
  731. *
  732. * @ buf: pointer to the start of RX PKT TLV headers
  733. * Return: da_is_mcbc
  734. */
  735. static inline uint8_t
  736. hal_rx_tlv_da_is_mcbc_get_be(uint8_t *buf)
  737. {
  738. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  739. return HAL_RX_TLV_DA_IS_MCBC_GET(rx_pkt_tlvs);
  740. }
  741. /**
  742. * hal_rx_tlvd_sa_is_valid_get_be(): API to get the sa_is_valid bit from
  743. * rx_msdu_end TLV
  744. *
  745. * @ buf: pointer to the start of RX PKT TLV headers
  746. * Return: sa_is_valid bit
  747. */
  748. static inline uint8_t
  749. hal_rx_tlv_sa_is_valid_get_be(uint8_t *buf)
  750. {
  751. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  752. uint8_t sa_is_valid;
  753. sa_is_valid = HAL_RX_TLV_SA_IS_VALID_GET(rx_pkt_tlvs);
  754. return sa_is_valid;
  755. }
  756. /**
  757. * hal_rx_tlv_sa_idx_get_be(): API to get the sa_idx from rx_msdu_end TLV
  758. *
  759. * @ buf: pointer to the start of RX PKT TLV headers
  760. * Return: sa_idx (SA AST index)
  761. */
  762. static inline
  763. uint16_t hal_rx_tlv_sa_idx_get_be(uint8_t *buf)
  764. {
  765. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  766. uint16_t sa_idx;
  767. sa_idx = HAL_RX_TLV_SA_IDX_GET(rx_pkt_tlvs);
  768. return sa_idx;
  769. }
  770. /**
  771. * hal_rx_desc_is_first_msdu_be() - Check if first msdu
  772. *
  773. * @hal_soc_hdl: hal_soc handle
  774. * @hw_desc_addr: hardware descriptor address
  775. *
  776. * Return: 0 - success/ non-zero failure
  777. */
  778. static inline uint32_t hal_rx_desc_is_first_msdu_be(void *hw_desc_addr)
  779. {
  780. struct rx_pkt_tlvs *rx_pkt_tlvs =
  781. (struct rx_pkt_tlvs *)hw_desc_addr;
  782. return HAL_RX_TLV_FIRST_MSDU_GET(rx_pkt_tlvs);
  783. }
  784. /**
  785. * hal_rx_tlv_l3_hdr_padding_get_be(): API to get the l3_header padding
  786. * from rx_msdu_end TLV
  787. *
  788. * @ buf: pointer to the start of RX PKT TLV headers
  789. * Return: number of l3 header padding bytes
  790. */
  791. static inline uint32_t hal_rx_tlv_l3_hdr_padding_get_be(uint8_t *buf)
  792. {
  793. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  794. uint32_t l3_header_padding;
  795. l3_header_padding = HAL_RX_TLV_L3_HEADER_PADDING_GET(rx_pkt_tlvs);
  796. return l3_header_padding;
  797. }
  798. /*
  799. * @ hal_rx_encryption_info_valid_be: Returns encryption type.
  800. *
  801. * @ buf: rx_tlv_hdr of the received packet
  802. * @ Return: encryption type
  803. */
  804. static inline uint32_t hal_rx_encryption_info_valid_be(uint8_t *buf)
  805. {
  806. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  807. uint32_t encryption_info =
  808. HAL_RX_TLV_MPDU_ENCRYPTION_INFO_VALID(rx_pkt_tlvs);
  809. return encryption_info;
  810. }
  811. /*
  812. * @ hal_rx_print_pn_be: Prints the PN of rx packet.
  813. *
  814. * @ buf: rx_tlv_hdr of the received packet
  815. * @ Return: void
  816. */
  817. static inline void hal_rx_print_pn_be(uint8_t *buf)
  818. {
  819. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  820. uint32_t pn_31_0 = HAL_RX_TLV_MPDU_PN_31_0_GET(rx_pkt_tlvs);
  821. uint32_t pn_63_32 = HAL_RX_TLV_MPDU_PN_63_32_GET(rx_pkt_tlvs);
  822. uint32_t pn_95_64 = HAL_RX_TLV_MPDU_PN_95_64_GET(rx_pkt_tlvs);
  823. uint32_t pn_127_96 = HAL_RX_TLV_MPDU_PN_127_96_GET(rx_pkt_tlvs);
  824. hal_debug("PN number pn_127_96 0x%x pn_95_64 0x%x pn_63_32 0x%x pn_31_0 0x%x ",
  825. pn_127_96, pn_95_64, pn_63_32, pn_31_0);
  826. }
  827. static inline void hal_rx_tlv_get_pn_num_be(uint8_t *buf, uint64_t *pn_num)
  828. {
  829. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  830. pn_num[0] = HAL_RX_TLV_MPDU_PN_31_0_GET(rx_pkt_tlvs);
  831. pn_num[0] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_63_32_GET(rx_pkt_tlvs) << 32);
  832. pn_num[1] = HAL_RX_TLV_MPDU_PN_95_64_GET(rx_pkt_tlvs);
  833. pn_num[1] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_127_96_GET(rx_pkt_tlvs) << 32);
  834. }
  835. /**
  836. * hal_rx_tlv_first_msdu_get_be: API to get first msdu status
  837. * from rx_msdu_end TLV
  838. *
  839. * @ buf: pointer to the start of RX PKT TLV headers
  840. * Return: first_msdu
  841. */
  842. static inline uint8_t hal_rx_tlv_first_msdu_get_be(uint8_t *buf)
  843. {
  844. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  845. uint8_t first_msdu;
  846. first_msdu = HAL_RX_TLV_FIRST_MSDU_GET(rx_pkt_tlvs);
  847. return first_msdu;
  848. }
  849. /**
  850. * hal_rx_tlv_da_is_valid_get_be: API to check if da is valid
  851. * from rx_msdu_end TLV
  852. *
  853. * @ buf: pointer to the start of RX PKT TLV headers
  854. * Return: da_is_valid
  855. */
  856. static inline uint8_t hal_rx_tlv_da_is_valid_get_be(uint8_t *buf)
  857. {
  858. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  859. uint8_t da_is_valid;
  860. da_is_valid = HAL_RX_TLV_DA_IS_VALID_GET(rx_pkt_tlvs);
  861. return da_is_valid;
  862. }
  863. /**
  864. * hal_rx_tlv_last_msdu_get_be: API to get last msdu status
  865. * from rx_msdu_end TLV
  866. *
  867. * @ buf: pointer to the start of RX PKT TLV headers
  868. * Return: last_msdu
  869. */
  870. static inline uint8_t hal_rx_tlv_last_msdu_get_be(uint8_t *buf)
  871. {
  872. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  873. uint8_t last_msdu;
  874. last_msdu = HAL_RX_TLV_LAST_MSDU_GET(rx_pkt_tlvs);
  875. return last_msdu;
  876. }
  877. /*
  878. * hal_rx_get_mpdu_mac_ad4_valid_be(): Retrieves if mpdu 4th addr is valid
  879. *
  880. * @nbuf: Network buffer
  881. * Returns: value of mpdu 4th address valid field
  882. */
  883. static inline bool hal_rx_get_mpdu_mac_ad4_valid_be(uint8_t *buf)
  884. {
  885. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  886. bool ad4_valid = 0;
  887. ad4_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(rx_pkt_tlvs);
  888. return ad4_valid;
  889. }
  890. /**
  891. * hal_rx_mpdu_start_sw_peer_id_get_be: Retrieve sw peer_id
  892. * @buf: network buffer
  893. *
  894. * Return: sw peer_id
  895. */
  896. static inline uint32_t hal_rx_mpdu_start_sw_peer_id_get_be(uint8_t *buf)
  897. {
  898. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  899. return HAL_RX_TLV_SW_PEER_ID_GET(rx_pkt_tlvs);
  900. }
  901. /**
  902. * hal_rx_mpdu_get_to_ds_be(): API to get the tods info
  903. * from rx_mpdu_start
  904. *
  905. * @buf: pointer to the start of RX PKT TLV header
  906. * Return: uint32_t(to_ds)
  907. */
  908. static inline uint32_t hal_rx_mpdu_get_to_ds_be(uint8_t *buf)
  909. {
  910. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  911. return HAL_RX_TLV_MPDU_GET_TODS(rx_pkt_tlvs);
  912. }
  913. /*
  914. * hal_rx_mpdu_get_fr_ds_be(): API to get the from ds info
  915. * from rx_mpdu_start
  916. *
  917. * @buf: pointer to the start of RX PKT TLV header
  918. * Return: uint32_t(fr_ds)
  919. */
  920. static inline uint32_t hal_rx_mpdu_get_fr_ds_be(uint8_t *buf)
  921. {
  922. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  923. return HAL_RX_TLV_MPDU_GET_FROMDS(rx_pkt_tlvs);
  924. }
  925. /*
  926. * hal_rx_get_mpdu_frame_control_valid_be(): Retrieves mpdu
  927. * frame control valid
  928. *
  929. * @nbuf: Network buffer
  930. * Returns: value of frame control valid field
  931. */
  932. static inline uint8_t hal_rx_get_mpdu_frame_control_valid_be(uint8_t *buf)
  933. {
  934. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  935. return HAL_RX_TLV_MPDU_GET_FRAME_CONTROL_VALID(rx_pkt_tlvs);
  936. }
  937. /*
  938. * hal_rx_mpdu_get_addr1_be(): API to check get address1 of the mpdu
  939. *
  940. * @buf: pointer to the start of RX PKT TLV headera
  941. * @mac_addr: pointer to mac address
  942. * Return: success/failure
  943. */
  944. static inline QDF_STATUS hal_rx_mpdu_get_addr1_be(uint8_t *buf,
  945. uint8_t *mac_addr)
  946. {
  947. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  948. struct __attribute__((__packed__)) hal_addr1 {
  949. uint32_t ad1_31_0;
  950. uint16_t ad1_47_32;
  951. };
  952. struct hal_addr1 *addr = (struct hal_addr1 *)mac_addr;
  953. uint32_t mac_addr_ad1_valid;
  954. mac_addr_ad1_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD1_VALID_GET(rx_pkt_tlvs);
  955. if (mac_addr_ad1_valid) {
  956. addr->ad1_31_0 = HAL_RX_TLV_MPDU_AD1_31_0_GET(rx_pkt_tlvs);
  957. addr->ad1_47_32 = HAL_RX_TLV_MPDU_AD1_47_32_GET(rx_pkt_tlvs);
  958. return QDF_STATUS_SUCCESS;
  959. }
  960. return QDF_STATUS_E_FAILURE;
  961. }
  962. /*
  963. * hal_rx_mpdu_get_addr2_be(): API to check get address2 of the mpdu
  964. * in the packet
  965. *
  966. * @buf: pointer to the start of RX PKT TLV header
  967. * @mac_addr: pointer to mac address
  968. * Return: success/failure
  969. */
  970. static inline QDF_STATUS hal_rx_mpdu_get_addr2_be(uint8_t *buf,
  971. uint8_t *mac_addr)
  972. {
  973. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  974. struct __attribute__((__packed__)) hal_addr2 {
  975. uint16_t ad2_15_0;
  976. uint32_t ad2_47_16;
  977. };
  978. struct hal_addr2 *addr = (struct hal_addr2 *)mac_addr;
  979. uint32_t mac_addr_ad2_valid;
  980. mac_addr_ad2_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(rx_pkt_tlvs);
  981. if (mac_addr_ad2_valid) {
  982. addr->ad2_15_0 = HAL_RX_TLV_MPDU_AD2_15_0_GET(rx_pkt_tlvs);
  983. addr->ad2_47_16 = HAL_RX_TLV_MPDU_AD2_47_16_GET(rx_pkt_tlvs);
  984. return QDF_STATUS_SUCCESS;
  985. }
  986. return QDF_STATUS_E_FAILURE;
  987. }
  988. /*
  989. * hal_rx_mpdu_get_addr3_be(): API to get address3 of the mpdu
  990. * in the packet
  991. *
  992. * @buf: pointer to the start of RX PKT TLV header
  993. * @mac_addr: pointer to mac address
  994. * Return: success/failure
  995. */
  996. static inline QDF_STATUS hal_rx_mpdu_get_addr3_be(uint8_t *buf,
  997. uint8_t *mac_addr)
  998. {
  999. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1000. struct __attribute__((__packed__)) hal_addr3 {
  1001. uint32_t ad3_31_0;
  1002. uint16_t ad3_47_32;
  1003. };
  1004. struct hal_addr3 *addr = (struct hal_addr3 *)mac_addr;
  1005. uint32_t mac_addr_ad3_valid;
  1006. mac_addr_ad3_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD3_VALID_GET(rx_pkt_tlvs);
  1007. if (mac_addr_ad3_valid) {
  1008. addr->ad3_31_0 = HAL_RX_TLV_MPDU_AD3_31_0_GET(rx_pkt_tlvs);
  1009. addr->ad3_47_32 = HAL_RX_TLV_MPDU_AD3_47_32_GET(rx_pkt_tlvs);
  1010. return QDF_STATUS_SUCCESS;
  1011. }
  1012. return QDF_STATUS_E_FAILURE;
  1013. }
  1014. /*
  1015. * hal_rx_mpdu_get_addr4_be(): API to get address4 of the mpdu
  1016. * in the packet
  1017. *
  1018. * @buf: pointer to the start of RX PKT TLV header
  1019. * @mac_addr: pointer to mac address
  1020. * Return: success/failure
  1021. */
  1022. static inline QDF_STATUS hal_rx_mpdu_get_addr4_be(uint8_t *buf,
  1023. uint8_t *mac_addr)
  1024. {
  1025. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1026. struct __attribute__((__packed__)) hal_addr4 {
  1027. uint32_t ad4_31_0;
  1028. uint16_t ad4_47_32;
  1029. };
  1030. struct hal_addr4 *addr = (struct hal_addr4 *)mac_addr;
  1031. uint32_t mac_addr_ad4_valid;
  1032. mac_addr_ad4_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(rx_pkt_tlvs);
  1033. if (mac_addr_ad4_valid) {
  1034. addr->ad4_31_0 = HAL_RX_TLV_MPDU_AD4_31_0_GET(rx_pkt_tlvs);
  1035. addr->ad4_47_32 = HAL_RX_TLV_MPDU_AD4_47_32_GET(rx_pkt_tlvs);
  1036. return QDF_STATUS_SUCCESS;
  1037. }
  1038. return QDF_STATUS_E_FAILURE;
  1039. }
  1040. /*
  1041. * hal_rx_get_mpdu_sequence_control_valid_be(): Get mpdu
  1042. * sequence control valid
  1043. *
  1044. * @nbuf: Network buffer
  1045. * Returns: value of sequence control valid field
  1046. */
  1047. static inline uint8_t hal_rx_get_mpdu_sequence_control_valid_be(uint8_t *buf)
  1048. {
  1049. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1050. return HAL_RX_TLV_MPDU_GET_SEQUENCE_CONTROL_VALID(rx_pkt_tlvs);
  1051. }
  1052. /**
  1053. * hal_rx_tid_get_be: get tid based on qos control valid.
  1054. * @hal_soc_hdl: hal_soc handle
  1055. * @ buf: pointer to rx pkt TLV.
  1056. *
  1057. * Return: tid
  1058. */
  1059. static inline uint32_t hal_rx_tid_get_be(hal_soc_handle_t hal_soc_hdl,
  1060. uint8_t *buf)
  1061. {
  1062. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1063. uint8_t qos_control_valid =
  1064. HAL_RX_TLV_MPDU_QOS_CONTROL_VALID_GET(rx_pkt_tlvs);
  1065. if (qos_control_valid)
  1066. return hal_rx_tlv_tid_get_be(buf);
  1067. return HAL_RX_NON_QOS_TID;
  1068. }
  1069. static inline
  1070. uint8_t hal_rx_get_fc_valid_be(uint8_t *buf)
  1071. {
  1072. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1073. return HAL_RX_TLV_GET_FC_VALID(rx_pkt_tlvs);
  1074. }
  1075. static inline uint8_t hal_rx_get_to_ds_flag_be(uint8_t *buf)
  1076. {
  1077. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1078. return HAL_RX_TLV_GET_TO_DS_FLAG(rx_pkt_tlvs);
  1079. }
  1080. static inline uint8_t hal_rx_get_mac_addr2_valid_be(uint8_t *buf)
  1081. {
  1082. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1083. return HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(rx_pkt_tlvs);
  1084. }
  1085. /**
  1086. * hal_rx_is_unicast_be: check packet is unicast frame or not.
  1087. *
  1088. * @ buf: pointer to rx pkt TLV.
  1089. * Return: true on unicast.
  1090. */
  1091. static inline bool hal_rx_is_unicast_be(uint8_t *buf)
  1092. {
  1093. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1094. uint32_t grp_id;
  1095. grp_id = HAL_RX_TLV_SW_FRAME_GROUP_ID_GET(rx_pkt_tlvs);
  1096. return (HAL_MPDU_SW_FRAME_GROUP_UNICAST_DATA == grp_id) ? true : false;
  1097. }
  1098. static inline uint8_t hal_rx_get_filter_category_be(uint8_t *buf)
  1099. {
  1100. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1101. return HAL_RX_GET_FILTER_CATEGORY(rx_pkt_tlvs);
  1102. }
  1103. /**
  1104. * hal_rx_hw_desc_get_ppduid_get_be(): retrieve ppdu id
  1105. * @rx_tlv_hdr: start address of rx_pkt_tlvs
  1106. * @rxdma_dst_ring_desc: Rx HW descriptor
  1107. *
  1108. * Return: ppdu id
  1109. */
  1110. static inline uint32_t
  1111. hal_rx_hw_desc_get_ppduid_get_be(void *rx_tlv_hdr, void *rxdma_dst_ring_desc)
  1112. {
  1113. struct rx_pkt_tlvs *rx_pkt_tlvs =
  1114. (struct rx_pkt_tlvs *)rx_tlv_hdr;
  1115. return HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  1116. }
  1117. static inline uint32_t
  1118. hal_rx_get_ppdu_id_be(uint8_t *buf)
  1119. {
  1120. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1121. return HAL_RX_GET_PPDU_ID(rx_pkt_tlvs);
  1122. }
  1123. /**
  1124. * hal_rx_msdu_flow_idx_get_be: API to get flow index
  1125. * from rx_msdu_end TLV
  1126. * @buf: pointer to the start of RX PKT TLV headers
  1127. *
  1128. * Return: flow index value from MSDU END TLV
  1129. */
  1130. static inline uint32_t hal_rx_msdu_flow_idx_get_be(uint8_t *buf)
  1131. {
  1132. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1133. return HAL_RX_TLV_FLOW_IDX_GET(pkt_tlvs);
  1134. }
  1135. /**
  1136. * hal_rx_msdu_get_reo_destination_indication_be: API to get
  1137. * reo_destination_indication from rx_msdu_end TLV
  1138. * @buf: pointer to the start of RX PKT TLV headers
  1139. * @reo_destination_indication: pointer to return value of
  1140. * reo_destination_indication
  1141. *
  1142. * Return: none
  1143. */
  1144. static inline void
  1145. hal_rx_msdu_get_reo_destination_indication_be(uint8_t *buf,
  1146. uint32_t *reo_destination_indication)
  1147. {
  1148. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1149. *reo_destination_indication = HAL_RX_TLV_REO_DEST_IND_GET(pkt_tlvs);
  1150. }
  1151. /**
  1152. * hal_rx_msdu_flow_idx_invalid_be: API to get flow index invalid
  1153. * from rx_msdu_end TLV
  1154. * @buf: pointer to the start of RX PKT TLV headers
  1155. *
  1156. * Return: flow index invalid value from MSDU END TLV
  1157. */
  1158. static inline bool hal_rx_msdu_flow_idx_invalid_be(uint8_t *buf)
  1159. {
  1160. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1161. return HAL_RX_TLV_FLOW_IDX_INVALID_GET(pkt_tlvs);
  1162. }
  1163. /**
  1164. * hal_rx_msdu_flow_idx_timeout_be: API to get flow index timeout
  1165. * from rx_msdu_end TLV
  1166. * @buf: pointer to the start of RX PKT TLV headers
  1167. *
  1168. * Return: flow index timeout value from MSDU END TLV
  1169. */
  1170. static inline bool hal_rx_msdu_flow_idx_timeout_be(uint8_t *buf)
  1171. {
  1172. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1173. return HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(pkt_tlvs);
  1174. }
  1175. /**
  1176. * hal_rx_msdu_fse_metadata_get_be: API to get FSE metadata
  1177. * from rx_msdu_end TLV
  1178. * @buf: pointer to the start of RX PKT TLV headers
  1179. *
  1180. * Return: fse metadata value from MSDU END TLV
  1181. */
  1182. static inline uint32_t hal_rx_msdu_fse_metadata_get_be(uint8_t *buf)
  1183. {
  1184. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1185. return HAL_RX_TLV_FSE_METADATA_GET(pkt_tlvs);
  1186. }
  1187. /**
  1188. * hal_rx_msdu_cce_metadata_get_be: API to get CCE metadata
  1189. * from rx_msdu_end TLV
  1190. * @buf: pointer to the start of RX PKT TLV headers
  1191. *
  1192. * Return: cce_metadata
  1193. */
  1194. static inline uint16_t
  1195. hal_rx_msdu_cce_metadata_get_be(uint8_t *buf)
  1196. {
  1197. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1198. return HAL_RX_TLV_CCE_METADATA_GET(pkt_tlvs);
  1199. }
  1200. /**
  1201. * hal_rx_msdu_get_flow_params_be: API to get flow index, flow index invalid
  1202. * and flow index timeout from rx_msdu_end TLV
  1203. * @buf: pointer to the start of RX PKT TLV headers
  1204. * @flow_invalid: pointer to return value of flow_idx_valid
  1205. * @flow_timeout: pointer to return value of flow_idx_timeout
  1206. * @flow_index: pointer to return value of flow_idx
  1207. *
  1208. * Return: none
  1209. */
  1210. static inline void
  1211. hal_rx_msdu_get_flow_params_be(uint8_t *buf,
  1212. bool *flow_invalid,
  1213. bool *flow_timeout,
  1214. uint32_t *flow_index)
  1215. {
  1216. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1217. *flow_invalid = HAL_RX_TLV_FLOW_IDX_INVALID_GET(pkt_tlvs);
  1218. *flow_timeout = HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(pkt_tlvs);
  1219. *flow_index = HAL_RX_TLV_FLOW_IDX_GET(pkt_tlvs);
  1220. }
  1221. /**
  1222. * hal_rx_tlv_get_tcp_chksum_be() - API to get tcp checksum
  1223. * @buf: rx_tlv_hdr
  1224. *
  1225. * Return: tcp checksum
  1226. */
  1227. static inline uint16_t
  1228. hal_rx_tlv_get_tcp_chksum_be(uint8_t *buf)
  1229. {
  1230. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1231. return HAL_RX_TLV_GET_TCP_CHKSUM(rx_pkt_tlvs);
  1232. }
  1233. /**
  1234. * hal_rx_get_rx_sequence_be(): Function to retrieve rx sequence number
  1235. *
  1236. * @nbuf: Network buffer
  1237. * Returns: rx sequence number
  1238. */
  1239. static inline
  1240. uint16_t hal_rx_get_rx_sequence_be(uint8_t *buf)
  1241. {
  1242. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1243. return HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs);
  1244. }
  1245. #ifdef RECEIVE_OFFLOAD
  1246. /**
  1247. * hal_rx_get_fisa_cumulative_l4_checksum_be() - Retrieve cumulative
  1248. * checksum
  1249. * @buf: buffer pointer
  1250. *
  1251. * Return: cumulative checksum
  1252. */
  1253. static inline
  1254. uint16_t hal_rx_get_fisa_cumulative_l4_checksum_be(uint8_t *buf)
  1255. {
  1256. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1257. return HAL_RX_TLV_GET_FISA_CUMULATIVE_L4_CHECKSUM(rx_pkt_tlvs);
  1258. }
  1259. /**
  1260. * hal_rx_get_fisa_cumulative_ip_length_be() - Retrieve cumulative
  1261. * ip length
  1262. * @buf: buffer pointer
  1263. *
  1264. * Return: cumulative length
  1265. */
  1266. static inline
  1267. uint16_t hal_rx_get_fisa_cumulative_ip_length_be(uint8_t *buf)
  1268. {
  1269. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1270. return HAL_RX_TLV_GET_FISA_CUMULATIVE_IP_LENGTH(rx_pkt_tlvs);
  1271. }
  1272. /**
  1273. * hal_rx_get_udp_proto_be() - Retrieve udp proto value
  1274. * @buf: buffer
  1275. *
  1276. * Return: udp proto bit
  1277. */
  1278. static inline
  1279. bool hal_rx_get_udp_proto_be(uint8_t *buf)
  1280. {
  1281. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1282. return HAL_RX_TLV_GET_UDP_PROTO(rx_pkt_tlvs);
  1283. }
  1284. #endif
  1285. /**
  1286. * hal_rx_get_flow_agg_continuation_be() - retrieve flow agg
  1287. * continuation
  1288. * @buf: buffer
  1289. *
  1290. * Return: flow agg
  1291. */
  1292. static inline
  1293. bool hal_rx_get_flow_agg_continuation_be(uint8_t *buf)
  1294. {
  1295. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1296. return HAL_RX_TLV_GET_FLOW_AGGR_CONT(rx_pkt_tlvs);
  1297. }
  1298. /**
  1299. * hal_rx_get_flow_agg_count_be()- Retrieve flow agg count
  1300. * @buf: buffer
  1301. *
  1302. * Return: flow agg count
  1303. */
  1304. static inline
  1305. uint8_t hal_rx_get_flow_agg_count_be(uint8_t *buf)
  1306. {
  1307. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1308. return HAL_RX_TLV_GET_FLOW_AGGR_COUNT(rx_pkt_tlvs);
  1309. }
  1310. /**
  1311. * hal_rx_get_fisa_timeout_be() - Retrieve fisa timeout
  1312. * @buf: buffer
  1313. *
  1314. * Return: fisa timeout
  1315. */
  1316. static inline
  1317. bool hal_rx_get_fisa_timeout_be(uint8_t *buf)
  1318. {
  1319. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1320. return HAL_RX_TLV_GET_FISA_TIMEOUT(rx_pkt_tlvs);
  1321. }
  1322. /**
  1323. * hal_rx_mpdu_start_tlv_tag_valid_be () - API to check if RX_MPDU_START
  1324. * tlv tag is valid
  1325. *
  1326. *@rx_tlv_hdr: start address of rx_pkt_tlvs
  1327. *
  1328. * Return: true if RX_MPDU_START is valied, else false.
  1329. */
  1330. static inline uint8_t hal_rx_mpdu_start_tlv_tag_valid_be(void *rx_tlv_hdr)
  1331. {
  1332. struct rx_pkt_tlvs *rx_desc = (struct rx_pkt_tlvs *)rx_tlv_hdr;
  1333. uint32_t tlv_tag;
  1334. tlv_tag = HAL_RX_GET_USER_TLV32_TYPE(&rx_desc->mpdu_start_tlv);
  1335. return tlv_tag == WIFIRX_MPDU_START_E ? true : false;
  1336. }
  1337. /**
  1338. * hal_rx_msdu_end_offset_get_generic(): API to get the
  1339. * msdu_end structure offset rx_pkt_tlv structure
  1340. *
  1341. * NOTE: API returns offset of msdu_end TLV from structure
  1342. * rx_pkt_tlvs
  1343. */
  1344. static inline uint32_t hal_rx_msdu_end_offset_get_generic(void)
  1345. {
  1346. return RX_PKT_TLV_OFFSET(msdu_end_tlv);
  1347. }
  1348. /**
  1349. * hal_rx_mpdu_start_offset_get_generic(): API to get the
  1350. * mpdu_start structure offset rx_pkt_tlv structure
  1351. *
  1352. * NOTE: API returns offset of attn TLV from structure
  1353. * rx_pkt_tlvs
  1354. */
  1355. static inline uint32_t hal_rx_mpdu_start_offset_get_generic(void)
  1356. {
  1357. return RX_PKT_TLV_OFFSET(mpdu_start_tlv);
  1358. }
  1359. static inline uint32_t hal_rx_pkt_tlv_offset_get_generic(void)
  1360. {
  1361. return RX_PKT_TLV_OFFSET(pkt_hdr_tlv);
  1362. }
  1363. #ifdef RECEIVE_OFFLOAD
  1364. static inline int
  1365. hal_rx_tlv_get_offload_info_be(uint8_t *rx_tlv,
  1366. struct hal_offload_info *offload_info)
  1367. {
  1368. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)rx_tlv;
  1369. offload_info->lro_eligible = HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_pkt_tlvs);
  1370. offload_info->flow_id = HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_pkt_tlvs);
  1371. offload_info->ipv6_proto = HAL_RX_TLV_GET_IPV6(rx_pkt_tlvs);
  1372. offload_info->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(rx_pkt_tlvs);
  1373. if (offload_info->tcp_proto) {
  1374. offload_info->tcp_pure_ack =
  1375. HAL_RX_TLV_GET_TCP_PURE_ACK(rx_pkt_tlvs);
  1376. offload_info->tcp_offset =
  1377. HAL_RX_TLV_GET_TCP_OFFSET(rx_pkt_tlvs);
  1378. offload_info->tcp_win = HAL_RX_TLV_GET_TCP_WIN(rx_pkt_tlvs);
  1379. offload_info->tcp_seq_num = HAL_RX_TLV_GET_TCP_SEQ(rx_pkt_tlvs);
  1380. offload_info->tcp_ack_num = HAL_RX_TLV_GET_TCP_ACK(rx_pkt_tlvs);
  1381. }
  1382. return 0;
  1383. }
  1384. static inline int hal_rx_get_proto_params_be(uint8_t *buf, void *proto_params)
  1385. {
  1386. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1387. struct hal_proto_params *param =
  1388. (struct hal_proto_params *)proto_params;
  1389. param->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(rx_pkt_tlvs);
  1390. param->udp_proto = HAL_RX_TLV_GET_UDP_PROTO(rx_pkt_tlvs);
  1391. param->ipv6_proto = HAL_RX_TLV_GET_IPV6(rx_pkt_tlvs);
  1392. return 0;
  1393. }
  1394. static inline int hal_rx_get_l3_l4_offsets_be(uint8_t *buf,
  1395. uint32_t *l3_hdr_offset,
  1396. uint32_t *l4_hdr_offset)
  1397. {
  1398. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1399. *l3_hdr_offset = HAL_RX_TLV_GET_IP_OFFSET(rx_pkt_tlvs);
  1400. *l4_hdr_offset = HAL_RX_TLV_GET_TCP_OFFSET(rx_pkt_tlvs);
  1401. return 0;
  1402. }
  1403. #endif
  1404. /**
  1405. * hal_rx_msdu_start_msdu_len_get(): API to get the MSDU length
  1406. * from rx_msdu_start TLV
  1407. *
  1408. * @ buf: pointer to the start of RX PKT TLV headers
  1409. * Return: msdu length
  1410. */
  1411. static inline uint32_t hal_rx_msdu_start_msdu_len_get_be(uint8_t *buf)
  1412. {
  1413. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1414. uint32_t msdu_len;
  1415. msdu_len = HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs);
  1416. return msdu_len;
  1417. }
  1418. /**
  1419. * hal_rx_get_frame_ctrl_field(): Function to retrieve frame control field
  1420. *
  1421. * @nbuf: Network buffer
  1422. * Returns: rx more fragment bit
  1423. *
  1424. */
  1425. static inline uint16_t hal_rx_get_frame_ctrl_field_be(uint8_t *buf)
  1426. {
  1427. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1428. uint16_t frame_ctrl = 0;
  1429. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(rx_pkt_tlvs);
  1430. return frame_ctrl;
  1431. }
  1432. /*
  1433. * hal_rx_tlv_get_is_decrypted_be(): API to get the decrypt status of the
  1434. * packet from msdu_end
  1435. *
  1436. * @buf: pointer to the start of RX PKT TLV header
  1437. * Return: uint32_t(decryt status)
  1438. */
  1439. static inline uint32_t hal_rx_tlv_get_is_decrypted_be(uint8_t *buf)
  1440. {
  1441. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1442. uint32_t is_decrypt = 0;
  1443. uint32_t decrypt_status;
  1444. decrypt_status = HAL_RX_TLV_DECRYPT_STATUS_GET(rx_pkt_tlvs);
  1445. if (!decrypt_status)
  1446. is_decrypt = 1;
  1447. return is_decrypt;
  1448. }
  1449. //TODO - Currently going with NO-PKT-HDR, need to add pkt hdr tlv and check
  1450. static inline uint8_t *hal_rx_pkt_hdr_get_be(uint8_t *buf)
  1451. {
  1452. return buf + RX_PKT_TLVS_LEN;
  1453. }
  1454. /**
  1455. * hal_rx_priv_info_set_in_tlv_be(): Save the private info to
  1456. * the reserved bytes of rx_tlv_hdr
  1457. * @buf: start of rx_tlv_hdr
  1458. * @priv_data: hal_wbm_err_desc_info structure
  1459. * @len: length of the private data
  1460. * Return: void
  1461. */
  1462. static inline void hal_rx_priv_info_set_in_tlv_be(uint8_t *buf,
  1463. uint8_t *priv_data,
  1464. uint32_t len)
  1465. {
  1466. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1467. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  1468. RX_BE_PADDING0_BYTES : len;
  1469. qdf_mem_copy(pkt_tlvs->rx_padding0, priv_data, copy_len);
  1470. }
  1471. /**
  1472. * hal_rx_priv_info_get_from_tlv_be(): retrieve the private data from
  1473. * the reserved bytes of rx_tlv_hdr.
  1474. * @buf: start of rx_tlv_hdr
  1475. * @priv_data: Handle to get the private data, output parameter.
  1476. * @len: length of the private data
  1477. * Return: void
  1478. */
  1479. static inline void hal_rx_priv_info_get_from_tlv_be(uint8_t *buf,
  1480. uint8_t *priv_data,
  1481. uint32_t len)
  1482. {
  1483. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1484. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  1485. RX_BE_PADDING0_BYTES : len;
  1486. qdf_mem_copy(priv_data, pkt_tlvs->rx_padding0, copy_len);
  1487. }
  1488. /**
  1489. * hal_rx_tlv_csum_err_get_be() - Get IP and tcp-udp checksum fail flag
  1490. * @rx_tlv_hdr: start address of rx_tlv_hdr
  1491. * @ip_csum_err: buffer to return ip_csum_fail flag
  1492. * @tcp_udp_csum_fail: placeholder to return tcp-udp checksum fail flag
  1493. *
  1494. * Return: None
  1495. */
  1496. static inline void
  1497. hal_rx_tlv_csum_err_get_be(uint8_t *rx_tlv_hdr, uint32_t *ip_csum_err,
  1498. uint32_t *tcp_udp_csum_err)
  1499. {
  1500. struct rx_pkt_tlvs *rx_pkt_tlvs =
  1501. (struct rx_pkt_tlvs *)rx_tlv_hdr;
  1502. *ip_csum_err = HAL_RX_TLV_IP_CSUM_FAIL_GET(rx_pkt_tlvs);
  1503. *tcp_udp_csum_err = HAL_RX_TLV_TCP_UDP_CSUM_FAIL_GET(rx_pkt_tlvs);
  1504. }
  1505. static inline
  1506. uint32_t hal_rx_tlv_mpdu_len_err_get_be(void *hw_desc_addr)
  1507. {
  1508. struct rx_pkt_tlvs *rx_pkt_tlvs =
  1509. (struct rx_pkt_tlvs *)hw_desc_addr;
  1510. return HAL_RX_TLV_MPDU_LEN_ERR_GET(rx_pkt_tlvs);
  1511. }
  1512. static inline
  1513. uint32_t hal_rx_tlv_mpdu_fcs_err_get_be(void *hw_desc_addr)
  1514. {
  1515. struct rx_pkt_tlvs *rx_pkt_tlvs =
  1516. (struct rx_pkt_tlvs *)hw_desc_addr;
  1517. return HAL_RX_TLV_MPDU_FCS_ERR_GET(rx_pkt_tlvs);
  1518. }
  1519. /**
  1520. * hal_rx_get_rx_more_frag_bit(): Function to retrieve more fragment bit
  1521. *
  1522. * @nbuf: Network buffer
  1523. * Returns: rx more fragment bit
  1524. */
  1525. static inline
  1526. uint8_t hal_rx_get_rx_more_frag_bit(uint8_t *buf)
  1527. {
  1528. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1529. uint16_t frame_ctrl = 0;
  1530. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(pkt_tlvs) >>
  1531. DOT11_FC1_MORE_FRAG_OFFSET;
  1532. /* more fragment bit if at offset bit 4 */
  1533. return frame_ctrl;
  1534. }
  1535. /*
  1536. * hal_rx_msdu_is_wlan_mcast_generic_be(): Check if the buffer is for multicast
  1537. * address
  1538. * @nbuf: Network buffer
  1539. *
  1540. * Returns: flag to indicate whether the nbuf has MC/BC address
  1541. */
  1542. static inline uint32_t hal_rx_msdu_is_wlan_mcast_generic_be(qdf_nbuf_t nbuf)
  1543. {
  1544. uint8_t *buf = qdf_nbuf_data(nbuf);
  1545. return HAL_RX_TLV_IS_MCAST_GET(buf);;
  1546. }
  1547. /**
  1548. * hal_rx_msdu_start_msdu_len_set_be(): API to set the MSDU length
  1549. * from rx_msdu_start TLV
  1550. *
  1551. * @buf: pointer to the start of RX PKT TLV headers
  1552. * @len: msdu length
  1553. *
  1554. * Return: none
  1555. */
  1556. static inline void
  1557. hal_rx_msdu_start_msdu_len_set_be(uint8_t *buf, uint32_t len)
  1558. {
  1559. HAL_RX_TLV_MSDU_LEN_GET(buf) = len;
  1560. }
  1561. /**
  1562. * hal_rx_mpdu_start_mpdu_qos_control_valid_get_be():
  1563. * Retrieve qos control valid bit from the tlv.
  1564. * @buf: pointer to rx pkt TLV.
  1565. *
  1566. * Return: qos control value.
  1567. */
  1568. static inline uint32_t
  1569. hal_rx_mpdu_start_mpdu_qos_control_valid_get_be(uint8_t *buf)
  1570. {
  1571. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1572. return HAL_RX_MPDU_INFO_QOS_CONTROL_VALID_GET(pkt_tlvs);
  1573. }
  1574. /**
  1575. * hal_rx_msdu_end_sa_sw_peer_id_get_be(): API to get the
  1576. * sa_sw_peer_id from rx_msdu_end TLV
  1577. * @buf: pointer to the start of RX PKT TLV headers
  1578. *
  1579. * Return: sa_sw_peer_id index
  1580. */
  1581. static inline uint32_t
  1582. hal_rx_msdu_end_sa_sw_peer_id_get_be(uint8_t *buf)
  1583. {
  1584. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1585. hal_rx_msdu_end_t *msdu_end = &pkt_tlvs->msdu_end_tlv.rx_msdu_end;
  1586. return HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(msdu_end);
  1587. }
  1588. #endif /* _HAL_BE_RX_TLV_H_ */