cam_mem_mgr.c 34 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2020, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/module.h>
  6. #include <linux/types.h>
  7. #include <linux/mutex.h>
  8. #include <linux/slab.h>
  9. #include <linux/dma-buf.h>
  10. #include <linux/version.h>
  11. #include <linux/debugfs.h>
  12. #include "cam_compat.h"
  13. #include "cam_req_mgr_util.h"
  14. #include "cam_mem_mgr.h"
  15. #include "cam_smmu_api.h"
  16. #include "cam_debug_util.h"
  17. #include "cam_trace.h"
  18. #include "cam_common_util.h"
  19. static struct cam_mem_table tbl;
  20. static atomic_t cam_mem_mgr_state = ATOMIC_INIT(CAM_MEM_MGR_UNINITIALIZED);
  21. static void cam_mem_mgr_print_tbl(void)
  22. {
  23. int i;
  24. uint64_t ms, tmp, hrs, min, sec;
  25. struct timespec64 *ts = NULL;
  26. struct timespec64 current_ts;
  27. ktime_get_real_ts64(&(current_ts));
  28. tmp = current_ts.tv_sec;
  29. ms = (current_ts.tv_nsec) / 1000000;
  30. sec = do_div(tmp, 60);
  31. min = do_div(tmp, 60);
  32. hrs = do_div(tmp, 24);
  33. CAM_INFO(CAM_MEM, "***%llu:%llu:%llu:%llu Mem mgr table dump***",
  34. hrs, min, sec, ms);
  35. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  36. if (tbl.bufq[i].active) {
  37. ts = &tbl.bufq[i].timestamp;
  38. tmp = ts->tv_sec;
  39. ms = (ts->tv_nsec) / 1000000;
  40. sec = do_div(tmp, 60);
  41. min = do_div(tmp, 60);
  42. hrs = do_div(tmp, 24);
  43. CAM_INFO(CAM_MEM,
  44. "%llu:%llu:%llu:%llu idx %d fd %d size %llu",
  45. hrs, min, sec, ms, i, tbl.bufq[i].fd,
  46. tbl.bufq[i].len);
  47. }
  48. }
  49. }
  50. static int cam_mem_util_get_dma_dir(uint32_t flags)
  51. {
  52. int rc = -EINVAL;
  53. if (flags & CAM_MEM_FLAG_HW_READ_ONLY)
  54. rc = DMA_TO_DEVICE;
  55. else if (flags & CAM_MEM_FLAG_HW_WRITE_ONLY)
  56. rc = DMA_FROM_DEVICE;
  57. else if (flags & CAM_MEM_FLAG_HW_READ_WRITE)
  58. rc = DMA_BIDIRECTIONAL;
  59. else if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  60. rc = DMA_BIDIRECTIONAL;
  61. return rc;
  62. }
  63. static int cam_mem_util_map_cpu_va(struct dma_buf *dmabuf,
  64. uintptr_t *vaddr,
  65. size_t *len)
  66. {
  67. int i, j, rc;
  68. void *addr;
  69. /*
  70. * dma_buf_begin_cpu_access() and dma_buf_end_cpu_access()
  71. * need to be called in pair to avoid stability issue.
  72. */
  73. rc = dma_buf_begin_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  74. if (rc) {
  75. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  76. return rc;
  77. }
  78. /*
  79. * Code could be simplified if ION support of dma_buf_vmap is
  80. * available. This workaround takes the avandaage that ion_alloc
  81. * returns a virtually contiguous memory region, so we just need
  82. * to _kmap each individual page and then only use the virtual
  83. * address returned from the first call to _kmap.
  84. */
  85. for (i = 0; i < PAGE_ALIGN(dmabuf->size) / PAGE_SIZE; i++) {
  86. addr = dma_buf_kmap(dmabuf, i);
  87. if (IS_ERR_OR_NULL(addr)) {
  88. CAM_ERR(CAM_MEM, "kernel map fail");
  89. for (j = 0; j < i; j++)
  90. dma_buf_kunmap(dmabuf,
  91. j,
  92. (void *)(*vaddr + (j * PAGE_SIZE)));
  93. *vaddr = 0;
  94. *len = 0;
  95. rc = -ENOSPC;
  96. goto fail;
  97. }
  98. if (i == 0)
  99. *vaddr = (uint64_t)addr;
  100. }
  101. *len = dmabuf->size;
  102. return 0;
  103. fail:
  104. dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  105. return rc;
  106. }
  107. static int cam_mem_util_unmap_cpu_va(struct dma_buf *dmabuf,
  108. uint64_t vaddr)
  109. {
  110. int i, rc = 0, page_num;
  111. if (!dmabuf || !vaddr) {
  112. CAM_ERR(CAM_MEM, "Invalid input args %pK %llX", dmabuf, vaddr);
  113. return -EINVAL;
  114. }
  115. page_num = PAGE_ALIGN(dmabuf->size) / PAGE_SIZE;
  116. for (i = 0; i < page_num; i++) {
  117. dma_buf_kunmap(dmabuf, i,
  118. (void *)(vaddr + (i * PAGE_SIZE)));
  119. }
  120. /*
  121. * dma_buf_begin_cpu_access() and
  122. * dma_buf_end_cpu_access() need to be called in pair
  123. * to avoid stability issue.
  124. */
  125. rc = dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  126. if (rc) {
  127. CAM_ERR(CAM_MEM, "Failed in end cpu access, dmabuf=%pK",
  128. dmabuf);
  129. return rc;
  130. }
  131. return rc;
  132. }
  133. static int cam_mem_mgr_create_debug_fs(void)
  134. {
  135. tbl.dentry = debugfs_create_dir("camera_memmgr", NULL);
  136. if (!tbl.dentry) {
  137. CAM_ERR(CAM_MEM, "failed to create dentry");
  138. return -ENOMEM;
  139. }
  140. if (!debugfs_create_bool("alloc_profile_enable",
  141. 0644,
  142. tbl.dentry,
  143. &tbl.alloc_profile_enable)) {
  144. CAM_ERR(CAM_MEM,
  145. "failed to create alloc_profile_enable");
  146. goto err;
  147. }
  148. return 0;
  149. err:
  150. debugfs_remove_recursive(tbl.dentry);
  151. return -ENOMEM;
  152. }
  153. int cam_mem_mgr_init(void)
  154. {
  155. int i;
  156. int bitmap_size;
  157. memset(tbl.bufq, 0, sizeof(tbl.bufq));
  158. bitmap_size = BITS_TO_LONGS(CAM_MEM_BUFQ_MAX) * sizeof(long);
  159. tbl.bitmap = kzalloc(bitmap_size, GFP_KERNEL);
  160. if (!tbl.bitmap)
  161. return -ENOMEM;
  162. tbl.bits = bitmap_size * BITS_PER_BYTE;
  163. bitmap_zero(tbl.bitmap, tbl.bits);
  164. /* We need to reserve slot 0 because 0 is invalid */
  165. set_bit(0, tbl.bitmap);
  166. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  167. tbl.bufq[i].fd = -1;
  168. tbl.bufq[i].buf_handle = -1;
  169. }
  170. mutex_init(&tbl.m_lock);
  171. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_INITIALIZED);
  172. cam_mem_mgr_create_debug_fs();
  173. return 0;
  174. }
  175. static int32_t cam_mem_get_slot(void)
  176. {
  177. int32_t idx;
  178. mutex_lock(&tbl.m_lock);
  179. idx = find_first_zero_bit(tbl.bitmap, tbl.bits);
  180. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  181. mutex_unlock(&tbl.m_lock);
  182. return -ENOMEM;
  183. }
  184. set_bit(idx, tbl.bitmap);
  185. tbl.bufq[idx].active = true;
  186. ktime_get_real_ts64(&(tbl.bufq[idx].timestamp));
  187. mutex_init(&tbl.bufq[idx].q_lock);
  188. mutex_unlock(&tbl.m_lock);
  189. return idx;
  190. }
  191. static void cam_mem_put_slot(int32_t idx)
  192. {
  193. mutex_lock(&tbl.m_lock);
  194. mutex_lock(&tbl.bufq[idx].q_lock);
  195. tbl.bufq[idx].active = false;
  196. tbl.bufq[idx].is_internal = false;
  197. memset(&tbl.bufq[idx].timestamp, 0, sizeof(struct timespec64));
  198. mutex_unlock(&tbl.bufq[idx].q_lock);
  199. mutex_destroy(&tbl.bufq[idx].q_lock);
  200. clear_bit(idx, tbl.bitmap);
  201. mutex_unlock(&tbl.m_lock);
  202. }
  203. int cam_mem_get_io_buf(int32_t buf_handle, int32_t mmu_handle,
  204. dma_addr_t *iova_ptr, size_t *len_ptr)
  205. {
  206. int rc = 0, idx;
  207. *len_ptr = 0;
  208. if (!atomic_read(&cam_mem_mgr_state)) {
  209. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  210. return -EINVAL;
  211. }
  212. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  213. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  214. return -ENOENT;
  215. if (!tbl.bufq[idx].active)
  216. return -EAGAIN;
  217. mutex_lock(&tbl.bufq[idx].q_lock);
  218. if (buf_handle != tbl.bufq[idx].buf_handle) {
  219. rc = -EINVAL;
  220. goto handle_mismatch;
  221. }
  222. if (CAM_MEM_MGR_IS_SECURE_HDL(buf_handle))
  223. rc = cam_smmu_get_stage2_iova(mmu_handle,
  224. tbl.bufq[idx].fd,
  225. iova_ptr,
  226. len_ptr);
  227. else
  228. rc = cam_smmu_get_iova(mmu_handle,
  229. tbl.bufq[idx].fd,
  230. iova_ptr,
  231. len_ptr);
  232. if (rc) {
  233. CAM_ERR(CAM_MEM,
  234. "fail to map buf_hdl:0x%x, mmu_hdl: 0x%x for fd:%d",
  235. buf_handle, mmu_handle, tbl.bufq[idx].fd);
  236. goto handle_mismatch;
  237. }
  238. CAM_DBG(CAM_MEM,
  239. "handle:0x%x fd:%d iova_ptr:%pK len_ptr:%llu",
  240. mmu_handle, tbl.bufq[idx].fd, iova_ptr, *len_ptr);
  241. handle_mismatch:
  242. mutex_unlock(&tbl.bufq[idx].q_lock);
  243. return rc;
  244. }
  245. EXPORT_SYMBOL(cam_mem_get_io_buf);
  246. int cam_mem_get_cpu_buf(int32_t buf_handle, uintptr_t *vaddr_ptr, size_t *len)
  247. {
  248. int idx;
  249. if (!atomic_read(&cam_mem_mgr_state)) {
  250. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  251. return -EINVAL;
  252. }
  253. if (!atomic_read(&cam_mem_mgr_state)) {
  254. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  255. return -EINVAL;
  256. }
  257. if (!buf_handle || !vaddr_ptr || !len)
  258. return -EINVAL;
  259. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  260. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  261. return -EINVAL;
  262. if (!tbl.bufq[idx].active)
  263. return -EPERM;
  264. if (buf_handle != tbl.bufq[idx].buf_handle)
  265. return -EINVAL;
  266. if (!(tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS))
  267. return -EINVAL;
  268. if (tbl.bufq[idx].kmdvaddr) {
  269. *vaddr_ptr = tbl.bufq[idx].kmdvaddr;
  270. *len = tbl.bufq[idx].len;
  271. } else {
  272. CAM_ERR(CAM_MEM, "No KMD access was requested for 0x%x handle",
  273. buf_handle);
  274. return -EINVAL;
  275. }
  276. return 0;
  277. }
  278. EXPORT_SYMBOL(cam_mem_get_cpu_buf);
  279. int cam_mem_mgr_cache_ops(struct cam_mem_cache_ops_cmd *cmd)
  280. {
  281. int rc = 0, idx;
  282. uint32_t cache_dir;
  283. unsigned long dmabuf_flag = 0;
  284. if (!atomic_read(&cam_mem_mgr_state)) {
  285. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  286. return -EINVAL;
  287. }
  288. if (!cmd)
  289. return -EINVAL;
  290. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  291. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  292. return -EINVAL;
  293. mutex_lock(&tbl.bufq[idx].q_lock);
  294. if (!tbl.bufq[idx].active) {
  295. rc = -EINVAL;
  296. goto end;
  297. }
  298. if (cmd->buf_handle != tbl.bufq[idx].buf_handle) {
  299. rc = -EINVAL;
  300. goto end;
  301. }
  302. rc = dma_buf_get_flags(tbl.bufq[idx].dma_buf, &dmabuf_flag);
  303. if (rc) {
  304. CAM_ERR(CAM_MEM, "cache get flags failed %d", rc);
  305. goto end;
  306. }
  307. if (dmabuf_flag & ION_FLAG_CACHED) {
  308. switch (cmd->mem_cache_ops) {
  309. case CAM_MEM_CLEAN_CACHE:
  310. cache_dir = DMA_TO_DEVICE;
  311. break;
  312. case CAM_MEM_INV_CACHE:
  313. cache_dir = DMA_FROM_DEVICE;
  314. break;
  315. case CAM_MEM_CLEAN_INV_CACHE:
  316. cache_dir = DMA_BIDIRECTIONAL;
  317. break;
  318. default:
  319. CAM_ERR(CAM_MEM,
  320. "invalid cache ops :%d", cmd->mem_cache_ops);
  321. rc = -EINVAL;
  322. goto end;
  323. }
  324. } else {
  325. CAM_DBG(CAM_MEM, "BUF is not cached");
  326. goto end;
  327. }
  328. rc = dma_buf_begin_cpu_access(tbl.bufq[idx].dma_buf,
  329. (cmd->mem_cache_ops == CAM_MEM_CLEAN_INV_CACHE) ?
  330. DMA_BIDIRECTIONAL : DMA_TO_DEVICE);
  331. if (rc) {
  332. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  333. goto end;
  334. }
  335. rc = dma_buf_end_cpu_access(tbl.bufq[idx].dma_buf,
  336. cache_dir);
  337. if (rc) {
  338. CAM_ERR(CAM_MEM, "dma end access failed rc=%d", rc);
  339. goto end;
  340. }
  341. end:
  342. mutex_unlock(&tbl.bufq[idx].q_lock);
  343. return rc;
  344. }
  345. EXPORT_SYMBOL(cam_mem_mgr_cache_ops);
  346. static int cam_mem_util_get_dma_buf(size_t len,
  347. unsigned int heap_id_mask,
  348. unsigned int flags,
  349. struct dma_buf **buf)
  350. {
  351. int rc = 0;
  352. if (!buf) {
  353. CAM_ERR(CAM_MEM, "Invalid params");
  354. return -EINVAL;
  355. }
  356. *buf = ion_alloc(len, heap_id_mask, flags);
  357. if (IS_ERR_OR_NULL(*buf))
  358. return -ENOMEM;
  359. return rc;
  360. }
  361. static int cam_mem_util_get_dma_buf_fd(size_t len,
  362. size_t align,
  363. unsigned int heap_id_mask,
  364. unsigned int flags,
  365. struct dma_buf **buf,
  366. int *fd)
  367. {
  368. struct dma_buf *dmabuf = NULL;
  369. int rc = 0;
  370. struct timespec64 ts1, ts2;
  371. long microsec = 0;
  372. if (!buf || !fd) {
  373. CAM_ERR(CAM_MEM, "Invalid params, buf=%pK, fd=%pK", buf, fd);
  374. return -EINVAL;
  375. }
  376. if (tbl.alloc_profile_enable)
  377. CAM_GET_TIMESTAMP(ts1);
  378. *buf = ion_alloc(len, heap_id_mask, flags);
  379. if (IS_ERR_OR_NULL(*buf))
  380. return -ENOMEM;
  381. *fd = dma_buf_fd(*buf, O_CLOEXEC);
  382. if (*fd < 0) {
  383. CAM_ERR(CAM_MEM, "get fd fail, *fd=%d", *fd);
  384. rc = -EINVAL;
  385. goto get_fd_fail;
  386. }
  387. /*
  388. * increment the ref count so that ref count becomes 2 here
  389. * when we close fd, refcount becomes 1 and when we do
  390. * dmap_put_buf, ref count becomes 0 and memory will be freed.
  391. */
  392. dmabuf = dma_buf_get(*fd);
  393. if (IS_ERR_OR_NULL(dmabuf)) {
  394. CAM_ERR(CAM_MEM, "dma_buf_get failed, *fd=%d", *fd);
  395. rc = -EINVAL;
  396. }
  397. if (tbl.alloc_profile_enable) {
  398. CAM_GET_TIMESTAMP(ts2);
  399. CAM_GET_TIMESTAMP_DIFF_IN_MICRO(ts1, ts2, microsec);
  400. trace_cam_log_event("IONAllocProfile", "size and time in micro",
  401. len, microsec);
  402. }
  403. return rc;
  404. get_fd_fail:
  405. dma_buf_put(*buf);
  406. return rc;
  407. }
  408. static int cam_mem_util_ion_alloc(struct cam_mem_mgr_alloc_cmd *cmd,
  409. struct dma_buf **dmabuf,
  410. int *fd)
  411. {
  412. uint32_t heap_id;
  413. uint32_t ion_flag = 0;
  414. int rc;
  415. if ((cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE) &&
  416. (cmd->flags & CAM_MEM_FLAG_CDSP_OUTPUT)) {
  417. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  418. ion_flag |=
  419. ION_FLAG_SECURE | ION_FLAG_CP_CAMERA | ION_FLAG_CP_CDSP;
  420. } else if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  421. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  422. ion_flag |= ION_FLAG_SECURE | ION_FLAG_CP_CAMERA;
  423. } else {
  424. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  425. ION_HEAP(ION_CAMERA_HEAP_ID);
  426. }
  427. if (cmd->flags & CAM_MEM_FLAG_CACHE)
  428. ion_flag |= ION_FLAG_CACHED;
  429. else
  430. ion_flag &= ~ION_FLAG_CACHED;
  431. rc = cam_mem_util_get_dma_buf_fd(cmd->len,
  432. cmd->align,
  433. heap_id,
  434. ion_flag,
  435. dmabuf,
  436. fd);
  437. return rc;
  438. }
  439. static int cam_mem_util_check_alloc_flags(struct cam_mem_mgr_alloc_cmd *cmd)
  440. {
  441. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  442. CAM_ERR(CAM_MEM, "Num of mmu hdl exceeded maximum(%d)",
  443. CAM_MEM_MMU_MAX_HANDLE);
  444. return -EINVAL;
  445. }
  446. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  447. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  448. CAM_ERR(CAM_MEM, "Kernel mapping in secure mode not allowed");
  449. return -EINVAL;
  450. }
  451. return 0;
  452. }
  453. static int cam_mem_util_check_map_flags(struct cam_mem_mgr_map_cmd *cmd)
  454. {
  455. if (!cmd->flags) {
  456. CAM_ERR(CAM_MEM, "Invalid flags");
  457. return -EINVAL;
  458. }
  459. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  460. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  461. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  462. return -EINVAL;
  463. }
  464. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  465. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  466. CAM_ERR(CAM_MEM,
  467. "Kernel mapping in secure mode not allowed, flags=0x%x",
  468. cmd->flags);
  469. return -EINVAL;
  470. }
  471. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  472. CAM_ERR(CAM_MEM,
  473. "Shared memory buffers are not allowed to be mapped");
  474. return -EINVAL;
  475. }
  476. return 0;
  477. }
  478. static int cam_mem_util_map_hw_va(uint32_t flags,
  479. int32_t *mmu_hdls,
  480. int32_t num_hdls,
  481. int fd,
  482. dma_addr_t *hw_vaddr,
  483. size_t *len,
  484. enum cam_smmu_region_id region,
  485. bool is_internal)
  486. {
  487. int i;
  488. int rc = -1;
  489. int dir = cam_mem_util_get_dma_dir(flags);
  490. bool dis_delayed_unmap = false;
  491. if (dir < 0) {
  492. CAM_ERR(CAM_MEM, "fail to map DMA direction, dir=%d", dir);
  493. return dir;
  494. }
  495. if (flags & CAM_MEM_FLAG_DISABLE_DELAYED_UNMAP)
  496. dis_delayed_unmap = true;
  497. CAM_DBG(CAM_MEM,
  498. "map_hw_va : fd = %d, flags = 0x%x, dir=%d, num_hdls=%d",
  499. fd, flags, dir, num_hdls);
  500. if (flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  501. for (i = 0; i < num_hdls; i++) {
  502. rc = cam_smmu_map_stage2_iova(mmu_hdls[i],
  503. fd,
  504. dir,
  505. hw_vaddr,
  506. len);
  507. if (rc < 0) {
  508. CAM_ERR(CAM_MEM,
  509. "Failed to securely map to smmu, i=%d, fd=%d, dir=%d, mmu_hdl=%d, rc=%d",
  510. i, fd, dir, mmu_hdls[i], rc);
  511. goto multi_map_fail;
  512. }
  513. }
  514. } else {
  515. for (i = 0; i < num_hdls; i++) {
  516. rc = cam_smmu_map_user_iova(mmu_hdls[i],
  517. fd,
  518. dis_delayed_unmap,
  519. dir,
  520. (dma_addr_t *)hw_vaddr,
  521. len,
  522. region,
  523. is_internal);
  524. if (rc < 0) {
  525. CAM_ERR(CAM_MEM,
  526. "Failed to map to smmu, i=%d, fd=%d, dir=%d, mmu_hdl=%d, region=%d, rc=%d",
  527. i, fd, dir, mmu_hdls[i], region, rc);
  528. goto multi_map_fail;
  529. }
  530. }
  531. }
  532. return rc;
  533. multi_map_fail:
  534. if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  535. for (--i; i > 0; i--)
  536. cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd);
  537. else
  538. for (--i; i > 0; i--)
  539. cam_smmu_unmap_user_iova(mmu_hdls[i],
  540. fd,
  541. CAM_SMMU_REGION_IO);
  542. return rc;
  543. }
  544. int cam_mem_mgr_alloc_and_map(struct cam_mem_mgr_alloc_cmd *cmd)
  545. {
  546. int rc;
  547. int32_t idx;
  548. struct dma_buf *dmabuf = NULL;
  549. int fd = -1;
  550. dma_addr_t hw_vaddr = 0;
  551. size_t len;
  552. uintptr_t kvaddr = 0;
  553. size_t klen;
  554. if (!atomic_read(&cam_mem_mgr_state)) {
  555. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  556. return -EINVAL;
  557. }
  558. if (!cmd) {
  559. CAM_ERR(CAM_MEM, " Invalid argument");
  560. return -EINVAL;
  561. }
  562. len = cmd->len;
  563. rc = cam_mem_util_check_alloc_flags(cmd);
  564. if (rc) {
  565. CAM_ERR(CAM_MEM, "Invalid flags: flags = 0x%X, rc=%d",
  566. cmd->flags, rc);
  567. return rc;
  568. }
  569. rc = cam_mem_util_ion_alloc(cmd,
  570. &dmabuf,
  571. &fd);
  572. if (rc) {
  573. CAM_ERR(CAM_MEM,
  574. "Ion Alloc failed, len=%llu, align=%llu, flags=0x%x, num_hdl=%d",
  575. cmd->len, cmd->align, cmd->flags, cmd->num_hdl);
  576. cam_mem_mgr_print_tbl();
  577. return rc;
  578. }
  579. idx = cam_mem_get_slot();
  580. if (idx < 0) {
  581. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d", idx);
  582. rc = -ENOMEM;
  583. goto slot_fail;
  584. }
  585. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  586. (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  587. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  588. enum cam_smmu_region_id region;
  589. if (cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  590. region = CAM_SMMU_REGION_IO;
  591. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)
  592. region = CAM_SMMU_REGION_SHARED;
  593. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  594. region = CAM_SMMU_REGION_SECHEAP;
  595. rc = cam_mem_util_map_hw_va(cmd->flags,
  596. cmd->mmu_hdls,
  597. cmd->num_hdl,
  598. fd,
  599. &hw_vaddr,
  600. &len,
  601. region,
  602. true);
  603. if (rc) {
  604. CAM_ERR(CAM_MEM,
  605. "Failed in map_hw_va len=%llu, flags=0x%x, fd=%d, region=%d, num_hdl=%d, rc=%d",
  606. len, cmd->flags,
  607. fd, region, cmd->num_hdl, rc);
  608. if (rc == -EALREADY) {
  609. if ((size_t)dmabuf->size != len)
  610. rc = -EBADR;
  611. cam_mem_mgr_print_tbl();
  612. }
  613. goto map_hw_fail;
  614. }
  615. }
  616. mutex_lock(&tbl.bufq[idx].q_lock);
  617. tbl.bufq[idx].fd = fd;
  618. tbl.bufq[idx].dma_buf = NULL;
  619. tbl.bufq[idx].flags = cmd->flags;
  620. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, fd);
  621. tbl.bufq[idx].is_internal = true;
  622. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  623. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  624. if (cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  625. rc = cam_mem_util_map_cpu_va(dmabuf, &kvaddr, &klen);
  626. if (rc) {
  627. CAM_ERR(CAM_MEM, "dmabuf: %pK mapping failed: %d",
  628. dmabuf, rc);
  629. goto map_kernel_fail;
  630. }
  631. }
  632. tbl.bufq[idx].kmdvaddr = kvaddr;
  633. tbl.bufq[idx].vaddr = hw_vaddr;
  634. tbl.bufq[idx].dma_buf = dmabuf;
  635. tbl.bufq[idx].len = cmd->len;
  636. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  637. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  638. sizeof(int32_t) * cmd->num_hdl);
  639. tbl.bufq[idx].is_imported = false;
  640. mutex_unlock(&tbl.bufq[idx].q_lock);
  641. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  642. cmd->out.fd = tbl.bufq[idx].fd;
  643. cmd->out.vaddr = 0;
  644. CAM_DBG(CAM_MEM,
  645. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu",
  646. cmd->out.fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  647. tbl.bufq[idx].len);
  648. return rc;
  649. map_kernel_fail:
  650. mutex_unlock(&tbl.bufq[idx].q_lock);
  651. map_hw_fail:
  652. cam_mem_put_slot(idx);
  653. slot_fail:
  654. dma_buf_put(dmabuf);
  655. return rc;
  656. }
  657. static bool cam_mem_util_is_map_internal(int32_t fd)
  658. {
  659. uint32_t i;
  660. bool is_internal = false;
  661. mutex_lock(&tbl.m_lock);
  662. for_each_set_bit(i, tbl.bitmap, tbl.bits) {
  663. if (tbl.bufq[i].fd == fd) {
  664. is_internal = tbl.bufq[i].is_internal;
  665. break;
  666. }
  667. }
  668. mutex_unlock(&tbl.m_lock);
  669. return is_internal;
  670. }
  671. int cam_mem_mgr_map(struct cam_mem_mgr_map_cmd *cmd)
  672. {
  673. int32_t idx;
  674. int rc;
  675. struct dma_buf *dmabuf;
  676. dma_addr_t hw_vaddr = 0;
  677. size_t len = 0;
  678. bool is_internal = false;
  679. if (!atomic_read(&cam_mem_mgr_state)) {
  680. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  681. return -EINVAL;
  682. }
  683. if (!cmd || (cmd->fd < 0)) {
  684. CAM_ERR(CAM_MEM, "Invalid argument");
  685. return -EINVAL;
  686. }
  687. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  688. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  689. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  690. return -EINVAL;
  691. }
  692. rc = cam_mem_util_check_map_flags(cmd);
  693. if (rc) {
  694. CAM_ERR(CAM_MEM, "Invalid flags: flags = %X", cmd->flags);
  695. return rc;
  696. }
  697. dmabuf = dma_buf_get(cmd->fd);
  698. if (IS_ERR_OR_NULL((void *)(dmabuf))) {
  699. CAM_ERR(CAM_MEM, "Failed to import dma_buf fd");
  700. return -EINVAL;
  701. }
  702. is_internal = cam_mem_util_is_map_internal(cmd->fd);
  703. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  704. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  705. rc = cam_mem_util_map_hw_va(cmd->flags,
  706. cmd->mmu_hdls,
  707. cmd->num_hdl,
  708. cmd->fd,
  709. &hw_vaddr,
  710. &len,
  711. CAM_SMMU_REGION_IO,
  712. is_internal);
  713. if (rc) {
  714. CAM_ERR(CAM_MEM,
  715. "Failed in map_hw_va, flags=0x%x, fd=%d, len=%llu, region=%d, num_hdl=%d, rc=%d",
  716. cmd->flags, cmd->fd, len,
  717. CAM_SMMU_REGION_IO, cmd->num_hdl, rc);
  718. if (rc == -EALREADY) {
  719. if ((size_t)dmabuf->size != len) {
  720. rc = -EBADR;
  721. cam_mem_mgr_print_tbl();
  722. }
  723. }
  724. goto map_fail;
  725. }
  726. }
  727. idx = cam_mem_get_slot();
  728. if (idx < 0) {
  729. rc = -ENOMEM;
  730. goto map_fail;
  731. }
  732. mutex_lock(&tbl.bufq[idx].q_lock);
  733. tbl.bufq[idx].fd = cmd->fd;
  734. tbl.bufq[idx].dma_buf = NULL;
  735. tbl.bufq[idx].flags = cmd->flags;
  736. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, cmd->fd);
  737. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  738. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  739. tbl.bufq[idx].kmdvaddr = 0;
  740. if (cmd->num_hdl > 0)
  741. tbl.bufq[idx].vaddr = hw_vaddr;
  742. else
  743. tbl.bufq[idx].vaddr = 0;
  744. tbl.bufq[idx].dma_buf = dmabuf;
  745. tbl.bufq[idx].len = len;
  746. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  747. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  748. sizeof(int32_t) * cmd->num_hdl);
  749. tbl.bufq[idx].is_imported = true;
  750. tbl.bufq[idx].is_internal = is_internal;
  751. mutex_unlock(&tbl.bufq[idx].q_lock);
  752. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  753. cmd->out.vaddr = 0;
  754. cmd->out.size = (uint32_t)len;
  755. CAM_DBG(CAM_MEM,
  756. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu",
  757. cmd->fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  758. tbl.bufq[idx].len);
  759. return rc;
  760. map_fail:
  761. dma_buf_put(dmabuf);
  762. return rc;
  763. }
  764. static int cam_mem_util_unmap_hw_va(int32_t idx,
  765. enum cam_smmu_region_id region,
  766. enum cam_smmu_mapping_client client)
  767. {
  768. int i;
  769. uint32_t flags;
  770. int32_t *mmu_hdls;
  771. int num_hdls;
  772. int fd;
  773. int rc = 0;
  774. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  775. CAM_ERR(CAM_MEM, "Incorrect index");
  776. return -EINVAL;
  777. }
  778. flags = tbl.bufq[idx].flags;
  779. mmu_hdls = tbl.bufq[idx].hdls;
  780. num_hdls = tbl.bufq[idx].num_hdl;
  781. fd = tbl.bufq[idx].fd;
  782. CAM_DBG(CAM_MEM,
  783. "unmap_hw_va : idx=%d, fd=%x, flags=0x%x, num_hdls=%d, client=%d",
  784. idx, fd, flags, num_hdls, client);
  785. if (flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  786. for (i = 0; i < num_hdls; i++) {
  787. rc = cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd);
  788. if (rc < 0) {
  789. CAM_ERR(CAM_MEM,
  790. "Failed in secure unmap, i=%d, fd=%d, mmu_hdl=%d, rc=%d",
  791. i, fd, mmu_hdls[i], rc);
  792. goto unmap_end;
  793. }
  794. }
  795. } else {
  796. for (i = 0; i < num_hdls; i++) {
  797. if (client == CAM_SMMU_MAPPING_USER) {
  798. rc = cam_smmu_unmap_user_iova(mmu_hdls[i],
  799. fd, region);
  800. } else if (client == CAM_SMMU_MAPPING_KERNEL) {
  801. rc = cam_smmu_unmap_kernel_iova(mmu_hdls[i],
  802. tbl.bufq[idx].dma_buf, region);
  803. } else {
  804. CAM_ERR(CAM_MEM,
  805. "invalid caller for unmapping : %d",
  806. client);
  807. rc = -EINVAL;
  808. }
  809. if (rc < 0) {
  810. CAM_ERR(CAM_MEM,
  811. "Failed in unmap, i=%d, fd=%d, mmu_hdl=%d, region=%d, rc=%d",
  812. i, fd, mmu_hdls[i], region, rc);
  813. goto unmap_end;
  814. }
  815. }
  816. }
  817. return rc;
  818. unmap_end:
  819. CAM_ERR(CAM_MEM, "unmapping failed");
  820. return rc;
  821. }
  822. static void cam_mem_mgr_unmap_active_buf(int idx)
  823. {
  824. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  825. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)
  826. region = CAM_SMMU_REGION_SHARED;
  827. else if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  828. region = CAM_SMMU_REGION_IO;
  829. cam_mem_util_unmap_hw_va(idx, region, CAM_SMMU_MAPPING_USER);
  830. }
  831. static int cam_mem_mgr_cleanup_table(void)
  832. {
  833. int i;
  834. mutex_lock(&tbl.m_lock);
  835. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  836. if (!tbl.bufq[i].active) {
  837. CAM_DBG(CAM_MEM,
  838. "Buffer inactive at idx=%d, continuing", i);
  839. continue;
  840. } else {
  841. CAM_DBG(CAM_MEM,
  842. "Active buffer at idx=%d, possible leak needs unmapping",
  843. i);
  844. cam_mem_mgr_unmap_active_buf(i);
  845. }
  846. mutex_lock(&tbl.bufq[i].q_lock);
  847. if (tbl.bufq[i].dma_buf) {
  848. dma_buf_put(tbl.bufq[i].dma_buf);
  849. tbl.bufq[i].dma_buf = NULL;
  850. }
  851. tbl.bufq[i].fd = -1;
  852. tbl.bufq[i].flags = 0;
  853. tbl.bufq[i].buf_handle = -1;
  854. tbl.bufq[i].vaddr = 0;
  855. tbl.bufq[i].len = 0;
  856. memset(tbl.bufq[i].hdls, 0,
  857. sizeof(int32_t) * tbl.bufq[i].num_hdl);
  858. tbl.bufq[i].num_hdl = 0;
  859. tbl.bufq[i].dma_buf = NULL;
  860. tbl.bufq[i].active = false;
  861. tbl.bufq[i].is_internal = false;
  862. mutex_unlock(&tbl.bufq[i].q_lock);
  863. mutex_destroy(&tbl.bufq[i].q_lock);
  864. }
  865. bitmap_zero(tbl.bitmap, tbl.bits);
  866. /* We need to reserve slot 0 because 0 is invalid */
  867. set_bit(0, tbl.bitmap);
  868. mutex_unlock(&tbl.m_lock);
  869. return 0;
  870. }
  871. void cam_mem_mgr_deinit(void)
  872. {
  873. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_UNINITIALIZED);
  874. cam_mem_mgr_cleanup_table();
  875. debugfs_remove_recursive(tbl.dentry);
  876. mutex_lock(&tbl.m_lock);
  877. bitmap_zero(tbl.bitmap, tbl.bits);
  878. kfree(tbl.bitmap);
  879. tbl.bitmap = NULL;
  880. mutex_unlock(&tbl.m_lock);
  881. mutex_destroy(&tbl.m_lock);
  882. }
  883. static int cam_mem_util_unmap(int32_t idx,
  884. enum cam_smmu_mapping_client client)
  885. {
  886. int rc = 0;
  887. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  888. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  889. CAM_ERR(CAM_MEM, "Incorrect index");
  890. return -EINVAL;
  891. }
  892. CAM_DBG(CAM_MEM, "Flags = %X idx %d", tbl.bufq[idx].flags, idx);
  893. mutex_lock(&tbl.m_lock);
  894. if ((!tbl.bufq[idx].active) &&
  895. (tbl.bufq[idx].vaddr) == 0) {
  896. CAM_WARN(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  897. idx);
  898. mutex_unlock(&tbl.m_lock);
  899. return 0;
  900. }
  901. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS) {
  902. if (tbl.bufq[idx].dma_buf && tbl.bufq[idx].kmdvaddr) {
  903. rc = cam_mem_util_unmap_cpu_va(tbl.bufq[idx].dma_buf,
  904. tbl.bufq[idx].kmdvaddr);
  905. if (rc)
  906. CAM_ERR(CAM_MEM,
  907. "Failed, dmabuf=%pK, kmdvaddr=%pK",
  908. tbl.bufq[idx].dma_buf,
  909. (void *) tbl.bufq[idx].kmdvaddr);
  910. }
  911. }
  912. /* SHARED flag gets precedence, all other flags after it */
  913. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  914. region = CAM_SMMU_REGION_SHARED;
  915. } else {
  916. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  917. region = CAM_SMMU_REGION_IO;
  918. }
  919. if ((tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  920. (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  921. (tbl.bufq[idx].flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  922. if (cam_mem_util_unmap_hw_va(idx, region, client))
  923. CAM_ERR(CAM_MEM, "Failed, dmabuf=%pK",
  924. tbl.bufq[idx].dma_buf);
  925. if (client == CAM_SMMU_MAPPING_KERNEL)
  926. tbl.bufq[idx].dma_buf = NULL;
  927. }
  928. mutex_lock(&tbl.bufq[idx].q_lock);
  929. tbl.bufq[idx].flags = 0;
  930. tbl.bufq[idx].buf_handle = -1;
  931. tbl.bufq[idx].vaddr = 0;
  932. memset(tbl.bufq[idx].hdls, 0,
  933. sizeof(int32_t) * CAM_MEM_MMU_MAX_HANDLE);
  934. CAM_DBG(CAM_MEM,
  935. "Ion buf at idx = %d freeing fd = %d, imported %d, dma_buf %pK",
  936. idx, tbl.bufq[idx].fd,
  937. tbl.bufq[idx].is_imported,
  938. tbl.bufq[idx].dma_buf);
  939. if (tbl.bufq[idx].dma_buf)
  940. dma_buf_put(tbl.bufq[idx].dma_buf);
  941. tbl.bufq[idx].fd = -1;
  942. tbl.bufq[idx].dma_buf = NULL;
  943. tbl.bufq[idx].is_imported = false;
  944. tbl.bufq[idx].is_internal = false;
  945. tbl.bufq[idx].len = 0;
  946. tbl.bufq[idx].num_hdl = 0;
  947. tbl.bufq[idx].active = false;
  948. memset(&tbl.bufq[idx].timestamp, 0, sizeof(struct timespec64));
  949. mutex_unlock(&tbl.bufq[idx].q_lock);
  950. mutex_destroy(&tbl.bufq[idx].q_lock);
  951. clear_bit(idx, tbl.bitmap);
  952. mutex_unlock(&tbl.m_lock);
  953. return rc;
  954. }
  955. int cam_mem_mgr_release(struct cam_mem_mgr_release_cmd *cmd)
  956. {
  957. int idx;
  958. int rc;
  959. if (!atomic_read(&cam_mem_mgr_state)) {
  960. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  961. return -EINVAL;
  962. }
  963. if (!cmd) {
  964. CAM_ERR(CAM_MEM, "Invalid argument");
  965. return -EINVAL;
  966. }
  967. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  968. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  969. CAM_ERR(CAM_MEM, "Incorrect index %d extracted from mem handle",
  970. idx);
  971. return -EINVAL;
  972. }
  973. if (!tbl.bufq[idx].active) {
  974. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  975. return -EINVAL;
  976. }
  977. if (tbl.bufq[idx].buf_handle != cmd->buf_handle) {
  978. CAM_ERR(CAM_MEM,
  979. "Released buf handle %d not matching within table %d, idx=%d",
  980. cmd->buf_handle, tbl.bufq[idx].buf_handle, idx);
  981. return -EINVAL;
  982. }
  983. CAM_DBG(CAM_MEM, "Releasing hdl = %x, idx = %d", cmd->buf_handle, idx);
  984. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_USER);
  985. return rc;
  986. }
  987. int cam_mem_mgr_request_mem(struct cam_mem_mgr_request_desc *inp,
  988. struct cam_mem_mgr_memory_desc *out)
  989. {
  990. struct dma_buf *buf = NULL;
  991. int ion_fd = -1;
  992. int rc = 0;
  993. uint32_t heap_id;
  994. int32_t ion_flag = 0;
  995. uintptr_t kvaddr;
  996. dma_addr_t iova = 0;
  997. size_t request_len = 0;
  998. uint32_t mem_handle;
  999. int32_t idx;
  1000. int32_t smmu_hdl = 0;
  1001. int32_t num_hdl = 0;
  1002. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  1003. if (!atomic_read(&cam_mem_mgr_state)) {
  1004. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1005. return -EINVAL;
  1006. }
  1007. if (!inp || !out) {
  1008. CAM_ERR(CAM_MEM, "Invalid params");
  1009. return -EINVAL;
  1010. }
  1011. if (!(inp->flags & CAM_MEM_FLAG_HW_READ_WRITE ||
  1012. inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS ||
  1013. inp->flags & CAM_MEM_FLAG_CACHE)) {
  1014. CAM_ERR(CAM_MEM, "Invalid flags for request mem");
  1015. return -EINVAL;
  1016. }
  1017. if (inp->flags & CAM_MEM_FLAG_CACHE)
  1018. ion_flag |= ION_FLAG_CACHED;
  1019. else
  1020. ion_flag &= ~ION_FLAG_CACHED;
  1021. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  1022. ION_HEAP(ION_CAMERA_HEAP_ID);
  1023. rc = cam_mem_util_get_dma_buf(inp->size,
  1024. heap_id,
  1025. ion_flag,
  1026. &buf);
  1027. if (rc) {
  1028. CAM_ERR(CAM_MEM, "ION alloc failed for shared buffer");
  1029. goto ion_fail;
  1030. } else {
  1031. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  1032. }
  1033. /*
  1034. * we are mapping kva always here,
  1035. * update flags so that we do unmap properly
  1036. */
  1037. inp->flags |= CAM_MEM_FLAG_KMD_ACCESS;
  1038. rc = cam_mem_util_map_cpu_va(buf, &kvaddr, &request_len);
  1039. if (rc) {
  1040. CAM_ERR(CAM_MEM, "Failed to get kernel vaddr");
  1041. goto map_fail;
  1042. }
  1043. if (!inp->smmu_hdl) {
  1044. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  1045. rc = -EINVAL;
  1046. goto smmu_fail;
  1047. }
  1048. /* SHARED flag gets precedence, all other flags after it */
  1049. if (inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  1050. region = CAM_SMMU_REGION_SHARED;
  1051. } else {
  1052. if (inp->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  1053. region = CAM_SMMU_REGION_IO;
  1054. }
  1055. rc = cam_smmu_map_kernel_iova(inp->smmu_hdl,
  1056. buf,
  1057. CAM_SMMU_MAP_RW,
  1058. &iova,
  1059. &request_len,
  1060. region);
  1061. if (rc < 0) {
  1062. CAM_ERR(CAM_MEM, "SMMU mapping failed");
  1063. goto smmu_fail;
  1064. }
  1065. smmu_hdl = inp->smmu_hdl;
  1066. num_hdl = 1;
  1067. idx = cam_mem_get_slot();
  1068. if (idx < 0) {
  1069. rc = -ENOMEM;
  1070. goto slot_fail;
  1071. }
  1072. mutex_lock(&tbl.bufq[idx].q_lock);
  1073. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1074. tbl.bufq[idx].dma_buf = buf;
  1075. tbl.bufq[idx].fd = -1;
  1076. tbl.bufq[idx].flags = inp->flags;
  1077. tbl.bufq[idx].buf_handle = mem_handle;
  1078. tbl.bufq[idx].kmdvaddr = kvaddr;
  1079. tbl.bufq[idx].vaddr = iova;
  1080. tbl.bufq[idx].len = inp->size;
  1081. tbl.bufq[idx].num_hdl = num_hdl;
  1082. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1083. sizeof(int32_t));
  1084. tbl.bufq[idx].is_imported = false;
  1085. mutex_unlock(&tbl.bufq[idx].q_lock);
  1086. out->kva = kvaddr;
  1087. out->iova = (uint32_t)iova;
  1088. out->smmu_hdl = smmu_hdl;
  1089. out->mem_handle = mem_handle;
  1090. out->len = inp->size;
  1091. out->region = region;
  1092. return rc;
  1093. slot_fail:
  1094. cam_smmu_unmap_kernel_iova(inp->smmu_hdl,
  1095. buf, region);
  1096. smmu_fail:
  1097. cam_mem_util_unmap_cpu_va(buf, kvaddr);
  1098. map_fail:
  1099. dma_buf_put(buf);
  1100. ion_fail:
  1101. return rc;
  1102. }
  1103. EXPORT_SYMBOL(cam_mem_mgr_request_mem);
  1104. int cam_mem_mgr_release_mem(struct cam_mem_mgr_memory_desc *inp)
  1105. {
  1106. int32_t idx;
  1107. int rc;
  1108. if (!atomic_read(&cam_mem_mgr_state)) {
  1109. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1110. return -EINVAL;
  1111. }
  1112. if (!inp) {
  1113. CAM_ERR(CAM_MEM, "Invalid argument");
  1114. return -EINVAL;
  1115. }
  1116. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1117. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1118. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1119. return -EINVAL;
  1120. }
  1121. if (!tbl.bufq[idx].active) {
  1122. if (tbl.bufq[idx].vaddr == 0) {
  1123. CAM_ERR(CAM_MEM, "buffer is released already");
  1124. return 0;
  1125. }
  1126. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1127. return -EINVAL;
  1128. }
  1129. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1130. CAM_ERR(CAM_MEM,
  1131. "Released buf handle not matching within table");
  1132. return -EINVAL;
  1133. }
  1134. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1135. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1136. return rc;
  1137. }
  1138. EXPORT_SYMBOL(cam_mem_mgr_release_mem);
  1139. int cam_mem_mgr_reserve_memory_region(struct cam_mem_mgr_request_desc *inp,
  1140. enum cam_smmu_region_id region,
  1141. struct cam_mem_mgr_memory_desc *out)
  1142. {
  1143. struct dma_buf *buf = NULL;
  1144. int rc = 0;
  1145. int ion_fd = -1;
  1146. uint32_t heap_id;
  1147. dma_addr_t iova = 0;
  1148. size_t request_len = 0;
  1149. uint32_t mem_handle;
  1150. int32_t idx;
  1151. int32_t smmu_hdl = 0;
  1152. int32_t num_hdl = 0;
  1153. if (!atomic_read(&cam_mem_mgr_state)) {
  1154. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1155. return -EINVAL;
  1156. }
  1157. if (!inp || !out) {
  1158. CAM_ERR(CAM_MEM, "Invalid param(s)");
  1159. return -EINVAL;
  1160. }
  1161. if (!inp->smmu_hdl) {
  1162. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  1163. return -EINVAL;
  1164. }
  1165. if (region != CAM_SMMU_REGION_SECHEAP) {
  1166. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1167. return -EINVAL;
  1168. }
  1169. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  1170. ION_HEAP(ION_CAMERA_HEAP_ID);
  1171. rc = cam_mem_util_get_dma_buf(inp->size,
  1172. heap_id,
  1173. 0,
  1174. &buf);
  1175. if (rc) {
  1176. CAM_ERR(CAM_MEM, "ION alloc failed for sec heap buffer");
  1177. goto ion_fail;
  1178. } else {
  1179. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  1180. }
  1181. rc = cam_smmu_reserve_sec_heap(inp->smmu_hdl,
  1182. buf,
  1183. &iova,
  1184. &request_len);
  1185. if (rc) {
  1186. CAM_ERR(CAM_MEM, "Reserving secondary heap failed");
  1187. goto smmu_fail;
  1188. }
  1189. smmu_hdl = inp->smmu_hdl;
  1190. num_hdl = 1;
  1191. idx = cam_mem_get_slot();
  1192. if (idx < 0) {
  1193. rc = -ENOMEM;
  1194. goto slot_fail;
  1195. }
  1196. mutex_lock(&tbl.bufq[idx].q_lock);
  1197. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1198. tbl.bufq[idx].fd = -1;
  1199. tbl.bufq[idx].dma_buf = buf;
  1200. tbl.bufq[idx].flags = inp->flags;
  1201. tbl.bufq[idx].buf_handle = mem_handle;
  1202. tbl.bufq[idx].kmdvaddr = 0;
  1203. tbl.bufq[idx].vaddr = iova;
  1204. tbl.bufq[idx].len = request_len;
  1205. tbl.bufq[idx].num_hdl = num_hdl;
  1206. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1207. sizeof(int32_t));
  1208. tbl.bufq[idx].is_imported = false;
  1209. mutex_unlock(&tbl.bufq[idx].q_lock);
  1210. out->kva = 0;
  1211. out->iova = (uint32_t)iova;
  1212. out->smmu_hdl = smmu_hdl;
  1213. out->mem_handle = mem_handle;
  1214. out->len = request_len;
  1215. out->region = region;
  1216. return rc;
  1217. slot_fail:
  1218. cam_smmu_release_sec_heap(smmu_hdl);
  1219. smmu_fail:
  1220. dma_buf_put(buf);
  1221. ion_fail:
  1222. return rc;
  1223. }
  1224. EXPORT_SYMBOL(cam_mem_mgr_reserve_memory_region);
  1225. int cam_mem_mgr_free_memory_region(struct cam_mem_mgr_memory_desc *inp)
  1226. {
  1227. int32_t idx;
  1228. int rc;
  1229. int32_t smmu_hdl;
  1230. if (!atomic_read(&cam_mem_mgr_state)) {
  1231. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1232. return -EINVAL;
  1233. }
  1234. if (!inp) {
  1235. CAM_ERR(CAM_MEM, "Invalid argument");
  1236. return -EINVAL;
  1237. }
  1238. if (inp->region != CAM_SMMU_REGION_SECHEAP) {
  1239. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1240. return -EINVAL;
  1241. }
  1242. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1243. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1244. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1245. return -EINVAL;
  1246. }
  1247. if (!tbl.bufq[idx].active) {
  1248. if (tbl.bufq[idx].vaddr == 0) {
  1249. CAM_ERR(CAM_MEM, "buffer is released already");
  1250. return 0;
  1251. }
  1252. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1253. return -EINVAL;
  1254. }
  1255. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1256. CAM_ERR(CAM_MEM,
  1257. "Released buf handle not matching within table");
  1258. return -EINVAL;
  1259. }
  1260. if (tbl.bufq[idx].num_hdl != 1) {
  1261. CAM_ERR(CAM_MEM,
  1262. "Sec heap region should have only one smmu hdl");
  1263. return -ENODEV;
  1264. }
  1265. memcpy(&smmu_hdl, tbl.bufq[idx].hdls,
  1266. sizeof(int32_t));
  1267. if (inp->smmu_hdl != smmu_hdl) {
  1268. CAM_ERR(CAM_MEM,
  1269. "Passed SMMU handle doesn't match with internal hdl");
  1270. return -ENODEV;
  1271. }
  1272. rc = cam_smmu_release_sec_heap(inp->smmu_hdl);
  1273. if (rc) {
  1274. CAM_ERR(CAM_MEM,
  1275. "Sec heap region release failed");
  1276. return -ENODEV;
  1277. }
  1278. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1279. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1280. if (rc)
  1281. CAM_ERR(CAM_MEM, "unmapping secondary heap failed");
  1282. return rc;
  1283. }
  1284. EXPORT_SYMBOL(cam_mem_mgr_free_memory_region);