dp_main.c 267 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  65. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  66. static struct dp_soc *
  67. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  68. struct ol_if_ops *ol_ops, uint16_t device_id);
  69. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  70. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  71. uint8_t *peer_mac_addr,
  72. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  73. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  74. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  75. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  76. #define DP_INTR_POLL_TIMER_MS 10
  77. /* Generic AST entry aging timer value */
  78. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  79. /* WDS AST entry aging timer value */
  80. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  81. #define DP_WDS_AST_AGING_TIMER_CNT \
  82. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  83. #define DP_MCS_LENGTH (6*MAX_MCS)
  84. #define DP_NSS_LENGTH (6*SS_COUNT)
  85. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  86. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  87. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  88. #define DP_MAX_MCS_STRING_LEN 30
  89. #define DP_CURR_FW_STATS_AVAIL 19
  90. #define DP_HTT_DBG_EXT_STATS_MAX 256
  91. #define DP_MAX_SLEEP_TIME 100
  92. #ifdef IPA_OFFLOAD
  93. /* Exclude IPA rings from the interrupt context */
  94. #define TX_RING_MASK_VAL 0xb
  95. #define RX_RING_MASK_VAL 0x7
  96. #else
  97. #define TX_RING_MASK_VAL 0xF
  98. #define RX_RING_MASK_VAL 0xF
  99. #endif
  100. #define STR_MAXLEN 64
  101. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  102. /* PPDU stats mask sent to FW to enable enhanced stats */
  103. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  104. /* PPDU stats mask sent to FW to support debug sniffer feature */
  105. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  106. /* PPDU stats mask sent to FW to support BPR feature*/
  107. #define DP_PPDU_STATS_CFG_BPR 0x2000
  108. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  109. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  110. DP_PPDU_STATS_CFG_ENH_STATS)
  111. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  112. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  113. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  114. #define RNG_ERR "SRNG setup failed for"
  115. /**
  116. * default_dscp_tid_map - Default DSCP-TID mapping
  117. *
  118. * DSCP TID
  119. * 000000 0
  120. * 001000 1
  121. * 010000 2
  122. * 011000 3
  123. * 100000 4
  124. * 101000 5
  125. * 110000 6
  126. * 111000 7
  127. */
  128. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  129. 0, 0, 0, 0, 0, 0, 0, 0,
  130. 1, 1, 1, 1, 1, 1, 1, 1,
  131. 2, 2, 2, 2, 2, 2, 2, 2,
  132. 3, 3, 3, 3, 3, 3, 3, 3,
  133. 4, 4, 4, 4, 4, 4, 4, 4,
  134. 5, 5, 5, 5, 5, 5, 5, 5,
  135. 6, 6, 6, 6, 6, 6, 6, 6,
  136. 7, 7, 7, 7, 7, 7, 7, 7,
  137. };
  138. /*
  139. * struct dp_rate_debug
  140. *
  141. * @mcs_type: print string for a given mcs
  142. * @valid: valid mcs rate?
  143. */
  144. struct dp_rate_debug {
  145. char mcs_type[DP_MAX_MCS_STRING_LEN];
  146. uint8_t valid;
  147. };
  148. #define MCS_VALID 1
  149. #define MCS_INVALID 0
  150. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  151. {
  152. {"OFDM 48 Mbps", MCS_VALID},
  153. {"OFDM 24 Mbps", MCS_VALID},
  154. {"OFDM 12 Mbps", MCS_VALID},
  155. {"OFDM 6 Mbps ", MCS_VALID},
  156. {"OFDM 54 Mbps", MCS_VALID},
  157. {"OFDM 36 Mbps", MCS_VALID},
  158. {"OFDM 18 Mbps", MCS_VALID},
  159. {"OFDM 9 Mbps ", MCS_VALID},
  160. {"INVALID ", MCS_INVALID},
  161. {"INVALID ", MCS_INVALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_VALID},
  165. },
  166. {
  167. {"CCK 11 Mbps Long ", MCS_VALID},
  168. {"CCK 5.5 Mbps Long ", MCS_VALID},
  169. {"CCK 2 Mbps Long ", MCS_VALID},
  170. {"CCK 1 Mbps Long ", MCS_VALID},
  171. {"CCK 11 Mbps Short ", MCS_VALID},
  172. {"CCK 5.5 Mbps Short", MCS_VALID},
  173. {"CCK 2 Mbps Short ", MCS_VALID},
  174. {"INVALID ", MCS_INVALID},
  175. {"INVALID ", MCS_INVALID},
  176. {"INVALID ", MCS_INVALID},
  177. {"INVALID ", MCS_INVALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_VALID},
  180. },
  181. {
  182. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  183. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  184. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  185. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  186. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  187. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  188. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  189. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  190. {"INVALID ", MCS_INVALID},
  191. {"INVALID ", MCS_INVALID},
  192. {"INVALID ", MCS_INVALID},
  193. {"INVALID ", MCS_INVALID},
  194. {"INVALID ", MCS_VALID},
  195. },
  196. {
  197. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  198. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  199. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  200. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  201. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  202. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  203. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  204. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  205. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  206. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  207. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  208. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  209. {"INVALID ", MCS_VALID},
  210. },
  211. {
  212. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  213. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  214. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  215. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  216. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  217. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  218. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  219. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  220. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  221. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  222. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  223. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  224. {"INVALID ", MCS_VALID},
  225. }
  226. };
  227. /**
  228. * dp_cpu_ring_map_type - dp tx cpu ring map
  229. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  230. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  231. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  232. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  233. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  234. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  235. */
  236. enum dp_cpu_ring_map_types {
  237. DP_NSS_DEFAULT_MAP,
  238. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  239. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  240. DP_NSS_DBDC_OFFLOADED_MAP,
  241. DP_NSS_DBTC_OFFLOADED_MAP,
  242. DP_NSS_CPU_RING_MAP_MAX
  243. };
  244. /**
  245. * @brief Cpu to tx ring map
  246. */
  247. #ifdef CONFIG_WIN
  248. static uint8_t
  249. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  250. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  251. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  252. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  253. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  254. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  255. };
  256. #else
  257. static uint8_t
  258. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  259. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  260. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  261. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  262. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  263. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  264. };
  265. #endif
  266. /**
  267. * @brief Select the type of statistics
  268. */
  269. enum dp_stats_type {
  270. STATS_FW = 0,
  271. STATS_HOST = 1,
  272. STATS_TYPE_MAX = 2,
  273. };
  274. /**
  275. * @brief General Firmware statistics options
  276. *
  277. */
  278. enum dp_fw_stats {
  279. TXRX_FW_STATS_INVALID = -1,
  280. };
  281. /**
  282. * dp_stats_mapping_table - Firmware and Host statistics
  283. * currently supported
  284. */
  285. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  286. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  287. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  288. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  289. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  290. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  291. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  292. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  293. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  294. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  295. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  296. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  297. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  298. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  299. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  300. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  301. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  302. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  303. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  304. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  305. /* Last ENUM for HTT FW STATS */
  306. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  307. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  308. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  309. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  310. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  311. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  312. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  313. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  314. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  315. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  316. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  317. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  318. };
  319. /* MCL specific functions */
  320. #ifdef CONFIG_MCL
  321. /**
  322. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  323. * @soc: pointer to dp_soc handle
  324. * @intr_ctx_num: interrupt context number for which mon mask is needed
  325. *
  326. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  327. * This function is returning 0, since in interrupt mode(softirq based RX),
  328. * we donot want to process monitor mode rings in a softirq.
  329. *
  330. * So, in case packet log is enabled for SAP/STA/P2P modes,
  331. * regular interrupt processing will not process monitor mode rings. It would be
  332. * done in a separate timer context.
  333. *
  334. * Return: 0
  335. */
  336. static inline
  337. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  338. {
  339. return 0;
  340. }
  341. /*
  342. * dp_service_mon_rings()- timer to reap monitor rings
  343. * reqd as we are not getting ppdu end interrupts
  344. * @arg: SoC Handle
  345. *
  346. * Return:
  347. *
  348. */
  349. static void dp_service_mon_rings(void *arg)
  350. {
  351. struct dp_soc *soc = (struct dp_soc *)arg;
  352. int ring = 0, work_done, mac_id;
  353. struct dp_pdev *pdev = NULL;
  354. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  355. pdev = soc->pdev_list[ring];
  356. if (!pdev)
  357. continue;
  358. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  359. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  360. pdev->pdev_id);
  361. work_done = dp_mon_process(soc, mac_for_pdev,
  362. QCA_NAPI_BUDGET);
  363. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  364. FL("Reaped %d descs from Monitor rings"),
  365. work_done);
  366. }
  367. }
  368. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  369. }
  370. #ifndef REMOVE_PKT_LOG
  371. /**
  372. * dp_pkt_log_init() - API to initialize packet log
  373. * @ppdev: physical device handle
  374. * @scn: HIF context
  375. *
  376. * Return: none
  377. */
  378. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  379. {
  380. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  381. if (handle->pkt_log_init) {
  382. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  383. "%s: Packet log not initialized", __func__);
  384. return;
  385. }
  386. pktlog_sethandle(&handle->pl_dev, scn);
  387. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  388. if (pktlogmod_init(scn)) {
  389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  390. "%s: pktlogmod_init failed", __func__);
  391. handle->pkt_log_init = false;
  392. } else {
  393. handle->pkt_log_init = true;
  394. }
  395. }
  396. /**
  397. * dp_pkt_log_con_service() - connect packet log service
  398. * @ppdev: physical device handle
  399. * @scn: device context
  400. *
  401. * Return: none
  402. */
  403. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  404. {
  405. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  406. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  407. pktlog_htc_attach();
  408. }
  409. /**
  410. * dp_pktlogmod_exit() - API to cleanup pktlog info
  411. * @handle: Pdev handle
  412. *
  413. * Return: none
  414. */
  415. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  416. {
  417. void *scn = (void *)handle->soc->hif_handle;
  418. if (!scn) {
  419. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  420. "%s: Invalid hif(scn) handle", __func__);
  421. return;
  422. }
  423. pktlogmod_exit(scn);
  424. handle->pkt_log_init = false;
  425. }
  426. #endif
  427. #else
  428. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  429. /**
  430. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  431. * @soc: pointer to dp_soc handle
  432. * @intr_ctx_num: interrupt context number for which mon mask is needed
  433. *
  434. * Return: mon mask value
  435. */
  436. static inline
  437. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  438. {
  439. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  440. }
  441. #endif
  442. /**
  443. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  444. * @cdp_opaque_vdev: pointer to cdp_vdev
  445. *
  446. * Return: pointer to dp_vdev
  447. */
  448. static
  449. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  450. {
  451. return (struct dp_vdev *)cdp_opaque_vdev;
  452. }
  453. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  454. struct cdp_peer *peer_hdl,
  455. uint8_t *mac_addr,
  456. enum cdp_txrx_ast_entry_type type,
  457. uint32_t flags)
  458. {
  459. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  460. (struct dp_peer *)peer_hdl,
  461. mac_addr,
  462. type,
  463. flags);
  464. }
  465. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  466. void *ast_entry_hdl)
  467. {
  468. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  469. qdf_spin_lock_bh(&soc->ast_lock);
  470. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  471. (struct dp_ast_entry *)ast_entry_hdl);
  472. qdf_spin_unlock_bh(&soc->ast_lock);
  473. }
  474. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  475. struct cdp_peer *peer_hdl,
  476. uint8_t *wds_macaddr,
  477. uint32_t flags)
  478. {
  479. int status = -1;
  480. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  481. struct dp_ast_entry *ast_entry = NULL;
  482. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  483. qdf_spin_lock_bh(&soc->ast_lock);
  484. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  485. peer->vdev->pdev->pdev_id);
  486. if (ast_entry) {
  487. status = dp_peer_update_ast(soc,
  488. peer,
  489. ast_entry, flags);
  490. }
  491. qdf_spin_unlock_bh(&soc->ast_lock);
  492. return status;
  493. }
  494. /*
  495. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  496. * @soc_handle: Datapath SOC handle
  497. * @wds_macaddr: WDS entry MAC Address
  498. * Return: None
  499. */
  500. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  501. uint8_t *wds_macaddr, void *vdev_handle)
  502. {
  503. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  504. struct dp_ast_entry *ast_entry = NULL;
  505. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  506. qdf_spin_lock_bh(&soc->ast_lock);
  507. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  508. vdev->pdev->pdev_id);
  509. if (ast_entry) {
  510. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  511. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  512. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  513. ast_entry->is_active = TRUE;
  514. }
  515. }
  516. qdf_spin_unlock_bh(&soc->ast_lock);
  517. }
  518. /*
  519. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  520. * @soc: Datapath SOC handle
  521. *
  522. * Return: None
  523. */
  524. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  525. void *vdev_hdl)
  526. {
  527. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  528. struct dp_pdev *pdev;
  529. struct dp_vdev *vdev;
  530. struct dp_peer *peer;
  531. struct dp_ast_entry *ase, *temp_ase;
  532. int i;
  533. qdf_spin_lock_bh(&soc->ast_lock);
  534. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  535. pdev = soc->pdev_list[i];
  536. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  537. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  538. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  539. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  540. if ((ase->type ==
  541. CDP_TXRX_AST_TYPE_STATIC) ||
  542. (ase->type ==
  543. CDP_TXRX_AST_TYPE_SELF) ||
  544. (ase->type ==
  545. CDP_TXRX_AST_TYPE_STA_BSS))
  546. continue;
  547. ase->is_active = TRUE;
  548. }
  549. }
  550. }
  551. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  552. }
  553. qdf_spin_unlock_bh(&soc->ast_lock);
  554. }
  555. /*
  556. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  557. * @soc: Datapath SOC handle
  558. *
  559. * Return: None
  560. */
  561. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  562. {
  563. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  564. struct dp_pdev *pdev;
  565. struct dp_vdev *vdev;
  566. struct dp_peer *peer;
  567. struct dp_ast_entry *ase, *temp_ase;
  568. int i;
  569. qdf_spin_lock_bh(&soc->ast_lock);
  570. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  571. pdev = soc->pdev_list[i];
  572. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  573. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  574. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  575. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  576. if ((ase->type ==
  577. CDP_TXRX_AST_TYPE_STATIC) ||
  578. (ase->type ==
  579. CDP_TXRX_AST_TYPE_SELF) ||
  580. (ase->type ==
  581. CDP_TXRX_AST_TYPE_STA_BSS))
  582. continue;
  583. dp_peer_del_ast(soc, ase);
  584. }
  585. }
  586. }
  587. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  588. }
  589. qdf_spin_unlock_bh(&soc->ast_lock);
  590. }
  591. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  592. uint8_t *ast_mac_addr)
  593. {
  594. struct dp_ast_entry *ast_entry;
  595. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  596. qdf_spin_lock_bh(&soc->ast_lock);
  597. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  598. qdf_spin_unlock_bh(&soc->ast_lock);
  599. return (void *)ast_entry;
  600. }
  601. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  602. uint8_t *ast_mac_addr,
  603. uint8_t pdev_id)
  604. {
  605. struct dp_ast_entry *ast_entry;
  606. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  607. qdf_spin_lock_bh(&soc->ast_lock);
  608. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  609. qdf_spin_unlock_bh(&soc->ast_lock);
  610. return (void *)ast_entry;
  611. }
  612. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  613. void *ast_entry_hdl)
  614. {
  615. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  616. (struct dp_ast_entry *)ast_entry_hdl);
  617. }
  618. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  619. void *ast_entry_hdl)
  620. {
  621. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  622. (struct dp_ast_entry *)ast_entry_hdl);
  623. }
  624. static void dp_peer_ast_set_type_wifi3(
  625. struct cdp_soc_t *soc_hdl,
  626. void *ast_entry_hdl,
  627. enum cdp_txrx_ast_entry_type type)
  628. {
  629. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  630. (struct dp_ast_entry *)ast_entry_hdl,
  631. type);
  632. }
  633. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  634. struct cdp_soc_t *soc_hdl,
  635. void *ast_entry_hdl)
  636. {
  637. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  638. }
  639. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  640. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  641. void *ast_entry,
  642. void *cp_ctx)
  643. {
  644. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  645. qdf_spin_lock_bh(&soc->ast_lock);
  646. dp_peer_ast_set_cp_ctx(soc,
  647. (struct dp_ast_entry *)ast_entry, cp_ctx);
  648. qdf_spin_unlock_bh(&soc->ast_lock);
  649. }
  650. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  651. void *ast_entry)
  652. {
  653. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  654. void *cp_ctx = NULL;
  655. qdf_spin_lock_bh(&soc->ast_lock);
  656. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  657. (struct dp_ast_entry *)ast_entry);
  658. qdf_spin_unlock_bh(&soc->ast_lock);
  659. return cp_ctx;
  660. }
  661. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  662. void *ast_entry)
  663. {
  664. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  665. bool wmi_sent = false;
  666. qdf_spin_lock_bh(&soc->ast_lock);
  667. wmi_sent = dp_peer_ast_get_del_cmd_sent(soc,
  668. (struct dp_ast_entry *)
  669. ast_entry);
  670. qdf_spin_unlock_bh(&soc->ast_lock);
  671. return wmi_sent;
  672. }
  673. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  674. void *ast_entry)
  675. {
  676. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  677. qdf_spin_lock_bh(&soc->ast_lock);
  678. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  679. qdf_spin_unlock_bh(&soc->ast_lock);
  680. }
  681. #endif
  682. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  683. struct cdp_soc_t *soc_hdl,
  684. void *ast_entry_hdl)
  685. {
  686. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  687. }
  688. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  689. struct cdp_soc_t *soc_hdl,
  690. void *ast_entry_hdl)
  691. {
  692. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  693. }
  694. /**
  695. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  696. * @ring_num: ring num of the ring being queried
  697. * @grp_mask: the grp_mask array for the ring type in question.
  698. *
  699. * The grp_mask array is indexed by group number and the bit fields correspond
  700. * to ring numbers. We are finding which interrupt group a ring belongs to.
  701. *
  702. * Return: the index in the grp_mask array with the ring number.
  703. * -QDF_STATUS_E_NOENT if no entry is found
  704. */
  705. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  706. {
  707. int ext_group_num;
  708. int mask = 1 << ring_num;
  709. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  710. ext_group_num++) {
  711. if (mask & grp_mask[ext_group_num])
  712. return ext_group_num;
  713. }
  714. return -QDF_STATUS_E_NOENT;
  715. }
  716. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  717. enum hal_ring_type ring_type,
  718. int ring_num)
  719. {
  720. int *grp_mask;
  721. switch (ring_type) {
  722. case WBM2SW_RELEASE:
  723. /* dp_tx_comp_handler - soc->tx_comp_ring */
  724. if (ring_num < 3)
  725. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  726. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  727. else if (ring_num == 3) {
  728. /* sw treats this as a separate ring type */
  729. grp_mask = &soc->wlan_cfg_ctx->
  730. int_rx_wbm_rel_ring_mask[0];
  731. ring_num = 0;
  732. } else {
  733. qdf_assert(0);
  734. return -QDF_STATUS_E_NOENT;
  735. }
  736. break;
  737. case REO_EXCEPTION:
  738. /* dp_rx_err_process - &soc->reo_exception_ring */
  739. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  740. break;
  741. case REO_DST:
  742. /* dp_rx_process - soc->reo_dest_ring */
  743. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  744. break;
  745. case REO_STATUS:
  746. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  747. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  748. break;
  749. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  750. case RXDMA_MONITOR_STATUS:
  751. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  752. case RXDMA_MONITOR_DST:
  753. /* dp_mon_process */
  754. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  755. break;
  756. case RXDMA_DST:
  757. /* dp_rxdma_err_process */
  758. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  759. break;
  760. case RXDMA_BUF:
  761. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  762. break;
  763. case RXDMA_MONITOR_BUF:
  764. /* TODO: support low_thresh interrupt */
  765. return -QDF_STATUS_E_NOENT;
  766. break;
  767. case TCL_DATA:
  768. case TCL_CMD:
  769. case REO_CMD:
  770. case SW2WBM_RELEASE:
  771. case WBM_IDLE_LINK:
  772. /* normally empty SW_TO_HW rings */
  773. return -QDF_STATUS_E_NOENT;
  774. break;
  775. case TCL_STATUS:
  776. case REO_REINJECT:
  777. /* misc unused rings */
  778. return -QDF_STATUS_E_NOENT;
  779. break;
  780. case CE_SRC:
  781. case CE_DST:
  782. case CE_DST_STATUS:
  783. /* CE_rings - currently handled by hif */
  784. default:
  785. return -QDF_STATUS_E_NOENT;
  786. break;
  787. }
  788. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  789. }
  790. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  791. *ring_params, int ring_type, int ring_num)
  792. {
  793. int msi_group_number;
  794. int msi_data_count;
  795. int ret;
  796. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  797. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  798. &msi_data_count, &msi_data_start,
  799. &msi_irq_start);
  800. if (ret)
  801. return;
  802. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  803. ring_num);
  804. if (msi_group_number < 0) {
  805. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  806. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  807. ring_type, ring_num);
  808. ring_params->msi_addr = 0;
  809. ring_params->msi_data = 0;
  810. return;
  811. }
  812. if (msi_group_number > msi_data_count) {
  813. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  814. FL("2 msi_groups will share an msi; msi_group_num %d"),
  815. msi_group_number);
  816. QDF_ASSERT(0);
  817. }
  818. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  819. ring_params->msi_addr = addr_low;
  820. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  821. ring_params->msi_data = (msi_group_number % msi_data_count)
  822. + msi_data_start;
  823. ring_params->flags |= HAL_SRNG_MSI_INTR;
  824. }
  825. /**
  826. * dp_print_ast_stats() - Dump AST table contents
  827. * @soc: Datapath soc handle
  828. *
  829. * return void
  830. */
  831. #ifdef FEATURE_AST
  832. static void dp_print_ast_stats(struct dp_soc *soc)
  833. {
  834. uint8_t i;
  835. uint8_t num_entries = 0;
  836. struct dp_vdev *vdev;
  837. struct dp_pdev *pdev;
  838. struct dp_peer *peer;
  839. struct dp_ast_entry *ase, *tmp_ase;
  840. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  841. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  842. "DA", "HMWDS_SEC"};
  843. DP_PRINT_STATS("AST Stats:");
  844. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  845. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  846. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  847. DP_PRINT_STATS("AST Table:");
  848. qdf_spin_lock_bh(&soc->ast_lock);
  849. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  850. pdev = soc->pdev_list[i];
  851. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  852. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  853. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  854. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  855. DP_PRINT_STATS("%6d mac_addr = %pM"
  856. " peer_mac_addr = %pM"
  857. " type = %s"
  858. " next_hop = %d"
  859. " is_active = %d"
  860. " is_bss = %d"
  861. " ast_idx = %d"
  862. " ast_hash = %d"
  863. " pdev_id = %d"
  864. " vdev_id = %d"
  865. " del_cmd_sent = %d",
  866. ++num_entries,
  867. ase->mac_addr.raw,
  868. ase->peer->mac_addr.raw,
  869. type[ase->type],
  870. ase->next_hop,
  871. ase->is_active,
  872. ase->is_bss,
  873. ase->ast_idx,
  874. ase->ast_hash_value,
  875. ase->pdev_id,
  876. ase->vdev_id,
  877. ase->del_cmd_sent);
  878. }
  879. }
  880. }
  881. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  882. }
  883. qdf_spin_unlock_bh(&soc->ast_lock);
  884. }
  885. #else
  886. static void dp_print_ast_stats(struct dp_soc *soc)
  887. {
  888. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  889. return;
  890. }
  891. #endif
  892. /**
  893. * dp_print_peer_table() - Dump all Peer stats
  894. * @vdev: Datapath Vdev handle
  895. *
  896. * return void
  897. */
  898. static void dp_print_peer_table(struct dp_vdev *vdev)
  899. {
  900. struct dp_peer *peer = NULL;
  901. DP_PRINT_STATS("Dumping Peer Table Stats:");
  902. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  903. if (!peer) {
  904. DP_PRINT_STATS("Invalid Peer");
  905. return;
  906. }
  907. DP_PRINT_STATS(" peer_mac_addr = %pM nawds_enabled = %d",
  908. peer->mac_addr.raw,
  909. peer->nawds_enabled);
  910. DP_PRINT_STATS(" bss_peer = %d wapi = %d wds_enabled = %d",
  911. peer->bss_peer,
  912. peer->wapi,
  913. peer->wds_enabled);
  914. DP_PRINT_STATS(" delete in progress = %d peer id = %d",
  915. peer->delete_in_progress,
  916. peer->peer_ids[0]);
  917. }
  918. }
  919. /*
  920. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  921. */
  922. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  923. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  924. {
  925. void *hal_soc = soc->hal_soc;
  926. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  927. /* TODO: See if we should get align size from hal */
  928. uint32_t ring_base_align = 8;
  929. struct hal_srng_params ring_params;
  930. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  931. /* TODO: Currently hal layer takes care of endianness related settings.
  932. * See if these settings need to passed from DP layer
  933. */
  934. ring_params.flags = 0;
  935. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  936. srng->hal_srng = NULL;
  937. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  938. srng->num_entries = num_entries;
  939. if (!soc->dp_soc_reinit) {
  940. srng->base_vaddr_unaligned =
  941. qdf_mem_alloc_consistent(soc->osdev,
  942. soc->osdev->dev,
  943. srng->alloc_size,
  944. &srng->base_paddr_unaligned);
  945. }
  946. if (!srng->base_vaddr_unaligned) {
  947. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  948. FL("alloc failed - ring_type: %d, ring_num %d"),
  949. ring_type, ring_num);
  950. return QDF_STATUS_E_NOMEM;
  951. }
  952. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  953. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  954. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  955. ((unsigned long)(ring_params.ring_base_vaddr) -
  956. (unsigned long)srng->base_vaddr_unaligned);
  957. ring_params.num_entries = num_entries;
  958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  959. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  960. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  961. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  962. if (soc->intr_mode == DP_INTR_MSI) {
  963. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  964. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  965. FL("Using MSI for ring_type: %d, ring_num %d"),
  966. ring_type, ring_num);
  967. } else {
  968. ring_params.msi_data = 0;
  969. ring_params.msi_addr = 0;
  970. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  971. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  972. ring_type, ring_num);
  973. }
  974. /*
  975. * Setup interrupt timer and batch counter thresholds for
  976. * interrupt mitigation based on ring type
  977. */
  978. if (ring_type == REO_DST) {
  979. ring_params.intr_timer_thres_us =
  980. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  981. ring_params.intr_batch_cntr_thres_entries =
  982. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  983. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  984. ring_params.intr_timer_thres_us =
  985. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  986. ring_params.intr_batch_cntr_thres_entries =
  987. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  988. } else {
  989. ring_params.intr_timer_thres_us =
  990. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  991. ring_params.intr_batch_cntr_thres_entries =
  992. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  993. }
  994. /* Enable low threshold interrupts for rx buffer rings (regular and
  995. * monitor buffer rings.
  996. * TODO: See if this is required for any other ring
  997. */
  998. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  999. (ring_type == RXDMA_MONITOR_STATUS)) {
  1000. /* TODO: Setting low threshold to 1/8th of ring size
  1001. * see if this needs to be configurable
  1002. */
  1003. ring_params.low_threshold = num_entries >> 3;
  1004. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1005. ring_params.intr_timer_thres_us =
  1006. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1007. ring_params.intr_batch_cntr_thres_entries = 0;
  1008. }
  1009. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1010. mac_id, &ring_params);
  1011. if (!srng->hal_srng) {
  1012. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1013. srng->alloc_size,
  1014. srng->base_vaddr_unaligned,
  1015. srng->base_paddr_unaligned, 0);
  1016. }
  1017. return 0;
  1018. }
  1019. /*
  1020. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1021. * @soc: DP SOC handle
  1022. * @srng: source ring structure
  1023. * @ring_type: type of ring
  1024. * @ring_num: ring number
  1025. *
  1026. * Return: None
  1027. */
  1028. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1029. int ring_type, int ring_num)
  1030. {
  1031. }
  1032. /**
  1033. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1034. * Any buffers allocated and attached to ring entries are expected to be freed
  1035. * before calling this function.
  1036. */
  1037. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1038. int ring_type, int ring_num)
  1039. {
  1040. if (!srng->hal_srng) {
  1041. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1042. FL("Ring type: %d, num:%d not setup"),
  1043. ring_type, ring_num);
  1044. return;
  1045. }
  1046. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1047. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1048. srng->alloc_size,
  1049. srng->base_vaddr_unaligned,
  1050. srng->base_paddr_unaligned, 0);
  1051. srng->hal_srng = NULL;
  1052. }
  1053. /* TODO: Need this interface from HIF */
  1054. void *hif_get_hal_handle(void *hif_handle);
  1055. /*
  1056. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1057. * @dp_ctx: DP SOC handle
  1058. * @budget: Number of frames/descriptors that can be processed in one shot
  1059. *
  1060. * Return: remaining budget/quota for the soc device
  1061. */
  1062. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1063. {
  1064. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1065. struct dp_soc *soc = int_ctx->soc;
  1066. int ring = 0;
  1067. uint32_t work_done = 0;
  1068. int budget = dp_budget;
  1069. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1070. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1071. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1072. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1073. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1074. uint32_t remaining_quota = dp_budget;
  1075. struct dp_pdev *pdev = NULL;
  1076. int mac_id;
  1077. /* Process Tx completion interrupts first to return back buffers */
  1078. while (tx_mask) {
  1079. if (tx_mask & 0x1) {
  1080. work_done = dp_tx_comp_handler(soc,
  1081. soc->tx_comp_ring[ring].hal_srng,
  1082. remaining_quota);
  1083. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1084. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1085. tx_mask, ring, budget, work_done);
  1086. budget -= work_done;
  1087. if (budget <= 0)
  1088. goto budget_done;
  1089. remaining_quota = budget;
  1090. }
  1091. tx_mask = tx_mask >> 1;
  1092. ring++;
  1093. }
  1094. /* Process REO Exception ring interrupt */
  1095. if (rx_err_mask) {
  1096. work_done = dp_rx_err_process(soc,
  1097. soc->reo_exception_ring.hal_srng,
  1098. remaining_quota);
  1099. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1100. "REO Exception Ring: work_done %d budget %d",
  1101. work_done, budget);
  1102. budget -= work_done;
  1103. if (budget <= 0) {
  1104. goto budget_done;
  1105. }
  1106. remaining_quota = budget;
  1107. }
  1108. /* Process Rx WBM release ring interrupt */
  1109. if (rx_wbm_rel_mask) {
  1110. work_done = dp_rx_wbm_err_process(soc,
  1111. soc->rx_rel_ring.hal_srng, remaining_quota);
  1112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1113. "WBM Release Ring: work_done %d budget %d",
  1114. work_done, budget);
  1115. budget -= work_done;
  1116. if (budget <= 0) {
  1117. goto budget_done;
  1118. }
  1119. remaining_quota = budget;
  1120. }
  1121. /* Process Rx interrupts */
  1122. if (rx_mask) {
  1123. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1124. if (rx_mask & (1 << ring)) {
  1125. work_done = dp_rx_process(int_ctx,
  1126. soc->reo_dest_ring[ring].hal_srng,
  1127. ring,
  1128. remaining_quota);
  1129. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1130. "rx mask 0x%x ring %d, work_done %d budget %d",
  1131. rx_mask, ring, work_done, budget);
  1132. budget -= work_done;
  1133. if (budget <= 0)
  1134. goto budget_done;
  1135. remaining_quota = budget;
  1136. }
  1137. }
  1138. }
  1139. if (reo_status_mask)
  1140. dp_reo_status_ring_handler(soc);
  1141. /* Process LMAC interrupts */
  1142. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1143. pdev = soc->pdev_list[ring];
  1144. if (pdev == NULL)
  1145. continue;
  1146. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1147. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1148. pdev->pdev_id);
  1149. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1150. work_done = dp_mon_process(soc, mac_for_pdev,
  1151. remaining_quota);
  1152. budget -= work_done;
  1153. if (budget <= 0)
  1154. goto budget_done;
  1155. remaining_quota = budget;
  1156. }
  1157. if (int_ctx->rxdma2host_ring_mask &
  1158. (1 << mac_for_pdev)) {
  1159. work_done = dp_rxdma_err_process(soc,
  1160. mac_for_pdev,
  1161. remaining_quota);
  1162. budget -= work_done;
  1163. if (budget <= 0)
  1164. goto budget_done;
  1165. remaining_quota = budget;
  1166. }
  1167. if (int_ctx->host2rxdma_ring_mask &
  1168. (1 << mac_for_pdev)) {
  1169. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1170. union dp_rx_desc_list_elem_t *tail = NULL;
  1171. struct dp_srng *rx_refill_buf_ring =
  1172. &pdev->rx_refill_buf_ring;
  1173. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1174. 1);
  1175. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1176. rx_refill_buf_ring,
  1177. &soc->rx_desc_buf[mac_for_pdev], 0,
  1178. &desc_list, &tail);
  1179. }
  1180. }
  1181. }
  1182. qdf_lro_flush(int_ctx->lro_ctx);
  1183. budget_done:
  1184. return dp_budget - budget;
  1185. }
  1186. /* dp_interrupt_timer()- timer poll for interrupts
  1187. *
  1188. * @arg: SoC Handle
  1189. *
  1190. * Return:
  1191. *
  1192. */
  1193. static void dp_interrupt_timer(void *arg)
  1194. {
  1195. struct dp_soc *soc = (struct dp_soc *) arg;
  1196. int i;
  1197. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1198. for (i = 0;
  1199. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1200. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1201. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1202. }
  1203. }
  1204. /*
  1205. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1206. * @txrx_soc: DP SOC handle
  1207. *
  1208. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1209. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1210. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1211. *
  1212. * Return: 0 for success, nonzero for failure.
  1213. */
  1214. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1215. {
  1216. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1217. int i;
  1218. soc->intr_mode = DP_INTR_POLL;
  1219. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1220. soc->intr_ctx[i].dp_intr_id = i;
  1221. soc->intr_ctx[i].tx_ring_mask =
  1222. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1223. soc->intr_ctx[i].rx_ring_mask =
  1224. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1225. soc->intr_ctx[i].rx_mon_ring_mask =
  1226. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1227. soc->intr_ctx[i].rx_err_ring_mask =
  1228. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1229. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1230. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1231. soc->intr_ctx[i].reo_status_ring_mask =
  1232. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1233. soc->intr_ctx[i].rxdma2host_ring_mask =
  1234. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1235. soc->intr_ctx[i].soc = soc;
  1236. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1237. }
  1238. qdf_timer_init(soc->osdev, &soc->int_timer,
  1239. dp_interrupt_timer, (void *)soc,
  1240. QDF_TIMER_TYPE_WAKE_APPS);
  1241. return QDF_STATUS_SUCCESS;
  1242. }
  1243. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1244. #if defined(CONFIG_MCL)
  1245. /*
  1246. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1247. * @txrx_soc: DP SOC handle
  1248. *
  1249. * Call the appropriate attach function based on the mode of operation.
  1250. * This is a WAR for enabling monitor mode.
  1251. *
  1252. * Return: 0 for success. nonzero for failure.
  1253. */
  1254. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1255. {
  1256. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1257. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1258. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1259. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1260. "%s: Poll mode", __func__);
  1261. return dp_soc_attach_poll(txrx_soc);
  1262. } else {
  1263. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1264. "%s: Interrupt mode", __func__);
  1265. return dp_soc_interrupt_attach(txrx_soc);
  1266. }
  1267. }
  1268. #else
  1269. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1270. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1271. {
  1272. return dp_soc_attach_poll(txrx_soc);
  1273. }
  1274. #else
  1275. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1276. {
  1277. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1278. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1279. return dp_soc_attach_poll(txrx_soc);
  1280. else
  1281. return dp_soc_interrupt_attach(txrx_soc);
  1282. }
  1283. #endif
  1284. #endif
  1285. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1286. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1287. {
  1288. int j;
  1289. int num_irq = 0;
  1290. int tx_mask =
  1291. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1292. int rx_mask =
  1293. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1294. int rx_mon_mask =
  1295. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1296. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1297. soc->wlan_cfg_ctx, intr_ctx_num);
  1298. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1299. soc->wlan_cfg_ctx, intr_ctx_num);
  1300. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1301. soc->wlan_cfg_ctx, intr_ctx_num);
  1302. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1303. soc->wlan_cfg_ctx, intr_ctx_num);
  1304. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1305. soc->wlan_cfg_ctx, intr_ctx_num);
  1306. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1307. soc->wlan_cfg_ctx, intr_ctx_num);
  1308. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1309. if (tx_mask & (1 << j)) {
  1310. irq_id_map[num_irq++] =
  1311. (wbm2host_tx_completions_ring1 - j);
  1312. }
  1313. if (rx_mask & (1 << j)) {
  1314. irq_id_map[num_irq++] =
  1315. (reo2host_destination_ring1 - j);
  1316. }
  1317. if (rxdma2host_ring_mask & (1 << j)) {
  1318. irq_id_map[num_irq++] =
  1319. rxdma2host_destination_ring_mac1 -
  1320. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1321. }
  1322. if (host2rxdma_ring_mask & (1 << j)) {
  1323. irq_id_map[num_irq++] =
  1324. host2rxdma_host_buf_ring_mac1 -
  1325. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1326. }
  1327. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1328. irq_id_map[num_irq++] =
  1329. host2rxdma_monitor_ring1 -
  1330. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1331. }
  1332. if (rx_mon_mask & (1 << j)) {
  1333. irq_id_map[num_irq++] =
  1334. ppdu_end_interrupts_mac1 -
  1335. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1336. irq_id_map[num_irq++] =
  1337. rxdma2host_monitor_status_ring_mac1 -
  1338. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1339. }
  1340. if (rx_wbm_rel_ring_mask & (1 << j))
  1341. irq_id_map[num_irq++] = wbm2host_rx_release;
  1342. if (rx_err_ring_mask & (1 << j))
  1343. irq_id_map[num_irq++] = reo2host_exception;
  1344. if (reo_status_ring_mask & (1 << j))
  1345. irq_id_map[num_irq++] = reo2host_status;
  1346. }
  1347. *num_irq_r = num_irq;
  1348. }
  1349. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1350. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1351. int msi_vector_count, int msi_vector_start)
  1352. {
  1353. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1354. soc->wlan_cfg_ctx, intr_ctx_num);
  1355. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1356. soc->wlan_cfg_ctx, intr_ctx_num);
  1357. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1358. soc->wlan_cfg_ctx, intr_ctx_num);
  1359. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1360. soc->wlan_cfg_ctx, intr_ctx_num);
  1361. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1362. soc->wlan_cfg_ctx, intr_ctx_num);
  1363. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1364. soc->wlan_cfg_ctx, intr_ctx_num);
  1365. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1366. soc->wlan_cfg_ctx, intr_ctx_num);
  1367. unsigned int vector =
  1368. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1369. int num_irq = 0;
  1370. soc->intr_mode = DP_INTR_MSI;
  1371. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1372. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1373. irq_id_map[num_irq++] =
  1374. pld_get_msi_irq(soc->osdev->dev, vector);
  1375. *num_irq_r = num_irq;
  1376. }
  1377. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1378. int *irq_id_map, int *num_irq)
  1379. {
  1380. int msi_vector_count, ret;
  1381. uint32_t msi_base_data, msi_vector_start;
  1382. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1383. &msi_vector_count,
  1384. &msi_base_data,
  1385. &msi_vector_start);
  1386. if (ret)
  1387. return dp_soc_interrupt_map_calculate_integrated(soc,
  1388. intr_ctx_num, irq_id_map, num_irq);
  1389. else
  1390. dp_soc_interrupt_map_calculate_msi(soc,
  1391. intr_ctx_num, irq_id_map, num_irq,
  1392. msi_vector_count, msi_vector_start);
  1393. }
  1394. /*
  1395. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1396. * @txrx_soc: DP SOC handle
  1397. *
  1398. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1399. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1400. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1401. *
  1402. * Return: 0 for success. nonzero for failure.
  1403. */
  1404. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1405. {
  1406. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1407. int i = 0;
  1408. int num_irq = 0;
  1409. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1410. int ret = 0;
  1411. /* Map of IRQ ids registered with one interrupt context */
  1412. int irq_id_map[HIF_MAX_GRP_IRQ];
  1413. int tx_mask =
  1414. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1415. int rx_mask =
  1416. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1417. int rx_mon_mask =
  1418. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1419. int rx_err_ring_mask =
  1420. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1421. int rx_wbm_rel_ring_mask =
  1422. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1423. int reo_status_ring_mask =
  1424. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1425. int rxdma2host_ring_mask =
  1426. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1427. int host2rxdma_ring_mask =
  1428. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1429. int host2rxdma_mon_ring_mask =
  1430. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1431. soc->wlan_cfg_ctx, i);
  1432. soc->intr_ctx[i].dp_intr_id = i;
  1433. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1434. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1435. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1436. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1437. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1438. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1439. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1440. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1441. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1442. host2rxdma_mon_ring_mask;
  1443. soc->intr_ctx[i].soc = soc;
  1444. num_irq = 0;
  1445. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1446. &num_irq);
  1447. ret = hif_register_ext_group(soc->hif_handle,
  1448. num_irq, irq_id_map, dp_service_srngs,
  1449. &soc->intr_ctx[i], "dp_intr",
  1450. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1451. if (ret) {
  1452. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1453. FL("failed, ret = %d"), ret);
  1454. return QDF_STATUS_E_FAILURE;
  1455. }
  1456. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1457. }
  1458. hif_configure_ext_group_interrupts(soc->hif_handle);
  1459. return QDF_STATUS_SUCCESS;
  1460. }
  1461. /*
  1462. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1463. * @txrx_soc: DP SOC handle
  1464. *
  1465. * Return: void
  1466. */
  1467. static void dp_soc_interrupt_detach(void *txrx_soc)
  1468. {
  1469. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1470. int i;
  1471. if (soc->intr_mode == DP_INTR_POLL) {
  1472. qdf_timer_stop(&soc->int_timer);
  1473. qdf_timer_free(&soc->int_timer);
  1474. } else {
  1475. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1476. }
  1477. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1478. soc->intr_ctx[i].tx_ring_mask = 0;
  1479. soc->intr_ctx[i].rx_ring_mask = 0;
  1480. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1481. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1482. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1483. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1484. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1485. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1486. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1487. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1488. }
  1489. }
  1490. #define AVG_MAX_MPDUS_PER_TID 128
  1491. #define AVG_TIDS_PER_CLIENT 2
  1492. #define AVG_FLOWS_PER_TID 2
  1493. #define AVG_MSDUS_PER_FLOW 128
  1494. #define AVG_MSDUS_PER_MPDU 4
  1495. /*
  1496. * Allocate and setup link descriptor pool that will be used by HW for
  1497. * various link and queue descriptors and managed by WBM
  1498. */
  1499. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1500. {
  1501. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1502. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1503. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1504. uint32_t num_mpdus_per_link_desc =
  1505. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1506. uint32_t num_msdus_per_link_desc =
  1507. hal_num_msdus_per_link_desc(soc->hal_soc);
  1508. uint32_t num_mpdu_links_per_queue_desc =
  1509. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1510. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1511. uint32_t total_link_descs, total_mem_size;
  1512. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1513. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1514. uint32_t num_link_desc_banks;
  1515. uint32_t last_bank_size = 0;
  1516. uint32_t entry_size, num_entries;
  1517. int i;
  1518. uint32_t desc_id = 0;
  1519. qdf_dma_addr_t *baseaddr = NULL;
  1520. /* Only Tx queue descriptors are allocated from common link descriptor
  1521. * pool Rx queue descriptors are not included in this because (REO queue
  1522. * extension descriptors) they are expected to be allocated contiguously
  1523. * with REO queue descriptors
  1524. */
  1525. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1526. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1527. num_mpdu_queue_descs = num_mpdu_link_descs /
  1528. num_mpdu_links_per_queue_desc;
  1529. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1530. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1531. num_msdus_per_link_desc;
  1532. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1533. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1534. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1535. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1536. /* Round up to power of 2 */
  1537. total_link_descs = 1;
  1538. while (total_link_descs < num_entries)
  1539. total_link_descs <<= 1;
  1540. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1541. FL("total_link_descs: %u, link_desc_size: %d"),
  1542. total_link_descs, link_desc_size);
  1543. total_mem_size = total_link_descs * link_desc_size;
  1544. total_mem_size += link_desc_align;
  1545. if (total_mem_size <= max_alloc_size) {
  1546. num_link_desc_banks = 0;
  1547. last_bank_size = total_mem_size;
  1548. } else {
  1549. num_link_desc_banks = (total_mem_size) /
  1550. (max_alloc_size - link_desc_align);
  1551. last_bank_size = total_mem_size %
  1552. (max_alloc_size - link_desc_align);
  1553. }
  1554. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1555. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1556. total_mem_size, num_link_desc_banks);
  1557. for (i = 0; i < num_link_desc_banks; i++) {
  1558. if (!soc->dp_soc_reinit) {
  1559. baseaddr = &soc->link_desc_banks[i].
  1560. base_paddr_unaligned;
  1561. soc->link_desc_banks[i].base_vaddr_unaligned =
  1562. qdf_mem_alloc_consistent(soc->osdev,
  1563. soc->osdev->dev,
  1564. max_alloc_size,
  1565. baseaddr);
  1566. }
  1567. soc->link_desc_banks[i].size = max_alloc_size;
  1568. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1569. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1570. ((unsigned long)(
  1571. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1572. link_desc_align));
  1573. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1574. soc->link_desc_banks[i].base_paddr_unaligned) +
  1575. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1576. (unsigned long)(
  1577. soc->link_desc_banks[i].base_vaddr_unaligned));
  1578. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1579. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1580. FL("Link descriptor memory alloc failed"));
  1581. goto fail;
  1582. }
  1583. }
  1584. if (last_bank_size) {
  1585. /* Allocate last bank in case total memory required is not exact
  1586. * multiple of max_alloc_size
  1587. */
  1588. if (!soc->dp_soc_reinit) {
  1589. baseaddr = &soc->link_desc_banks[i].
  1590. base_paddr_unaligned;
  1591. soc->link_desc_banks[i].base_vaddr_unaligned =
  1592. qdf_mem_alloc_consistent(soc->osdev,
  1593. soc->osdev->dev,
  1594. last_bank_size,
  1595. baseaddr);
  1596. }
  1597. soc->link_desc_banks[i].size = last_bank_size;
  1598. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1599. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1600. ((unsigned long)(
  1601. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1602. link_desc_align));
  1603. soc->link_desc_banks[i].base_paddr =
  1604. (unsigned long)(
  1605. soc->link_desc_banks[i].base_paddr_unaligned) +
  1606. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1607. (unsigned long)(
  1608. soc->link_desc_banks[i].base_vaddr_unaligned));
  1609. }
  1610. /* Allocate and setup link descriptor idle list for HW internal use */
  1611. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1612. total_mem_size = entry_size * total_link_descs;
  1613. if (total_mem_size <= max_alloc_size) {
  1614. void *desc;
  1615. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1616. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1617. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1618. FL("Link desc idle ring setup failed"));
  1619. goto fail;
  1620. }
  1621. hal_srng_access_start_unlocked(soc->hal_soc,
  1622. soc->wbm_idle_link_ring.hal_srng);
  1623. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1624. soc->link_desc_banks[i].base_paddr; i++) {
  1625. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1626. ((unsigned long)(
  1627. soc->link_desc_banks[i].base_vaddr) -
  1628. (unsigned long)(
  1629. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1630. / link_desc_size;
  1631. unsigned long paddr = (unsigned long)(
  1632. soc->link_desc_banks[i].base_paddr);
  1633. while (num_entries && (desc = hal_srng_src_get_next(
  1634. soc->hal_soc,
  1635. soc->wbm_idle_link_ring.hal_srng))) {
  1636. hal_set_link_desc_addr(desc,
  1637. LINK_DESC_COOKIE(desc_id, i), paddr);
  1638. num_entries--;
  1639. desc_id++;
  1640. paddr += link_desc_size;
  1641. }
  1642. }
  1643. hal_srng_access_end_unlocked(soc->hal_soc,
  1644. soc->wbm_idle_link_ring.hal_srng);
  1645. } else {
  1646. uint32_t num_scatter_bufs;
  1647. uint32_t num_entries_per_buf;
  1648. uint32_t rem_entries;
  1649. uint8_t *scatter_buf_ptr;
  1650. uint16_t scatter_buf_num;
  1651. uint32_t buf_size = 0;
  1652. soc->wbm_idle_scatter_buf_size =
  1653. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1654. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1655. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1656. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1657. soc->hal_soc, total_mem_size,
  1658. soc->wbm_idle_scatter_buf_size);
  1659. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1660. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1661. FL("scatter bufs size out of bounds"));
  1662. goto fail;
  1663. }
  1664. for (i = 0; i < num_scatter_bufs; i++) {
  1665. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1666. if (!soc->dp_soc_reinit) {
  1667. buf_size = soc->wbm_idle_scatter_buf_size;
  1668. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1669. qdf_mem_alloc_consistent(soc->osdev,
  1670. soc->osdev->
  1671. dev,
  1672. buf_size,
  1673. baseaddr);
  1674. }
  1675. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1676. QDF_TRACE(QDF_MODULE_ID_DP,
  1677. QDF_TRACE_LEVEL_ERROR,
  1678. FL("Scatter lst memory alloc fail"));
  1679. goto fail;
  1680. }
  1681. }
  1682. /* Populate idle list scatter buffers with link descriptor
  1683. * pointers
  1684. */
  1685. scatter_buf_num = 0;
  1686. scatter_buf_ptr = (uint8_t *)(
  1687. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1688. rem_entries = num_entries_per_buf;
  1689. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1690. soc->link_desc_banks[i].base_paddr; i++) {
  1691. uint32_t num_link_descs =
  1692. (soc->link_desc_banks[i].size -
  1693. ((unsigned long)(
  1694. soc->link_desc_banks[i].base_vaddr) -
  1695. (unsigned long)(
  1696. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1697. / link_desc_size;
  1698. unsigned long paddr = (unsigned long)(
  1699. soc->link_desc_banks[i].base_paddr);
  1700. while (num_link_descs) {
  1701. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1702. LINK_DESC_COOKIE(desc_id, i), paddr);
  1703. num_link_descs--;
  1704. desc_id++;
  1705. paddr += link_desc_size;
  1706. rem_entries--;
  1707. if (rem_entries) {
  1708. scatter_buf_ptr += entry_size;
  1709. } else {
  1710. rem_entries = num_entries_per_buf;
  1711. scatter_buf_num++;
  1712. if (scatter_buf_num >= num_scatter_bufs)
  1713. break;
  1714. scatter_buf_ptr = (uint8_t *)(
  1715. soc->wbm_idle_scatter_buf_base_vaddr[
  1716. scatter_buf_num]);
  1717. }
  1718. }
  1719. }
  1720. /* Setup link descriptor idle list in HW */
  1721. hal_setup_link_idle_list(soc->hal_soc,
  1722. soc->wbm_idle_scatter_buf_base_paddr,
  1723. soc->wbm_idle_scatter_buf_base_vaddr,
  1724. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1725. (uint32_t)(scatter_buf_ptr -
  1726. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1727. scatter_buf_num-1])), total_link_descs);
  1728. }
  1729. return 0;
  1730. fail:
  1731. if (soc->wbm_idle_link_ring.hal_srng) {
  1732. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1733. WBM_IDLE_LINK, 0);
  1734. }
  1735. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1736. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1737. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1738. soc->wbm_idle_scatter_buf_size,
  1739. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1740. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1741. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1742. }
  1743. }
  1744. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1745. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1746. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1747. soc->link_desc_banks[i].size,
  1748. soc->link_desc_banks[i].base_vaddr_unaligned,
  1749. soc->link_desc_banks[i].base_paddr_unaligned,
  1750. 0);
  1751. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1752. }
  1753. }
  1754. return QDF_STATUS_E_FAILURE;
  1755. }
  1756. /*
  1757. * Free link descriptor pool that was setup HW
  1758. */
  1759. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1760. {
  1761. int i;
  1762. if (soc->wbm_idle_link_ring.hal_srng) {
  1763. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1764. WBM_IDLE_LINK, 0);
  1765. }
  1766. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1767. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1768. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1769. soc->wbm_idle_scatter_buf_size,
  1770. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1771. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1772. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1773. }
  1774. }
  1775. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1776. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1777. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1778. soc->link_desc_banks[i].size,
  1779. soc->link_desc_banks[i].base_vaddr_unaligned,
  1780. soc->link_desc_banks[i].base_paddr_unaligned,
  1781. 0);
  1782. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1783. }
  1784. }
  1785. }
  1786. #ifdef IPA_OFFLOAD
  1787. #define REO_DST_RING_SIZE_QCA6290 1023
  1788. #ifndef QCA_WIFI_QCA8074_VP
  1789. #define REO_DST_RING_SIZE_QCA8074 1023
  1790. #else
  1791. #define REO_DST_RING_SIZE_QCA8074 8
  1792. #endif /* QCA_WIFI_QCA8074_VP */
  1793. #else
  1794. #define REO_DST_RING_SIZE_QCA6290 1024
  1795. #ifndef QCA_WIFI_QCA8074_VP
  1796. #define REO_DST_RING_SIZE_QCA8074 2048
  1797. #else
  1798. #define REO_DST_RING_SIZE_QCA8074 8
  1799. #endif /* QCA_WIFI_QCA8074_VP */
  1800. #endif /* IPA_OFFLOAD */
  1801. /*
  1802. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1803. * @soc: Datapath SOC handle
  1804. *
  1805. * This is a timer function used to age out stale AST nodes from
  1806. * AST table
  1807. */
  1808. #ifdef FEATURE_WDS
  1809. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1810. {
  1811. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1812. struct dp_pdev *pdev;
  1813. struct dp_vdev *vdev;
  1814. struct dp_peer *peer;
  1815. struct dp_ast_entry *ase, *temp_ase;
  1816. int i;
  1817. bool check_wds_ase = false;
  1818. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1819. soc->wds_ast_aging_timer_cnt = 0;
  1820. check_wds_ase = true;
  1821. }
  1822. /* Peer list access lock */
  1823. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1824. /* AST list access lock */
  1825. qdf_spin_lock_bh(&soc->ast_lock);
  1826. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1827. pdev = soc->pdev_list[i];
  1828. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1829. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1830. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1831. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1832. /*
  1833. * Do not expire static ast entries
  1834. * and HM WDS entries
  1835. */
  1836. if (ase->type !=
  1837. CDP_TXRX_AST_TYPE_WDS &&
  1838. ase->type !=
  1839. CDP_TXRX_AST_TYPE_MEC &&
  1840. ase->type !=
  1841. CDP_TXRX_AST_TYPE_DA)
  1842. continue;
  1843. /* Expire MEC entry every n sec.
  1844. * This needs to be expired in
  1845. * case if STA backbone is made as
  1846. * AP backbone, In this case it needs
  1847. * to be re-added as a WDS entry.
  1848. */
  1849. if (ase->is_active && ase->type ==
  1850. CDP_TXRX_AST_TYPE_MEC) {
  1851. ase->is_active = FALSE;
  1852. continue;
  1853. } else if (ase->is_active &&
  1854. check_wds_ase) {
  1855. ase->is_active = FALSE;
  1856. continue;
  1857. }
  1858. if (ase->type ==
  1859. CDP_TXRX_AST_TYPE_MEC) {
  1860. DP_STATS_INC(soc,
  1861. ast.aged_out, 1);
  1862. dp_peer_del_ast(soc, ase);
  1863. } else if (check_wds_ase) {
  1864. DP_STATS_INC(soc,
  1865. ast.aged_out, 1);
  1866. dp_peer_del_ast(soc, ase);
  1867. }
  1868. }
  1869. }
  1870. }
  1871. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1872. }
  1873. qdf_spin_unlock_bh(&soc->ast_lock);
  1874. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1875. if (qdf_atomic_read(&soc->cmn_init_done))
  1876. qdf_timer_mod(&soc->ast_aging_timer,
  1877. DP_AST_AGING_TIMER_DEFAULT_MS);
  1878. }
  1879. /*
  1880. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1881. * @soc: Datapath SOC handle
  1882. *
  1883. * Return: None
  1884. */
  1885. static void dp_soc_wds_attach(struct dp_soc *soc)
  1886. {
  1887. soc->wds_ast_aging_timer_cnt = 0;
  1888. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  1889. dp_ast_aging_timer_fn, (void *)soc,
  1890. QDF_TIMER_TYPE_WAKE_APPS);
  1891. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  1892. }
  1893. /*
  1894. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1895. * @txrx_soc: DP SOC handle
  1896. *
  1897. * Return: None
  1898. */
  1899. static void dp_soc_wds_detach(struct dp_soc *soc)
  1900. {
  1901. qdf_timer_stop(&soc->ast_aging_timer);
  1902. qdf_timer_free(&soc->ast_aging_timer);
  1903. }
  1904. #else
  1905. static void dp_soc_wds_attach(struct dp_soc *soc)
  1906. {
  1907. }
  1908. static void dp_soc_wds_detach(struct dp_soc *soc)
  1909. {
  1910. }
  1911. #endif
  1912. /*
  1913. * dp_soc_reset_ring_map() - Reset cpu ring map
  1914. * @soc: Datapath soc handler
  1915. *
  1916. * This api resets the default cpu ring map
  1917. */
  1918. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1919. {
  1920. uint8_t i;
  1921. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1922. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1923. switch (nss_config) {
  1924. case dp_nss_cfg_first_radio:
  1925. /*
  1926. * Setting Tx ring map for one nss offloaded radio
  1927. */
  1928. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1929. break;
  1930. case dp_nss_cfg_second_radio:
  1931. /*
  1932. * Setting Tx ring for two nss offloaded radios
  1933. */
  1934. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1935. break;
  1936. case dp_nss_cfg_dbdc:
  1937. /*
  1938. * Setting Tx ring map for 2 nss offloaded radios
  1939. */
  1940. soc->tx_ring_map[i] =
  1941. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  1942. break;
  1943. case dp_nss_cfg_dbtc:
  1944. /*
  1945. * Setting Tx ring map for 3 nss offloaded radios
  1946. */
  1947. soc->tx_ring_map[i] =
  1948. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  1949. break;
  1950. default:
  1951. dp_err("tx_ring_map failed due to invalid nss cfg");
  1952. break;
  1953. }
  1954. }
  1955. }
  1956. /*
  1957. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1958. * @dp_soc - DP soc handle
  1959. * @ring_type - ring type
  1960. * @ring_num - ring_num
  1961. *
  1962. * return 0 or 1
  1963. */
  1964. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1965. {
  1966. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1967. uint8_t status = 0;
  1968. switch (ring_type) {
  1969. case WBM2SW_RELEASE:
  1970. case REO_DST:
  1971. case RXDMA_BUF:
  1972. status = ((nss_config) & (1 << ring_num));
  1973. break;
  1974. default:
  1975. break;
  1976. }
  1977. return status;
  1978. }
  1979. /*
  1980. * dp_soc_reset_intr_mask() - reset interrupt mask
  1981. * @dp_soc - DP Soc handle
  1982. *
  1983. * Return: Return void
  1984. */
  1985. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1986. {
  1987. uint8_t j;
  1988. int *grp_mask = NULL;
  1989. int group_number, mask, num_ring;
  1990. /* number of tx ring */
  1991. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1992. /*
  1993. * group mask for tx completion ring.
  1994. */
  1995. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1996. /* loop and reset the mask for only offloaded ring */
  1997. for (j = 0; j < num_ring; j++) {
  1998. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1999. continue;
  2000. }
  2001. /*
  2002. * Group number corresponding to tx offloaded ring.
  2003. */
  2004. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2005. if (group_number < 0) {
  2006. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2007. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2008. WBM2SW_RELEASE, j);
  2009. return;
  2010. }
  2011. /* reset the tx mask for offloaded ring */
  2012. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2013. mask &= (~(1 << j));
  2014. /*
  2015. * reset the interrupt mask for offloaded ring.
  2016. */
  2017. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2018. }
  2019. /* number of rx rings */
  2020. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2021. /*
  2022. * group mask for reo destination ring.
  2023. */
  2024. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2025. /* loop and reset the mask for only offloaded ring */
  2026. for (j = 0; j < num_ring; j++) {
  2027. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2028. continue;
  2029. }
  2030. /*
  2031. * Group number corresponding to rx offloaded ring.
  2032. */
  2033. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2034. if (group_number < 0) {
  2035. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2036. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2037. REO_DST, j);
  2038. return;
  2039. }
  2040. /* set the interrupt mask for offloaded ring */
  2041. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2042. mask &= (~(1 << j));
  2043. /*
  2044. * set the interrupt mask to zero for rx offloaded radio.
  2045. */
  2046. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2047. }
  2048. /*
  2049. * group mask for Rx buffer refill ring
  2050. */
  2051. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2052. /* loop and reset the mask for only offloaded ring */
  2053. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2054. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2055. continue;
  2056. }
  2057. /*
  2058. * Group number corresponding to rx offloaded ring.
  2059. */
  2060. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2061. if (group_number < 0) {
  2062. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2063. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2064. REO_DST, j);
  2065. return;
  2066. }
  2067. /* set the interrupt mask for offloaded ring */
  2068. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2069. group_number);
  2070. mask &= (~(1 << j));
  2071. /*
  2072. * set the interrupt mask to zero for rx offloaded radio.
  2073. */
  2074. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2075. group_number, mask);
  2076. }
  2077. }
  2078. #ifdef IPA_OFFLOAD
  2079. /**
  2080. * dp_reo_remap_config() - configure reo remap register value based
  2081. * nss configuration.
  2082. * based on offload_radio value below remap configuration
  2083. * get applied.
  2084. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2085. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2086. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2087. * 3 - both Radios handled by NSS (remap not required)
  2088. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2089. *
  2090. * @remap1: output parameter indicates reo remap 1 register value
  2091. * @remap2: output parameter indicates reo remap 2 register value
  2092. * Return: bool type, true if remap is configured else false.
  2093. */
  2094. static bool dp_reo_remap_config(struct dp_soc *soc,
  2095. uint32_t *remap1,
  2096. uint32_t *remap2)
  2097. {
  2098. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2099. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2100. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2101. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2102. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2103. return true;
  2104. }
  2105. #else
  2106. static bool dp_reo_remap_config(struct dp_soc *soc,
  2107. uint32_t *remap1,
  2108. uint32_t *remap2)
  2109. {
  2110. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2111. switch (offload_radio) {
  2112. case dp_nss_cfg_default:
  2113. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2114. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2115. (0x3 << 18) | (0x4 << 21)) << 8;
  2116. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2117. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2118. (0x3 << 18) | (0x4 << 21)) << 8;
  2119. break;
  2120. case dp_nss_cfg_first_radio:
  2121. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2122. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2123. (0x2 << 18) | (0x3 << 21)) << 8;
  2124. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2125. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2126. (0x4 << 18) | (0x2 << 21)) << 8;
  2127. break;
  2128. case dp_nss_cfg_second_radio:
  2129. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2130. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2131. (0x1 << 18) | (0x3 << 21)) << 8;
  2132. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2133. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2134. (0x4 << 18) | (0x1 << 21)) << 8;
  2135. break;
  2136. case dp_nss_cfg_dbdc:
  2137. case dp_nss_cfg_dbtc:
  2138. /* return false if both or all are offloaded to NSS */
  2139. return false;
  2140. }
  2141. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2142. *remap1, *remap2, offload_radio);
  2143. return true;
  2144. }
  2145. #endif
  2146. /*
  2147. * dp_reo_frag_dst_set() - configure reo register to set the
  2148. * fragment destination ring
  2149. * @soc : Datapath soc
  2150. * @frag_dst_ring : output parameter to set fragment destination ring
  2151. *
  2152. * Based on offload_radio below fragment destination rings is selected
  2153. * 0 - TCL
  2154. * 1 - SW1
  2155. * 2 - SW2
  2156. * 3 - SW3
  2157. * 4 - SW4
  2158. * 5 - Release
  2159. * 6 - FW
  2160. * 7 - alternate select
  2161. *
  2162. * return: void
  2163. */
  2164. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2165. {
  2166. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2167. switch (offload_radio) {
  2168. case dp_nss_cfg_default:
  2169. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2170. break;
  2171. case dp_nss_cfg_dbdc:
  2172. case dp_nss_cfg_dbtc:
  2173. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2174. break;
  2175. default:
  2176. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2177. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2178. break;
  2179. }
  2180. }
  2181. /*
  2182. * dp_soc_cmn_setup() - Common SoC level initializion
  2183. * @soc: Datapath SOC handle
  2184. *
  2185. * This is an internal function used to setup common SOC data structures,
  2186. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2187. */
  2188. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2189. {
  2190. int i;
  2191. struct hal_reo_params reo_params;
  2192. int tx_ring_size;
  2193. int tx_comp_ring_size;
  2194. int reo_dst_ring_size;
  2195. uint32_t entries;
  2196. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2197. if (qdf_atomic_read(&soc->cmn_init_done))
  2198. return 0;
  2199. if (dp_hw_link_desc_pool_setup(soc))
  2200. goto fail1;
  2201. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2202. /* Setup SRNG rings */
  2203. /* Common rings */
  2204. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2205. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2206. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2207. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2208. goto fail1;
  2209. }
  2210. soc->num_tcl_data_rings = 0;
  2211. /* Tx data rings */
  2212. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2213. soc->num_tcl_data_rings =
  2214. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2215. tx_comp_ring_size =
  2216. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2217. tx_ring_size =
  2218. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2219. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2220. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2221. TCL_DATA, i, 0, tx_ring_size)) {
  2222. QDF_TRACE(QDF_MODULE_ID_DP,
  2223. QDF_TRACE_LEVEL_ERROR,
  2224. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2225. goto fail1;
  2226. }
  2227. /*
  2228. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2229. * count
  2230. */
  2231. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2232. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2233. QDF_TRACE(QDF_MODULE_ID_DP,
  2234. QDF_TRACE_LEVEL_ERROR,
  2235. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2236. goto fail1;
  2237. }
  2238. }
  2239. } else {
  2240. /* This will be incremented during per pdev ring setup */
  2241. soc->num_tcl_data_rings = 0;
  2242. }
  2243. if (dp_tx_soc_attach(soc)) {
  2244. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2245. FL("dp_tx_soc_attach failed"));
  2246. goto fail1;
  2247. }
  2248. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2249. /* TCL command and status rings */
  2250. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2251. entries)) {
  2252. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2253. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2254. goto fail1;
  2255. }
  2256. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2257. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2258. entries)) {
  2259. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2260. FL("dp_srng_setup failed for tcl_status_ring"));
  2261. goto fail1;
  2262. }
  2263. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2264. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2265. * descriptors
  2266. */
  2267. /* Rx data rings */
  2268. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2269. soc->num_reo_dest_rings =
  2270. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2271. QDF_TRACE(QDF_MODULE_ID_DP,
  2272. QDF_TRACE_LEVEL_INFO,
  2273. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2274. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2275. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2276. i, 0, reo_dst_ring_size)) {
  2277. QDF_TRACE(QDF_MODULE_ID_DP,
  2278. QDF_TRACE_LEVEL_ERROR,
  2279. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2280. goto fail1;
  2281. }
  2282. }
  2283. } else {
  2284. /* This will be incremented during per pdev ring setup */
  2285. soc->num_reo_dest_rings = 0;
  2286. }
  2287. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2288. /* LMAC RxDMA to SW Rings configuration */
  2289. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2290. /* Only valid for MCL */
  2291. struct dp_pdev *pdev = soc->pdev_list[0];
  2292. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2293. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2294. RXDMA_DST, 0, i,
  2295. entries)) {
  2296. QDF_TRACE(QDF_MODULE_ID_DP,
  2297. QDF_TRACE_LEVEL_ERROR,
  2298. FL(RNG_ERR "rxdma_err_dst_ring"));
  2299. goto fail1;
  2300. }
  2301. }
  2302. }
  2303. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2304. /* REO reinjection ring */
  2305. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2306. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2307. entries)) {
  2308. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2309. FL("dp_srng_setup failed for reo_reinject_ring"));
  2310. goto fail1;
  2311. }
  2312. /* Rx release ring */
  2313. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2314. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2315. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2316. FL("dp_srng_setup failed for rx_rel_ring"));
  2317. goto fail1;
  2318. }
  2319. /* Rx exception ring */
  2320. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2321. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2322. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2323. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2324. FL("dp_srng_setup failed for reo_exception_ring"));
  2325. goto fail1;
  2326. }
  2327. /* REO command and status rings */
  2328. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2329. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2330. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2331. FL("dp_srng_setup failed for reo_cmd_ring"));
  2332. goto fail1;
  2333. }
  2334. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2335. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2336. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2337. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2338. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2339. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2340. FL("dp_srng_setup failed for reo_status_ring"));
  2341. goto fail1;
  2342. }
  2343. /* Reset the cpu ring map if radio is NSS offloaded */
  2344. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2345. dp_soc_reset_cpu_ring_map(soc);
  2346. dp_soc_reset_intr_mask(soc);
  2347. }
  2348. /* Setup HW REO */
  2349. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2350. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2351. /*
  2352. * Reo ring remap is not required if both radios
  2353. * are offloaded to NSS
  2354. */
  2355. if (!dp_reo_remap_config(soc,
  2356. &reo_params.remap1,
  2357. &reo_params.remap2))
  2358. goto out;
  2359. reo_params.rx_hash_enabled = true;
  2360. }
  2361. /* setup the global rx defrag waitlist */
  2362. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2363. soc->rx.defrag.timeout_ms =
  2364. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2365. soc->rx.flags.defrag_timeout_check =
  2366. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2367. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2368. out:
  2369. /*
  2370. * set the fragment destination ring
  2371. */
  2372. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2373. hal_reo_setup(soc->hal_soc, &reo_params);
  2374. qdf_atomic_set(&soc->cmn_init_done, 1);
  2375. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2376. return 0;
  2377. fail1:
  2378. /*
  2379. * Cleanup will be done as part of soc_detach, which will
  2380. * be called on pdev attach failure
  2381. */
  2382. return QDF_STATUS_E_FAILURE;
  2383. }
  2384. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2385. static void dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2386. {
  2387. struct cdp_lro_hash_config lro_hash;
  2388. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2389. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2390. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2391. FL("LRO disabled RX hash disabled"));
  2392. return;
  2393. }
  2394. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2395. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2396. lro_hash.lro_enable = 1;
  2397. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2398. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2399. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2400. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2401. }
  2402. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2403. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2404. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2405. LRO_IPV4_SEED_ARR_SZ));
  2406. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2407. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2408. LRO_IPV6_SEED_ARR_SZ));
  2409. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2410. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2411. lro_hash.lro_enable, lro_hash.tcp_flag,
  2412. lro_hash.tcp_flag_mask);
  2413. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2414. QDF_TRACE_LEVEL_ERROR,
  2415. (void *)lro_hash.toeplitz_hash_ipv4,
  2416. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2417. LRO_IPV4_SEED_ARR_SZ));
  2418. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2419. QDF_TRACE_LEVEL_ERROR,
  2420. (void *)lro_hash.toeplitz_hash_ipv6,
  2421. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2422. LRO_IPV6_SEED_ARR_SZ));
  2423. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2424. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2425. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2426. (pdev->ctrl_pdev, &lro_hash);
  2427. }
  2428. /*
  2429. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2430. * @soc: data path SoC handle
  2431. * @pdev: Physical device handle
  2432. *
  2433. * Return: 0 - success, > 0 - failure
  2434. */
  2435. #ifdef QCA_HOST2FW_RXBUF_RING
  2436. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2437. struct dp_pdev *pdev)
  2438. {
  2439. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2440. int max_mac_rings;
  2441. int i;
  2442. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2443. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2444. for (i = 0; i < max_mac_rings; i++) {
  2445. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2446. "%s: pdev_id %d mac_id %d",
  2447. __func__, pdev->pdev_id, i);
  2448. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2449. RXDMA_BUF, 1, i,
  2450. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2451. QDF_TRACE(QDF_MODULE_ID_DP,
  2452. QDF_TRACE_LEVEL_ERROR,
  2453. FL("failed rx mac ring setup"));
  2454. return QDF_STATUS_E_FAILURE;
  2455. }
  2456. }
  2457. return QDF_STATUS_SUCCESS;
  2458. }
  2459. #else
  2460. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2461. struct dp_pdev *pdev)
  2462. {
  2463. return QDF_STATUS_SUCCESS;
  2464. }
  2465. #endif
  2466. /**
  2467. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2468. * @pdev - DP_PDEV handle
  2469. *
  2470. * Return: void
  2471. */
  2472. static inline void
  2473. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2474. {
  2475. uint8_t map_id;
  2476. struct dp_soc *soc = pdev->soc;
  2477. if (!soc)
  2478. return;
  2479. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2480. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2481. default_dscp_tid_map,
  2482. sizeof(default_dscp_tid_map));
  2483. }
  2484. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2485. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2486. default_dscp_tid_map,
  2487. map_id);
  2488. }
  2489. }
  2490. #ifdef IPA_OFFLOAD
  2491. /**
  2492. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2493. * @soc: data path instance
  2494. * @pdev: core txrx pdev context
  2495. *
  2496. * Return: QDF_STATUS_SUCCESS: success
  2497. * QDF_STATUS_E_RESOURCES: Error return
  2498. */
  2499. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2500. struct dp_pdev *pdev)
  2501. {
  2502. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2503. int entries;
  2504. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2505. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2506. /* Setup second Rx refill buffer ring */
  2507. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2508. IPA_RX_REFILL_BUF_RING_IDX,
  2509. pdev->pdev_id,
  2510. entries)) {
  2511. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2512. FL("dp_srng_setup failed second rx refill ring"));
  2513. return QDF_STATUS_E_FAILURE;
  2514. }
  2515. return QDF_STATUS_SUCCESS;
  2516. }
  2517. /**
  2518. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2519. * @soc: data path instance
  2520. * @pdev: core txrx pdev context
  2521. *
  2522. * Return: void
  2523. */
  2524. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2525. struct dp_pdev *pdev)
  2526. {
  2527. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2528. IPA_RX_REFILL_BUF_RING_IDX);
  2529. }
  2530. #else
  2531. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2532. struct dp_pdev *pdev)
  2533. {
  2534. return QDF_STATUS_SUCCESS;
  2535. }
  2536. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2537. struct dp_pdev *pdev)
  2538. {
  2539. }
  2540. #endif
  2541. #if !defined(DISABLE_MON_CONFIG)
  2542. /**
  2543. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2544. * @soc: soc handle
  2545. * @pdev: physical device handle
  2546. *
  2547. * Return: nonzero on failure and zero on success
  2548. */
  2549. static
  2550. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2551. {
  2552. int mac_id = 0;
  2553. int pdev_id = pdev->pdev_id;
  2554. int entries;
  2555. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2556. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2557. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2558. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2559. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2560. entries =
  2561. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2562. if (dp_srng_setup(soc,
  2563. &pdev->rxdma_mon_buf_ring[mac_id],
  2564. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2565. entries)) {
  2566. QDF_TRACE(QDF_MODULE_ID_DP,
  2567. QDF_TRACE_LEVEL_ERROR,
  2568. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2569. return QDF_STATUS_E_NOMEM;
  2570. }
  2571. entries =
  2572. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2573. if (dp_srng_setup(soc,
  2574. &pdev->rxdma_mon_dst_ring[mac_id],
  2575. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2576. entries)) {
  2577. QDF_TRACE(QDF_MODULE_ID_DP,
  2578. QDF_TRACE_LEVEL_ERROR,
  2579. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2580. return QDF_STATUS_E_NOMEM;
  2581. }
  2582. entries =
  2583. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2584. if (dp_srng_setup(soc,
  2585. &pdev->rxdma_mon_status_ring[mac_id],
  2586. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2587. entries)) {
  2588. QDF_TRACE(QDF_MODULE_ID_DP,
  2589. QDF_TRACE_LEVEL_ERROR,
  2590. FL(RNG_ERR "rxdma_mon_status_ring"));
  2591. return QDF_STATUS_E_NOMEM;
  2592. }
  2593. entries =
  2594. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2595. if (dp_srng_setup(soc,
  2596. &pdev->rxdma_mon_desc_ring[mac_id],
  2597. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2598. entries)) {
  2599. QDF_TRACE(QDF_MODULE_ID_DP,
  2600. QDF_TRACE_LEVEL_ERROR,
  2601. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2602. return QDF_STATUS_E_NOMEM;
  2603. }
  2604. } else {
  2605. entries =
  2606. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2607. if (dp_srng_setup(soc,
  2608. &pdev->rxdma_mon_status_ring[mac_id],
  2609. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2610. entries)) {
  2611. QDF_TRACE(QDF_MODULE_ID_DP,
  2612. QDF_TRACE_LEVEL_ERROR,
  2613. FL(RNG_ERR "rxdma_mon_status_ring"));
  2614. return QDF_STATUS_E_NOMEM;
  2615. }
  2616. }
  2617. }
  2618. return QDF_STATUS_SUCCESS;
  2619. }
  2620. #else
  2621. static
  2622. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2623. {
  2624. return QDF_STATUS_SUCCESS;
  2625. }
  2626. #endif
  2627. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2628. * @pdev_hdl: pdev handle
  2629. */
  2630. #ifdef ATH_SUPPORT_EXT_STAT
  2631. void dp_iterate_update_peer_list(void *pdev_hdl)
  2632. {
  2633. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2634. struct dp_vdev *vdev = NULL;
  2635. struct dp_peer *peer = NULL;
  2636. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2637. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2638. dp_cal_client_update_peer_stats(&peer->stats);
  2639. }
  2640. }
  2641. }
  2642. #else
  2643. void dp_iterate_update_peer_list(void *pdev_hdl)
  2644. {
  2645. }
  2646. #endif
  2647. /*
  2648. * dp_pdev_attach_wifi3() - attach txrx pdev
  2649. * @ctrl_pdev: Opaque PDEV object
  2650. * @txrx_soc: Datapath SOC handle
  2651. * @htc_handle: HTC handle for host-target interface
  2652. * @qdf_osdev: QDF OS device
  2653. * @pdev_id: PDEV ID
  2654. *
  2655. * Return: DP PDEV handle on success, NULL on failure
  2656. */
  2657. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2658. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2659. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2660. {
  2661. int tx_ring_size;
  2662. int tx_comp_ring_size;
  2663. int reo_dst_ring_size;
  2664. int entries;
  2665. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2666. int nss_cfg;
  2667. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2668. struct dp_pdev *pdev = NULL;
  2669. if (soc->dp_soc_reinit)
  2670. pdev = soc->pdev_list[pdev_id];
  2671. else
  2672. pdev = qdf_mem_malloc(sizeof(*pdev));
  2673. if (!pdev) {
  2674. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2675. FL("DP PDEV memory allocation failed"));
  2676. goto fail0;
  2677. }
  2678. /*
  2679. * Variable to prevent double pdev deinitialization during
  2680. * radio detach execution .i.e. in the absence of any vdev.
  2681. */
  2682. pdev->pdev_deinit = 0;
  2683. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2684. if (!pdev->invalid_peer) {
  2685. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2686. FL("Invalid peer memory allocation failed"));
  2687. qdf_mem_free(pdev);
  2688. goto fail0;
  2689. }
  2690. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2691. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2692. if (!pdev->wlan_cfg_ctx) {
  2693. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2694. FL("pdev cfg_attach failed"));
  2695. qdf_mem_free(pdev->invalid_peer);
  2696. qdf_mem_free(pdev);
  2697. goto fail0;
  2698. }
  2699. /*
  2700. * set nss pdev config based on soc config
  2701. */
  2702. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2703. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2704. (nss_cfg & (1 << pdev_id)));
  2705. pdev->soc = soc;
  2706. pdev->ctrl_pdev = ctrl_pdev;
  2707. pdev->pdev_id = pdev_id;
  2708. soc->pdev_list[pdev_id] = pdev;
  2709. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2710. soc->pdev_count++;
  2711. TAILQ_INIT(&pdev->vdev_list);
  2712. qdf_spinlock_create(&pdev->vdev_list_lock);
  2713. pdev->vdev_count = 0;
  2714. qdf_spinlock_create(&pdev->tx_mutex);
  2715. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2716. TAILQ_INIT(&pdev->neighbour_peers_list);
  2717. pdev->neighbour_peers_added = false;
  2718. if (dp_soc_cmn_setup(soc)) {
  2719. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2720. FL("dp_soc_cmn_setup failed"));
  2721. goto fail1;
  2722. }
  2723. /* Setup per PDEV TCL rings if configured */
  2724. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2725. tx_ring_size =
  2726. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2727. tx_comp_ring_size =
  2728. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2729. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2730. pdev_id, pdev_id, tx_ring_size)) {
  2731. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2732. FL("dp_srng_setup failed for tcl_data_ring"));
  2733. goto fail1;
  2734. }
  2735. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2736. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2737. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2738. FL("dp_srng_setup failed for tx_comp_ring"));
  2739. goto fail1;
  2740. }
  2741. soc->num_tcl_data_rings++;
  2742. }
  2743. /* Tx specific init */
  2744. if (dp_tx_pdev_attach(pdev)) {
  2745. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2746. FL("dp_tx_pdev_attach failed"));
  2747. goto fail1;
  2748. }
  2749. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2750. /* Setup per PDEV REO rings if configured */
  2751. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2752. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2753. pdev_id, pdev_id, reo_dst_ring_size)) {
  2754. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2755. FL("dp_srng_setup failed for reo_dest_ringn"));
  2756. goto fail1;
  2757. }
  2758. soc->num_reo_dest_rings++;
  2759. }
  2760. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2761. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2762. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2763. FL("dp_srng_setup failed rx refill ring"));
  2764. goto fail1;
  2765. }
  2766. if (dp_rxdma_ring_setup(soc, pdev)) {
  2767. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2768. FL("RXDMA ring config failed"));
  2769. goto fail1;
  2770. }
  2771. if (dp_mon_rings_setup(soc, pdev)) {
  2772. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2773. FL("MONITOR rings setup failed"));
  2774. goto fail1;
  2775. }
  2776. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2777. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2778. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2779. 0, pdev_id,
  2780. entries)) {
  2781. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2782. FL(RNG_ERR "rxdma_err_dst_ring"));
  2783. goto fail1;
  2784. }
  2785. }
  2786. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2787. goto fail1;
  2788. if (dp_ipa_ring_resource_setup(soc, pdev))
  2789. goto fail1;
  2790. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2791. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2792. FL("dp_ipa_uc_attach failed"));
  2793. goto fail1;
  2794. }
  2795. /* Rx specific init */
  2796. if (dp_rx_pdev_attach(pdev)) {
  2797. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2798. FL("dp_rx_pdev_attach failed"));
  2799. goto fail1;
  2800. }
  2801. DP_STATS_INIT(pdev);
  2802. /* Monitor filter init */
  2803. pdev->mon_filter_mode = MON_FILTER_ALL;
  2804. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2805. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2806. pdev->fp_data_filter = FILTER_DATA_ALL;
  2807. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2808. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2809. pdev->mo_data_filter = FILTER_DATA_ALL;
  2810. dp_local_peer_id_pool_init(pdev);
  2811. dp_dscp_tid_map_setup(pdev);
  2812. /* Rx monitor mode specific init */
  2813. if (dp_rx_pdev_mon_attach(pdev)) {
  2814. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2815. "dp_rx_pdev_mon_attach failed");
  2816. goto fail1;
  2817. }
  2818. if (dp_wdi_event_attach(pdev)) {
  2819. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2820. "dp_wdi_evet_attach failed");
  2821. goto fail1;
  2822. }
  2823. /* set the reo destination during initialization */
  2824. pdev->reo_dest = pdev->pdev_id + 1;
  2825. /*
  2826. * initialize ppdu tlv list
  2827. */
  2828. TAILQ_INIT(&pdev->ppdu_info_list);
  2829. pdev->tlv_count = 0;
  2830. pdev->list_depth = 0;
  2831. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2832. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2833. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2834. TRUE);
  2835. /* initlialize cal client timer */
  2836. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2837. &dp_iterate_update_peer_list);
  2838. return (struct cdp_pdev *)pdev;
  2839. fail1:
  2840. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  2841. fail0:
  2842. return NULL;
  2843. }
  2844. /*
  2845. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2846. * @soc: data path SoC handle
  2847. * @pdev: Physical device handle
  2848. *
  2849. * Return: void
  2850. */
  2851. #ifdef QCA_HOST2FW_RXBUF_RING
  2852. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2853. struct dp_pdev *pdev)
  2854. {
  2855. int max_mac_rings =
  2856. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2857. int i;
  2858. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2859. max_mac_rings : MAX_RX_MAC_RINGS;
  2860. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2861. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2862. RXDMA_BUF, 1);
  2863. qdf_timer_free(&soc->mon_reap_timer);
  2864. }
  2865. #else
  2866. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2867. struct dp_pdev *pdev)
  2868. {
  2869. }
  2870. #endif
  2871. /*
  2872. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2873. * @pdev: device object
  2874. *
  2875. * Return: void
  2876. */
  2877. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2878. {
  2879. struct dp_neighbour_peer *peer = NULL;
  2880. struct dp_neighbour_peer *temp_peer = NULL;
  2881. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2882. neighbour_peer_list_elem, temp_peer) {
  2883. /* delete this peer from the list */
  2884. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2885. peer, neighbour_peer_list_elem);
  2886. qdf_mem_free(peer);
  2887. }
  2888. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2889. }
  2890. /**
  2891. * dp_htt_ppdu_stats_detach() - detach stats resources
  2892. * @pdev: Datapath PDEV handle
  2893. *
  2894. * Return: void
  2895. */
  2896. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2897. {
  2898. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2899. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2900. ppdu_info_list_elem, ppdu_info_next) {
  2901. if (!ppdu_info)
  2902. break;
  2903. qdf_assert_always(ppdu_info->nbuf);
  2904. qdf_nbuf_free(ppdu_info->nbuf);
  2905. qdf_mem_free(ppdu_info);
  2906. }
  2907. }
  2908. #if !defined(DISABLE_MON_CONFIG)
  2909. static
  2910. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  2911. int mac_id)
  2912. {
  2913. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2914. dp_srng_cleanup(soc,
  2915. &pdev->rxdma_mon_buf_ring[mac_id],
  2916. RXDMA_MONITOR_BUF, 0);
  2917. dp_srng_cleanup(soc,
  2918. &pdev->rxdma_mon_dst_ring[mac_id],
  2919. RXDMA_MONITOR_DST, 0);
  2920. dp_srng_cleanup(soc,
  2921. &pdev->rxdma_mon_status_ring[mac_id],
  2922. RXDMA_MONITOR_STATUS, 0);
  2923. dp_srng_cleanup(soc,
  2924. &pdev->rxdma_mon_desc_ring[mac_id],
  2925. RXDMA_MONITOR_DESC, 0);
  2926. dp_srng_cleanup(soc,
  2927. &pdev->rxdma_err_dst_ring[mac_id],
  2928. RXDMA_DST, 0);
  2929. } else {
  2930. dp_srng_cleanup(soc,
  2931. &pdev->rxdma_mon_status_ring[mac_id],
  2932. RXDMA_MONITOR_STATUS, 0);
  2933. dp_srng_cleanup(soc,
  2934. &pdev->rxdma_err_dst_ring[mac_id],
  2935. RXDMA_DST, 0);
  2936. }
  2937. }
  2938. #else
  2939. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  2940. int mac_id)
  2941. {
  2942. }
  2943. #endif
  2944. /**
  2945. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  2946. *
  2947. * @soc: soc handle
  2948. * @pdev: datapath physical dev handle
  2949. * @mac_id: mac number
  2950. *
  2951. * Return: None
  2952. */
  2953. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2954. int mac_id)
  2955. {
  2956. }
  2957. /**
  2958. * dp_pdev_mem_reset() - Reset txrx pdev memory
  2959. * @pdev: dp pdev handle
  2960. *
  2961. * Return: None
  2962. */
  2963. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  2964. {
  2965. uint16_t len = 0;
  2966. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  2967. len = sizeof(struct dp_pdev) -
  2968. offsetof(struct dp_pdev, pdev_deinit) -
  2969. sizeof(pdev->pdev_deinit);
  2970. dp_pdev_offset = dp_pdev_offset +
  2971. offsetof(struct dp_pdev, pdev_deinit) +
  2972. sizeof(pdev->pdev_deinit);
  2973. qdf_mem_zero(dp_pdev_offset, len);
  2974. }
  2975. /**
  2976. * dp_pdev_deinit() - Deinit txrx pdev
  2977. * @txrx_pdev: Datapath PDEV handle
  2978. * @force: Force deinit
  2979. *
  2980. * Return: None
  2981. */
  2982. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  2983. {
  2984. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2985. struct dp_soc *soc = pdev->soc;
  2986. qdf_nbuf_t curr_nbuf, next_nbuf;
  2987. int mac_id;
  2988. /*
  2989. * Prevent double pdev deinitialization during radio detach
  2990. * execution .i.e. in the absence of any vdev
  2991. */
  2992. if (pdev->pdev_deinit)
  2993. return;
  2994. pdev->pdev_deinit = 1;
  2995. dp_wdi_event_detach(pdev);
  2996. dp_tx_pdev_detach(pdev);
  2997. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2998. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2999. TCL_DATA, pdev->pdev_id);
  3000. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3001. WBM2SW_RELEASE, pdev->pdev_id);
  3002. }
  3003. dp_pktlogmod_exit(pdev);
  3004. dp_rx_pdev_detach(pdev);
  3005. dp_rx_pdev_mon_detach(pdev);
  3006. dp_neighbour_peers_detach(pdev);
  3007. qdf_spinlock_destroy(&pdev->tx_mutex);
  3008. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3009. dp_ipa_uc_detach(soc, pdev);
  3010. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3011. /* Cleanup per PDEV REO rings if configured */
  3012. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3013. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3014. REO_DST, pdev->pdev_id);
  3015. }
  3016. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3017. dp_rxdma_ring_cleanup(soc, pdev);
  3018. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3019. dp_mon_ring_deinit(soc, pdev, mac_id);
  3020. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3021. RXDMA_DST, 0);
  3022. }
  3023. curr_nbuf = pdev->invalid_peer_head_msdu;
  3024. while (curr_nbuf) {
  3025. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3026. qdf_nbuf_free(curr_nbuf);
  3027. curr_nbuf = next_nbuf;
  3028. }
  3029. pdev->invalid_peer_head_msdu = NULL;
  3030. pdev->invalid_peer_tail_msdu = NULL;
  3031. dp_htt_ppdu_stats_detach(pdev);
  3032. qdf_nbuf_free(pdev->sojourn_buf);
  3033. dp_cal_client_detach(&pdev->cal_client_ctx);
  3034. soc->pdev_count--;
  3035. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3036. qdf_mem_free(pdev->invalid_peer);
  3037. qdf_mem_free(pdev->dp_txrx_handle);
  3038. dp_pdev_mem_reset(pdev);
  3039. }
  3040. /**
  3041. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3042. * @txrx_pdev: Datapath PDEV handle
  3043. * @force: Force deinit
  3044. *
  3045. * Return: None
  3046. */
  3047. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3048. {
  3049. dp_pdev_deinit(txrx_pdev, force);
  3050. }
  3051. /*
  3052. * dp_pdev_detach() - Complete rest of pdev detach
  3053. * @txrx_pdev: Datapath PDEV handle
  3054. * @force: Force deinit
  3055. *
  3056. * Return: None
  3057. */
  3058. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3059. {
  3060. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3061. struct dp_soc *soc = pdev->soc;
  3062. int mac_id;
  3063. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3064. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3065. TCL_DATA, pdev->pdev_id);
  3066. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3067. WBM2SW_RELEASE, pdev->pdev_id);
  3068. }
  3069. dp_mon_link_free(pdev);
  3070. /* Cleanup per PDEV REO rings if configured */
  3071. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3072. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3073. REO_DST, pdev->pdev_id);
  3074. }
  3075. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3076. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3077. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3078. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3079. RXDMA_DST, 0);
  3080. }
  3081. soc->pdev_list[pdev->pdev_id] = NULL;
  3082. qdf_mem_free(pdev);
  3083. }
  3084. /*
  3085. * dp_pdev_detach_wifi3() - detach txrx pdev
  3086. * @txrx_pdev: Datapath PDEV handle
  3087. * @force: Force detach
  3088. *
  3089. * Return: None
  3090. */
  3091. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3092. {
  3093. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3094. struct dp_soc *soc = pdev->soc;
  3095. if (soc->dp_soc_reinit) {
  3096. dp_pdev_detach(txrx_pdev, force);
  3097. } else {
  3098. dp_pdev_deinit(txrx_pdev, force);
  3099. dp_pdev_detach(txrx_pdev, force);
  3100. }
  3101. }
  3102. /*
  3103. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3104. * @soc: DP SOC handle
  3105. */
  3106. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3107. {
  3108. struct reo_desc_list_node *desc;
  3109. struct dp_rx_tid *rx_tid;
  3110. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3111. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3112. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3113. rx_tid = &desc->rx_tid;
  3114. qdf_mem_unmap_nbytes_single(soc->osdev,
  3115. rx_tid->hw_qdesc_paddr,
  3116. QDF_DMA_BIDIRECTIONAL,
  3117. rx_tid->hw_qdesc_alloc_size);
  3118. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3119. qdf_mem_free(desc);
  3120. }
  3121. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3122. qdf_list_destroy(&soc->reo_desc_freelist);
  3123. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3124. }
  3125. /**
  3126. * dp_soc_mem_reset() - Reset Dp Soc memory
  3127. * @soc: DP handle
  3128. *
  3129. * Return: None
  3130. */
  3131. static void dp_soc_mem_reset(struct dp_soc *soc)
  3132. {
  3133. uint16_t len = 0;
  3134. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3135. len = sizeof(struct dp_soc) -
  3136. offsetof(struct dp_soc, dp_soc_reinit) -
  3137. sizeof(soc->dp_soc_reinit);
  3138. dp_soc_offset = dp_soc_offset +
  3139. offsetof(struct dp_soc, dp_soc_reinit) +
  3140. sizeof(soc->dp_soc_reinit);
  3141. qdf_mem_zero(dp_soc_offset, len);
  3142. }
  3143. /**
  3144. * dp_soc_deinit() - Deinitialize txrx SOC
  3145. * @txrx_soc: Opaque DP SOC handle
  3146. *
  3147. * Return: None
  3148. */
  3149. static void dp_soc_deinit(void *txrx_soc)
  3150. {
  3151. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3152. int i;
  3153. qdf_atomic_set(&soc->cmn_init_done, 0);
  3154. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3155. if (soc->pdev_list[i])
  3156. dp_pdev_deinit((struct cdp_pdev *)
  3157. soc->pdev_list[i], 1);
  3158. }
  3159. qdf_flush_work(&soc->htt_stats.work);
  3160. qdf_disable_work(&soc->htt_stats.work);
  3161. /* Free pending htt stats messages */
  3162. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3163. dp_reo_cmdlist_destroy(soc);
  3164. dp_peer_find_detach(soc);
  3165. /* Free the ring memories */
  3166. /* Common rings */
  3167. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3168. /* Tx data rings */
  3169. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3170. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3171. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3172. TCL_DATA, i);
  3173. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3174. WBM2SW_RELEASE, i);
  3175. }
  3176. }
  3177. /* TCL command and status rings */
  3178. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3179. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3180. /* Rx data rings */
  3181. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3182. soc->num_reo_dest_rings =
  3183. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3184. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3185. /* TODO: Get number of rings and ring sizes
  3186. * from wlan_cfg
  3187. */
  3188. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3189. REO_DST, i);
  3190. }
  3191. }
  3192. /* REO reinjection ring */
  3193. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3194. /* Rx release ring */
  3195. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3196. /* Rx exception ring */
  3197. /* TODO: Better to store ring_type and ring_num in
  3198. * dp_srng during setup
  3199. */
  3200. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3201. /* REO command and status rings */
  3202. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3203. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3204. dp_soc_wds_detach(soc);
  3205. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3206. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3207. htt_soc_htc_dealloc(soc->htt_handle);
  3208. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3209. dp_reo_cmdlist_destroy(soc);
  3210. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3211. dp_reo_desc_freelist_destroy(soc);
  3212. qdf_spinlock_destroy(&soc->ast_lock);
  3213. dp_soc_mem_reset(soc);
  3214. }
  3215. /**
  3216. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3217. * @txrx_soc: Opaque DP SOC handle
  3218. *
  3219. * Return: None
  3220. */
  3221. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3222. {
  3223. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3224. soc->dp_soc_reinit = 1;
  3225. dp_soc_deinit(txrx_soc);
  3226. }
  3227. /*
  3228. * dp_soc_detach() - Detach rest of txrx SOC
  3229. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3230. *
  3231. * Return: None
  3232. */
  3233. static void dp_soc_detach(void *txrx_soc)
  3234. {
  3235. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3236. int i;
  3237. qdf_atomic_set(&soc->cmn_init_done, 0);
  3238. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3239. * SW descriptors
  3240. */
  3241. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3242. if (soc->pdev_list[i])
  3243. dp_pdev_detach((struct cdp_pdev *)
  3244. soc->pdev_list[i], 1);
  3245. }
  3246. /* Free the ring memories */
  3247. /* Common rings */
  3248. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3249. dp_tx_soc_detach(soc);
  3250. /* Tx data rings */
  3251. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3252. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3253. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3254. TCL_DATA, i);
  3255. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3256. WBM2SW_RELEASE, i);
  3257. }
  3258. }
  3259. /* TCL command and status rings */
  3260. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3261. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3262. /* Rx data rings */
  3263. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3264. soc->num_reo_dest_rings =
  3265. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3266. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3267. /* TODO: Get number of rings and ring sizes
  3268. * from wlan_cfg
  3269. */
  3270. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3271. REO_DST, i);
  3272. }
  3273. }
  3274. /* REO reinjection ring */
  3275. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3276. /* Rx release ring */
  3277. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3278. /* Rx exception ring */
  3279. /* TODO: Better to store ring_type and ring_num in
  3280. * dp_srng during setup
  3281. */
  3282. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3283. /* REO command and status rings */
  3284. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3285. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3286. dp_hw_link_desc_pool_cleanup(soc);
  3287. htt_soc_detach(soc->htt_handle);
  3288. soc->dp_soc_reinit = 0;
  3289. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3290. qdf_mem_free(soc);
  3291. }
  3292. /*
  3293. * dp_soc_detach_wifi3() - Detach txrx SOC
  3294. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3295. *
  3296. * Return: None
  3297. */
  3298. static void dp_soc_detach_wifi3(void *txrx_soc)
  3299. {
  3300. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3301. if (soc->dp_soc_reinit) {
  3302. dp_soc_detach(txrx_soc);
  3303. } else {
  3304. dp_soc_deinit(txrx_soc);
  3305. dp_soc_detach(txrx_soc);
  3306. }
  3307. }
  3308. #if !defined(DISABLE_MON_CONFIG)
  3309. /**
  3310. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3311. * @soc: soc handle
  3312. * @pdev: physical device handle
  3313. * @mac_id: ring number
  3314. * @mac_for_pdev: mac_id
  3315. *
  3316. * Return: non-zero for failure, zero for success
  3317. */
  3318. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3319. struct dp_pdev *pdev,
  3320. int mac_id,
  3321. int mac_for_pdev)
  3322. {
  3323. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3324. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3325. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3326. pdev->rxdma_mon_buf_ring[mac_id]
  3327. .hal_srng,
  3328. RXDMA_MONITOR_BUF);
  3329. if (status != QDF_STATUS_SUCCESS) {
  3330. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3331. return status;
  3332. }
  3333. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3334. pdev->rxdma_mon_dst_ring[mac_id]
  3335. .hal_srng,
  3336. RXDMA_MONITOR_DST);
  3337. if (status != QDF_STATUS_SUCCESS) {
  3338. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3339. return status;
  3340. }
  3341. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3342. pdev->rxdma_mon_status_ring[mac_id]
  3343. .hal_srng,
  3344. RXDMA_MONITOR_STATUS);
  3345. if (status != QDF_STATUS_SUCCESS) {
  3346. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3347. return status;
  3348. }
  3349. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3350. pdev->rxdma_mon_desc_ring[mac_id]
  3351. .hal_srng,
  3352. RXDMA_MONITOR_DESC);
  3353. if (status != QDF_STATUS_SUCCESS) {
  3354. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3355. return status;
  3356. }
  3357. } else {
  3358. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3359. pdev->rxdma_mon_status_ring[mac_id]
  3360. .hal_srng,
  3361. RXDMA_MONITOR_STATUS);
  3362. if (status != QDF_STATUS_SUCCESS) {
  3363. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3364. return status;
  3365. }
  3366. }
  3367. return status;
  3368. }
  3369. #else
  3370. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3371. struct dp_pdev *pdev,
  3372. int mac_id,
  3373. int mac_for_pdev)
  3374. {
  3375. return QDF_STATUS_SUCCESS;
  3376. }
  3377. #endif
  3378. /*
  3379. * dp_rxdma_ring_config() - configure the RX DMA rings
  3380. *
  3381. * This function is used to configure the MAC rings.
  3382. * On MCL host provides buffers in Host2FW ring
  3383. * FW refills (copies) buffers to the ring and updates
  3384. * ring_idx in register
  3385. *
  3386. * @soc: data path SoC handle
  3387. *
  3388. * Return: zero on success, non-zero on failure
  3389. */
  3390. #ifdef QCA_HOST2FW_RXBUF_RING
  3391. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3392. {
  3393. int i;
  3394. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3395. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3396. struct dp_pdev *pdev = soc->pdev_list[i];
  3397. if (pdev) {
  3398. int mac_id;
  3399. bool dbs_enable = 0;
  3400. int max_mac_rings =
  3401. wlan_cfg_get_num_mac_rings
  3402. (pdev->wlan_cfg_ctx);
  3403. htt_srng_setup(soc->htt_handle, 0,
  3404. pdev->rx_refill_buf_ring.hal_srng,
  3405. RXDMA_BUF);
  3406. if (pdev->rx_refill_buf_ring2.hal_srng)
  3407. htt_srng_setup(soc->htt_handle, 0,
  3408. pdev->rx_refill_buf_ring2.hal_srng,
  3409. RXDMA_BUF);
  3410. if (soc->cdp_soc.ol_ops->
  3411. is_hw_dbs_2x2_capable) {
  3412. dbs_enable = soc->cdp_soc.ol_ops->
  3413. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3414. }
  3415. if (dbs_enable) {
  3416. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3417. QDF_TRACE_LEVEL_ERROR,
  3418. FL("DBS enabled max_mac_rings %d"),
  3419. max_mac_rings);
  3420. } else {
  3421. max_mac_rings = 1;
  3422. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3423. QDF_TRACE_LEVEL_ERROR,
  3424. FL("DBS disabled, max_mac_rings %d"),
  3425. max_mac_rings);
  3426. }
  3427. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3428. FL("pdev_id %d max_mac_rings %d"),
  3429. pdev->pdev_id, max_mac_rings);
  3430. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3431. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3432. mac_id, pdev->pdev_id);
  3433. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3434. QDF_TRACE_LEVEL_ERROR,
  3435. FL("mac_id %d"), mac_for_pdev);
  3436. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3437. pdev->rx_mac_buf_ring[mac_id]
  3438. .hal_srng,
  3439. RXDMA_BUF);
  3440. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3441. pdev->rxdma_err_dst_ring[mac_id]
  3442. .hal_srng,
  3443. RXDMA_DST);
  3444. /* Configure monitor mode rings */
  3445. status = dp_mon_htt_srng_setup(soc, pdev,
  3446. mac_id,
  3447. mac_for_pdev);
  3448. if (status != QDF_STATUS_SUCCESS) {
  3449. dp_err("Failed to send htt monitor messages to target");
  3450. return status;
  3451. }
  3452. }
  3453. }
  3454. }
  3455. /*
  3456. * Timer to reap rxdma status rings.
  3457. * Needed until we enable ppdu end interrupts
  3458. */
  3459. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3460. dp_service_mon_rings, (void *)soc,
  3461. QDF_TIMER_TYPE_WAKE_APPS);
  3462. soc->reap_timer_init = 1;
  3463. return status;
  3464. }
  3465. #else
  3466. /* This is only for WIN */
  3467. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3468. {
  3469. int i;
  3470. int mac_id;
  3471. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3472. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3473. struct dp_pdev *pdev = soc->pdev_list[i];
  3474. if (pdev == NULL)
  3475. continue;
  3476. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3477. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3478. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3479. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3480. #ifndef DISABLE_MON_CONFIG
  3481. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3482. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3483. RXDMA_MONITOR_BUF);
  3484. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3485. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3486. RXDMA_MONITOR_DST);
  3487. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3488. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3489. RXDMA_MONITOR_STATUS);
  3490. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3491. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3492. RXDMA_MONITOR_DESC);
  3493. #endif
  3494. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3495. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3496. RXDMA_DST);
  3497. }
  3498. }
  3499. return status;
  3500. }
  3501. #endif
  3502. /*
  3503. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3504. * @cdp_soc: Opaque Datapath SOC handle
  3505. *
  3506. * Return: zero on success, non-zero on failure
  3507. */
  3508. static QDF_STATUS
  3509. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3510. {
  3511. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3512. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3513. htt_soc_attach_target(soc->htt_handle);
  3514. status = dp_rxdma_ring_config(soc);
  3515. if (status != QDF_STATUS_SUCCESS) {
  3516. dp_err("Failed to send htt srng setup messages to target");
  3517. return status;
  3518. }
  3519. DP_STATS_INIT(soc);
  3520. /* initialize work queue for stats processing */
  3521. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3522. return QDF_STATUS_SUCCESS;
  3523. }
  3524. /*
  3525. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3526. * @txrx_soc: Datapath SOC handle
  3527. */
  3528. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3529. {
  3530. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3531. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3532. }
  3533. /*
  3534. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3535. * @txrx_soc: Datapath SOC handle
  3536. * @nss_cfg: nss config
  3537. */
  3538. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3539. {
  3540. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3541. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3542. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3543. /*
  3544. * TODO: masked out based on the per offloaded radio
  3545. */
  3546. switch (config) {
  3547. case dp_nss_cfg_default:
  3548. break;
  3549. case dp_nss_cfg_dbdc:
  3550. case dp_nss_cfg_dbtc:
  3551. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3552. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3553. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3554. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3555. break;
  3556. default:
  3557. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3558. "Invalid offload config %d", config);
  3559. }
  3560. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3561. FL("nss-wifi<0> nss config is enabled"));
  3562. }
  3563. /*
  3564. * dp_vdev_attach_wifi3() - attach txrx vdev
  3565. * @txrx_pdev: Datapath PDEV handle
  3566. * @vdev_mac_addr: MAC address of the virtual interface
  3567. * @vdev_id: VDEV Id
  3568. * @wlan_op_mode: VDEV operating mode
  3569. *
  3570. * Return: DP VDEV handle on success, NULL on failure
  3571. */
  3572. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3573. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3574. {
  3575. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3576. struct dp_soc *soc = pdev->soc;
  3577. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3578. if (!vdev) {
  3579. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3580. FL("DP VDEV memory allocation failed"));
  3581. goto fail0;
  3582. }
  3583. vdev->pdev = pdev;
  3584. vdev->vdev_id = vdev_id;
  3585. vdev->opmode = op_mode;
  3586. vdev->osdev = soc->osdev;
  3587. vdev->osif_rx = NULL;
  3588. vdev->osif_rsim_rx_decap = NULL;
  3589. vdev->osif_get_key = NULL;
  3590. vdev->osif_rx_mon = NULL;
  3591. vdev->osif_tx_free_ext = NULL;
  3592. vdev->osif_vdev = NULL;
  3593. vdev->delete.pending = 0;
  3594. vdev->safemode = 0;
  3595. vdev->drop_unenc = 1;
  3596. vdev->sec_type = cdp_sec_type_none;
  3597. #ifdef notyet
  3598. vdev->filters_num = 0;
  3599. #endif
  3600. qdf_mem_copy(
  3601. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3602. /* TODO: Initialize default HTT meta data that will be used in
  3603. * TCL descriptors for packets transmitted from this VDEV
  3604. */
  3605. TAILQ_INIT(&vdev->peer_list);
  3606. if ((soc->intr_mode == DP_INTR_POLL) &&
  3607. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3608. if ((pdev->vdev_count == 0) ||
  3609. (wlan_op_mode_monitor == vdev->opmode))
  3610. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3611. }
  3612. if (wlan_op_mode_monitor == vdev->opmode) {
  3613. pdev->monitor_vdev = vdev;
  3614. return (struct cdp_vdev *)vdev;
  3615. }
  3616. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3617. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3618. vdev->dscp_tid_map_id = 0;
  3619. vdev->mcast_enhancement_en = 0;
  3620. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3621. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3622. /* add this vdev into the pdev's list */
  3623. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3624. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3625. pdev->vdev_count++;
  3626. dp_tx_vdev_attach(vdev);
  3627. if (pdev->vdev_count == 1)
  3628. dp_lro_hash_setup(soc, pdev);
  3629. /* LRO */
  3630. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3631. wlan_op_mode_sta == vdev->opmode)
  3632. vdev->lro_enable = true;
  3633. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3634. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3635. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3636. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3637. DP_STATS_INIT(vdev);
  3638. if (wlan_op_mode_sta == vdev->opmode)
  3639. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3640. vdev->mac_addr.raw,
  3641. NULL);
  3642. return (struct cdp_vdev *)vdev;
  3643. fail0:
  3644. return NULL;
  3645. }
  3646. /**
  3647. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3648. * @vdev: Datapath VDEV handle
  3649. * @osif_vdev: OSIF vdev handle
  3650. * @ctrl_vdev: UMAC vdev handle
  3651. * @txrx_ops: Tx and Rx operations
  3652. *
  3653. * Return: DP VDEV handle on success, NULL on failure
  3654. */
  3655. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3656. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3657. struct ol_txrx_ops *txrx_ops)
  3658. {
  3659. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3660. vdev->osif_vdev = osif_vdev;
  3661. vdev->ctrl_vdev = ctrl_vdev;
  3662. vdev->osif_rx = txrx_ops->rx.rx;
  3663. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3664. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3665. vdev->osif_get_key = txrx_ops->get_key;
  3666. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3667. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3668. #ifdef notyet
  3669. #if ATH_SUPPORT_WAPI
  3670. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3671. #endif
  3672. #endif
  3673. #ifdef UMAC_SUPPORT_PROXY_ARP
  3674. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3675. #endif
  3676. vdev->me_convert = txrx_ops->me_convert;
  3677. /* TODO: Enable the following once Tx code is integrated */
  3678. if (vdev->mesh_vdev)
  3679. txrx_ops->tx.tx = dp_tx_send_mesh;
  3680. else
  3681. txrx_ops->tx.tx = dp_tx_send;
  3682. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3683. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3684. "DP Vdev Register success");
  3685. }
  3686. /**
  3687. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3688. * @vdev: Datapath VDEV handle
  3689. *
  3690. * Return: void
  3691. */
  3692. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3693. {
  3694. struct dp_pdev *pdev = vdev->pdev;
  3695. struct dp_soc *soc = pdev->soc;
  3696. struct dp_peer *peer;
  3697. uint16_t *peer_ids;
  3698. uint8_t i = 0, j = 0;
  3699. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3700. if (!peer_ids) {
  3701. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3702. "DP alloc failure - unable to flush peers");
  3703. return;
  3704. }
  3705. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3706. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3707. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3708. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3709. if (j < soc->max_peers)
  3710. peer_ids[j++] = peer->peer_ids[i];
  3711. }
  3712. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3713. for (i = 0; i < j ; i++)
  3714. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3715. NULL, 0);
  3716. qdf_mem_free(peer_ids);
  3717. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3718. FL("Flushed peers for vdev object %pK "), vdev);
  3719. }
  3720. /*
  3721. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3722. * @txrx_vdev: Datapath VDEV handle
  3723. * @callback: Callback OL_IF on completion of detach
  3724. * @cb_context: Callback context
  3725. *
  3726. */
  3727. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3728. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3729. {
  3730. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3731. struct dp_pdev *pdev = vdev->pdev;
  3732. struct dp_soc *soc = pdev->soc;
  3733. struct dp_neighbour_peer *peer = NULL;
  3734. /* preconditions */
  3735. qdf_assert(vdev);
  3736. if (wlan_op_mode_monitor == vdev->opmode)
  3737. goto free_vdev;
  3738. if (wlan_op_mode_sta == vdev->opmode)
  3739. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3740. /*
  3741. * If Target is hung, flush all peers before detaching vdev
  3742. * this will free all references held due to missing
  3743. * unmap commands from Target
  3744. */
  3745. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3746. dp_vdev_flush_peers(vdev);
  3747. /*
  3748. * Use peer_ref_mutex while accessing peer_list, in case
  3749. * a peer is in the process of being removed from the list.
  3750. */
  3751. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3752. /* check that the vdev has no peers allocated */
  3753. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3754. /* debug print - will be removed later */
  3755. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3756. FL("not deleting vdev object %pK (%pM)"
  3757. "until deletion finishes for all its peers"),
  3758. vdev, vdev->mac_addr.raw);
  3759. /* indicate that the vdev needs to be deleted */
  3760. vdev->delete.pending = 1;
  3761. vdev->delete.callback = callback;
  3762. vdev->delete.context = cb_context;
  3763. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3764. return;
  3765. }
  3766. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3767. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3768. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3769. neighbour_peer_list_elem) {
  3770. QDF_ASSERT(peer->vdev != vdev);
  3771. }
  3772. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3773. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3774. dp_tx_vdev_detach(vdev);
  3775. /* remove the vdev from its parent pdev's list */
  3776. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3777. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3778. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3779. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3780. free_vdev:
  3781. qdf_mem_free(vdev);
  3782. if (callback)
  3783. callback(cb_context);
  3784. }
  3785. /*
  3786. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3787. * @soc - datapath soc handle
  3788. * @peer - datapath peer handle
  3789. *
  3790. * Delete the AST entries belonging to a peer
  3791. */
  3792. #ifdef FEATURE_AST
  3793. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3794. struct dp_peer *peer)
  3795. {
  3796. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3797. qdf_spin_lock_bh(&soc->ast_lock);
  3798. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3799. dp_peer_del_ast(soc, ast_entry);
  3800. peer->self_ast_entry = NULL;
  3801. TAILQ_INIT(&peer->ast_entry_list);
  3802. qdf_spin_unlock_bh(&soc->ast_lock);
  3803. }
  3804. #else
  3805. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3806. struct dp_peer *peer)
  3807. {
  3808. }
  3809. #endif
  3810. #if ATH_SUPPORT_WRAP
  3811. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3812. uint8_t *peer_mac_addr)
  3813. {
  3814. struct dp_peer *peer;
  3815. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3816. 0, vdev->vdev_id);
  3817. if (!peer)
  3818. return NULL;
  3819. if (peer->bss_peer)
  3820. return peer;
  3821. dp_peer_unref_delete(peer);
  3822. return NULL;
  3823. }
  3824. #else
  3825. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3826. uint8_t *peer_mac_addr)
  3827. {
  3828. struct dp_peer *peer;
  3829. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3830. 0, vdev->vdev_id);
  3831. if (!peer)
  3832. return NULL;
  3833. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3834. return peer;
  3835. dp_peer_unref_delete(peer);
  3836. return NULL;
  3837. }
  3838. #endif
  3839. #if defined(FEATURE_AST)
  3840. #if !defined(AST_HKV1_WORKAROUND)
  3841. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3842. uint8_t *peer_mac_addr)
  3843. {
  3844. struct dp_ast_entry *ast_entry;
  3845. qdf_spin_lock_bh(&soc->ast_lock);
  3846. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3847. if (ast_entry && ast_entry->next_hop)
  3848. dp_peer_del_ast(soc, ast_entry);
  3849. qdf_spin_unlock_bh(&soc->ast_lock);
  3850. }
  3851. #else
  3852. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3853. uint8_t *peer_mac_addr)
  3854. {
  3855. struct dp_ast_entry *ast_entry;
  3856. if (soc->ast_override_support) {
  3857. qdf_spin_lock_bh(&soc->ast_lock);
  3858. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3859. if (ast_entry && ast_entry->next_hop)
  3860. dp_peer_del_ast(soc, ast_entry);
  3861. qdf_spin_unlock_bh(&soc->ast_lock);
  3862. }
  3863. }
  3864. #endif
  3865. #else
  3866. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3867. uint8_t *peer_mac_addr)
  3868. {
  3869. }
  3870. #endif
  3871. /*
  3872. * dp_peer_create_wifi3() - attach txrx peer
  3873. * @txrx_vdev: Datapath VDEV handle
  3874. * @peer_mac_addr: Peer MAC address
  3875. *
  3876. * Return: DP peeer handle on success, NULL on failure
  3877. */
  3878. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3879. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3880. {
  3881. struct dp_peer *peer;
  3882. int i;
  3883. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3884. struct dp_pdev *pdev;
  3885. struct dp_soc *soc;
  3886. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3887. /* preconditions */
  3888. qdf_assert(vdev);
  3889. qdf_assert(peer_mac_addr);
  3890. pdev = vdev->pdev;
  3891. soc = pdev->soc;
  3892. /*
  3893. * If a peer entry with given MAC address already exists,
  3894. * reuse the peer and reset the state of peer.
  3895. */
  3896. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3897. if (peer) {
  3898. qdf_atomic_init(&peer->is_default_route_set);
  3899. dp_peer_cleanup(vdev, peer);
  3900. peer->delete_in_progress = false;
  3901. dp_peer_delete_ast_entries(soc, peer);
  3902. if ((vdev->opmode == wlan_op_mode_sta) &&
  3903. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3904. DP_MAC_ADDR_LEN)) {
  3905. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3906. }
  3907. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3908. /*
  3909. * Control path maintains a node count which is incremented
  3910. * for every new peer create command. Since new peer is not being
  3911. * created and earlier reference is reused here,
  3912. * peer_unref_delete event is sent to control path to
  3913. * increment the count back.
  3914. */
  3915. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3916. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3917. peer->mac_addr.raw, vdev->mac_addr.raw,
  3918. vdev->opmode);
  3919. }
  3920. peer->ctrl_peer = ctrl_peer;
  3921. dp_local_peer_id_alloc(pdev, peer);
  3922. DP_STATS_INIT(peer);
  3923. return (void *)peer;
  3924. } else {
  3925. /*
  3926. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3927. * need to remove the AST entry which was earlier added as a WDS
  3928. * entry.
  3929. * If an AST entry exists, but no peer entry exists with a given
  3930. * MAC addresses, we could deduce it as a WDS entry
  3931. */
  3932. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3933. }
  3934. #ifdef notyet
  3935. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3936. soc->mempool_ol_ath_peer);
  3937. #else
  3938. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3939. #endif
  3940. if (!peer)
  3941. return NULL; /* failure */
  3942. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3943. TAILQ_INIT(&peer->ast_entry_list);
  3944. /* store provided params */
  3945. peer->vdev = vdev;
  3946. peer->ctrl_peer = ctrl_peer;
  3947. if ((vdev->opmode == wlan_op_mode_sta) &&
  3948. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3949. DP_MAC_ADDR_LEN)) {
  3950. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3951. }
  3952. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3953. qdf_spinlock_create(&peer->peer_info_lock);
  3954. qdf_mem_copy(
  3955. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3956. /* TODO: See of rx_opt_proc is really required */
  3957. peer->rx_opt_proc = soc->rx_opt_proc;
  3958. /* initialize the peer_id */
  3959. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3960. peer->peer_ids[i] = HTT_INVALID_PEER;
  3961. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3962. qdf_atomic_init(&peer->ref_cnt);
  3963. /* keep one reference for attach */
  3964. qdf_atomic_inc(&peer->ref_cnt);
  3965. /* add this peer into the vdev's list */
  3966. if (wlan_op_mode_sta == vdev->opmode)
  3967. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3968. else
  3969. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3970. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3971. /* TODO: See if hash based search is required */
  3972. dp_peer_find_hash_add(soc, peer);
  3973. /* Initialize the peer state */
  3974. peer->state = OL_TXRX_PEER_STATE_DISC;
  3975. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3976. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3977. vdev, peer, peer->mac_addr.raw,
  3978. qdf_atomic_read(&peer->ref_cnt));
  3979. /*
  3980. * For every peer MAp message search and set if bss_peer
  3981. */
  3982. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3983. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3984. "vdev bss_peer!!!!");
  3985. peer->bss_peer = 1;
  3986. vdev->vap_bss_peer = peer;
  3987. }
  3988. for (i = 0; i < DP_MAX_TIDS; i++)
  3989. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3990. dp_local_peer_id_alloc(pdev, peer);
  3991. DP_STATS_INIT(peer);
  3992. return (void *)peer;
  3993. }
  3994. /*
  3995. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  3996. * @vdev: Datapath VDEV handle
  3997. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3998. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3999. *
  4000. * Return: None
  4001. */
  4002. static
  4003. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4004. enum cdp_host_reo_dest_ring *reo_dest,
  4005. bool *hash_based)
  4006. {
  4007. struct dp_soc *soc;
  4008. struct dp_pdev *pdev;
  4009. pdev = vdev->pdev;
  4010. soc = pdev->soc;
  4011. /*
  4012. * hash based steering is disabled for Radios which are offloaded
  4013. * to NSS
  4014. */
  4015. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4016. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4017. /*
  4018. * Below line of code will ensure the proper reo_dest ring is chosen
  4019. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4020. */
  4021. *reo_dest = pdev->reo_dest;
  4022. }
  4023. #ifdef IPA_OFFLOAD
  4024. /*
  4025. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4026. * @vdev: Datapath VDEV handle
  4027. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4028. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4029. *
  4030. * If IPA is enabled in ini, for SAP mode, disable hash based
  4031. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4032. * Return: None
  4033. */
  4034. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4035. enum cdp_host_reo_dest_ring *reo_dest,
  4036. bool *hash_based)
  4037. {
  4038. struct dp_soc *soc;
  4039. struct dp_pdev *pdev;
  4040. pdev = vdev->pdev;
  4041. soc = pdev->soc;
  4042. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4043. /*
  4044. * If IPA is enabled, disable hash-based flow steering and set
  4045. * reo_dest_ring_4 as the REO ring to receive packets on.
  4046. * IPA is configured to reap reo_dest_ring_4.
  4047. *
  4048. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4049. * value enum value is from 1 - 4.
  4050. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4051. */
  4052. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4053. if (vdev->opmode == wlan_op_mode_ap) {
  4054. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4055. *hash_based = 0;
  4056. }
  4057. }
  4058. }
  4059. #else
  4060. /*
  4061. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4062. * @vdev: Datapath VDEV handle
  4063. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4064. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4065. *
  4066. * Use system config values for hash based steering.
  4067. * Return: None
  4068. */
  4069. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4070. enum cdp_host_reo_dest_ring *reo_dest,
  4071. bool *hash_based)
  4072. {
  4073. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4074. }
  4075. #endif /* IPA_OFFLOAD */
  4076. /*
  4077. * dp_peer_setup_wifi3() - initialize the peer
  4078. * @vdev_hdl: virtual device object
  4079. * @peer: Peer object
  4080. *
  4081. * Return: void
  4082. */
  4083. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4084. {
  4085. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4086. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4087. struct dp_pdev *pdev;
  4088. struct dp_soc *soc;
  4089. bool hash_based = 0;
  4090. enum cdp_host_reo_dest_ring reo_dest;
  4091. /* preconditions */
  4092. qdf_assert(vdev);
  4093. qdf_assert(peer);
  4094. pdev = vdev->pdev;
  4095. soc = pdev->soc;
  4096. peer->last_assoc_rcvd = 0;
  4097. peer->last_disassoc_rcvd = 0;
  4098. peer->last_deauth_rcvd = 0;
  4099. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4100. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4101. pdev->pdev_id, vdev->vdev_id,
  4102. vdev->opmode, hash_based, reo_dest);
  4103. /*
  4104. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4105. * i.e both the devices have same MAC address. In these
  4106. * cases we want such pkts to be processed in NULL Q handler
  4107. * which is REO2TCL ring. for this reason we should
  4108. * not setup reo_queues and default route for bss_peer.
  4109. */
  4110. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4111. return;
  4112. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4113. /* TODO: Check the destination ring number to be passed to FW */
  4114. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4115. pdev->ctrl_pdev, peer->mac_addr.raw,
  4116. peer->vdev->vdev_id, hash_based, reo_dest);
  4117. }
  4118. qdf_atomic_set(&peer->is_default_route_set, 1);
  4119. dp_peer_rx_init(pdev, peer);
  4120. return;
  4121. }
  4122. /*
  4123. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4124. * @vdev_handle: virtual device object
  4125. * @htt_pkt_type: type of pkt
  4126. *
  4127. * Return: void
  4128. */
  4129. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4130. enum htt_cmn_pkt_type val)
  4131. {
  4132. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4133. vdev->tx_encap_type = val;
  4134. }
  4135. /*
  4136. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4137. * @vdev_handle: virtual device object
  4138. * @htt_pkt_type: type of pkt
  4139. *
  4140. * Return: void
  4141. */
  4142. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4143. enum htt_cmn_pkt_type val)
  4144. {
  4145. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4146. vdev->rx_decap_type = val;
  4147. }
  4148. /*
  4149. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4150. * @txrx_soc: cdp soc handle
  4151. * @ac: Access category
  4152. * @value: timeout value in millisec
  4153. *
  4154. * Return: void
  4155. */
  4156. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4157. uint8_t ac, uint32_t value)
  4158. {
  4159. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4160. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4161. }
  4162. /*
  4163. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4164. * @txrx_soc: cdp soc handle
  4165. * @ac: access category
  4166. * @value: timeout value in millisec
  4167. *
  4168. * Return: void
  4169. */
  4170. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4171. uint8_t ac, uint32_t *value)
  4172. {
  4173. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4174. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4175. }
  4176. /*
  4177. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4178. * @pdev_handle: physical device object
  4179. * @val: reo destination ring index (1 - 4)
  4180. *
  4181. * Return: void
  4182. */
  4183. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4184. enum cdp_host_reo_dest_ring val)
  4185. {
  4186. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4187. if (pdev)
  4188. pdev->reo_dest = val;
  4189. }
  4190. /*
  4191. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4192. * @pdev_handle: physical device object
  4193. *
  4194. * Return: reo destination ring index
  4195. */
  4196. static enum cdp_host_reo_dest_ring
  4197. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4198. {
  4199. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4200. if (pdev)
  4201. return pdev->reo_dest;
  4202. else
  4203. return cdp_host_reo_dest_ring_unknown;
  4204. }
  4205. /*
  4206. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4207. * @pdev_handle: device object
  4208. * @val: value to be set
  4209. *
  4210. * Return: void
  4211. */
  4212. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4213. uint32_t val)
  4214. {
  4215. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4216. /* Enable/Disable smart mesh filtering. This flag will be checked
  4217. * during rx processing to check if packets are from NAC clients.
  4218. */
  4219. pdev->filter_neighbour_peers = val;
  4220. return 0;
  4221. }
  4222. /*
  4223. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4224. * address for smart mesh filtering
  4225. * @vdev_handle: virtual device object
  4226. * @cmd: Add/Del command
  4227. * @macaddr: nac client mac address
  4228. *
  4229. * Return: void
  4230. */
  4231. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4232. uint32_t cmd, uint8_t *macaddr)
  4233. {
  4234. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4235. struct dp_pdev *pdev = vdev->pdev;
  4236. struct dp_neighbour_peer *peer = NULL;
  4237. if (!macaddr)
  4238. goto fail0;
  4239. /* Store address of NAC (neighbour peer) which will be checked
  4240. * against TA of received packets.
  4241. */
  4242. if (cmd == DP_NAC_PARAM_ADD) {
  4243. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4244. sizeof(*peer));
  4245. if (!peer) {
  4246. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4247. FL("DP neighbour peer node memory allocation failed"));
  4248. goto fail0;
  4249. }
  4250. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4251. macaddr, DP_MAC_ADDR_LEN);
  4252. peer->vdev = vdev;
  4253. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4254. /* add this neighbour peer into the list */
  4255. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4256. neighbour_peer_list_elem);
  4257. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4258. /* first neighbour */
  4259. if (!pdev->neighbour_peers_added) {
  4260. pdev->neighbour_peers_added = true;
  4261. dp_ppdu_ring_cfg(pdev);
  4262. }
  4263. return 1;
  4264. } else if (cmd == DP_NAC_PARAM_DEL) {
  4265. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4266. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4267. neighbour_peer_list_elem) {
  4268. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4269. macaddr, DP_MAC_ADDR_LEN)) {
  4270. /* delete this peer from the list */
  4271. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4272. peer, neighbour_peer_list_elem);
  4273. qdf_mem_free(peer);
  4274. break;
  4275. }
  4276. }
  4277. /* last neighbour deleted */
  4278. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  4279. pdev->neighbour_peers_added = false;
  4280. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4281. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4282. !pdev->enhanced_stats_en)
  4283. dp_ppdu_ring_reset(pdev);
  4284. return 1;
  4285. }
  4286. fail0:
  4287. return 0;
  4288. }
  4289. /*
  4290. * dp_get_sec_type() - Get the security type
  4291. * @peer: Datapath peer handle
  4292. * @sec_idx: Security id (mcast, ucast)
  4293. *
  4294. * return sec_type: Security type
  4295. */
  4296. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4297. {
  4298. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4299. return dpeer->security[sec_idx].sec_type;
  4300. }
  4301. /*
  4302. * dp_peer_authorize() - authorize txrx peer
  4303. * @peer_handle: Datapath peer handle
  4304. * @authorize
  4305. *
  4306. */
  4307. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4308. {
  4309. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4310. struct dp_soc *soc;
  4311. if (peer != NULL) {
  4312. soc = peer->vdev->pdev->soc;
  4313. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4314. peer->authorize = authorize ? 1 : 0;
  4315. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4316. }
  4317. }
  4318. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4319. struct dp_pdev *pdev,
  4320. struct dp_peer *peer,
  4321. uint32_t vdev_id)
  4322. {
  4323. struct dp_vdev *vdev = NULL;
  4324. struct dp_peer *bss_peer = NULL;
  4325. uint8_t *m_addr = NULL;
  4326. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4327. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4328. if (vdev->vdev_id == vdev_id)
  4329. break;
  4330. }
  4331. if (!vdev) {
  4332. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4333. "vdev is NULL");
  4334. } else {
  4335. if (vdev->vap_bss_peer == peer)
  4336. vdev->vap_bss_peer = NULL;
  4337. m_addr = peer->mac_addr.raw;
  4338. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4339. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4340. m_addr, vdev->mac_addr.raw, vdev->opmode);
  4341. if (vdev && vdev->vap_bss_peer) {
  4342. bss_peer = vdev->vap_bss_peer;
  4343. DP_UPDATE_STATS(vdev, peer);
  4344. }
  4345. }
  4346. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4347. qdf_mem_free(peer);
  4348. }
  4349. /**
  4350. * dp_delete_pending_vdev() - check and process vdev delete
  4351. * @pdev: DP specific pdev pointer
  4352. * @vdev: DP specific vdev pointer
  4353. * @vdev_id: vdev id corresponding to vdev
  4354. *
  4355. * This API does following:
  4356. * 1) It releases tx flow pools buffers as vdev is
  4357. * going down and no peers are associated.
  4358. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4359. */
  4360. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4361. uint8_t vdev_id)
  4362. {
  4363. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4364. void *vdev_delete_context = NULL;
  4365. vdev_delete_cb = vdev->delete.callback;
  4366. vdev_delete_context = vdev->delete.context;
  4367. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4368. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4369. vdev, vdev->mac_addr.raw);
  4370. /* all peers are gone, go ahead and delete it */
  4371. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4372. FLOW_TYPE_VDEV, vdev_id);
  4373. dp_tx_vdev_detach(vdev);
  4374. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4375. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4376. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4377. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4378. FL("deleting vdev object %pK (%pM)"),
  4379. vdev, vdev->mac_addr.raw);
  4380. qdf_mem_free(vdev);
  4381. vdev = NULL;
  4382. if (vdev_delete_cb)
  4383. vdev_delete_cb(vdev_delete_context);
  4384. }
  4385. /*
  4386. * dp_peer_unref_delete() - unref and delete peer
  4387. * @peer_handle: Datapath peer handle
  4388. *
  4389. */
  4390. void dp_peer_unref_delete(void *peer_handle)
  4391. {
  4392. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4393. struct dp_vdev *vdev = peer->vdev;
  4394. struct dp_pdev *pdev = vdev->pdev;
  4395. struct dp_soc *soc = pdev->soc;
  4396. struct dp_peer *tmppeer;
  4397. int found = 0;
  4398. uint16_t peer_id;
  4399. uint16_t vdev_id;
  4400. bool delete_vdev;
  4401. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4402. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4403. peer, qdf_atomic_read(&peer->ref_cnt));
  4404. /*
  4405. * Hold the lock all the way from checking if the peer ref count
  4406. * is zero until the peer references are removed from the hash
  4407. * table and vdev list (if the peer ref count is zero).
  4408. * This protects against a new HL tx operation starting to use the
  4409. * peer object just after this function concludes it's done being used.
  4410. * Furthermore, the lock needs to be held while checking whether the
  4411. * vdev's list of peers is empty, to make sure that list is not modified
  4412. * concurrently with the empty check.
  4413. */
  4414. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4415. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4416. peer_id = peer->peer_ids[0];
  4417. vdev_id = vdev->vdev_id;
  4418. /*
  4419. * Make sure that the reference to the peer in
  4420. * peer object map is removed
  4421. */
  4422. if (peer_id != HTT_INVALID_PEER)
  4423. soc->peer_id_to_obj_map[peer_id] = NULL;
  4424. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4425. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4426. /* remove the reference to the peer from the hash table */
  4427. dp_peer_find_hash_remove(soc, peer);
  4428. qdf_spin_lock_bh(&soc->ast_lock);
  4429. if (peer->self_ast_entry) {
  4430. dp_peer_del_ast(soc, peer->self_ast_entry);
  4431. peer->self_ast_entry = NULL;
  4432. }
  4433. qdf_spin_unlock_bh(&soc->ast_lock);
  4434. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4435. if (tmppeer == peer) {
  4436. found = 1;
  4437. break;
  4438. }
  4439. }
  4440. if (found) {
  4441. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4442. peer_list_elem);
  4443. } else {
  4444. /*Ignoring the remove operation as peer not found*/
  4445. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4446. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4447. peer, vdev, &peer->vdev->peer_list);
  4448. }
  4449. /* cleanup the peer data */
  4450. dp_peer_cleanup(vdev, peer);
  4451. /* check whether the parent vdev has no peers left */
  4452. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4453. /*
  4454. * capture vdev delete pending flag's status
  4455. * while holding peer_ref_mutex lock
  4456. */
  4457. delete_vdev = vdev->delete.pending;
  4458. /*
  4459. * Now that there are no references to the peer, we can
  4460. * release the peer reference lock.
  4461. */
  4462. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4463. /*
  4464. * Check if the parent vdev was waiting for its peers
  4465. * to be deleted, in order for it to be deleted too.
  4466. */
  4467. if (delete_vdev)
  4468. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4469. } else {
  4470. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4471. }
  4472. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4473. } else {
  4474. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4475. }
  4476. }
  4477. /*
  4478. * dp_peer_detach_wifi3() – Detach txrx peer
  4479. * @peer_handle: Datapath peer handle
  4480. * @bitmap: bitmap indicating special handling of request.
  4481. *
  4482. */
  4483. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4484. {
  4485. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4486. /* redirect the peer's rx delivery function to point to a
  4487. * discard func
  4488. */
  4489. peer->rx_opt_proc = dp_rx_discard;
  4490. peer->ctrl_peer = NULL;
  4491. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4492. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4493. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4494. qdf_spinlock_destroy(&peer->peer_info_lock);
  4495. /*
  4496. * Remove the reference added during peer_attach.
  4497. * The peer will still be left allocated until the
  4498. * PEER_UNMAP message arrives to remove the other
  4499. * reference, added by the PEER_MAP message.
  4500. */
  4501. dp_peer_unref_delete(peer_handle);
  4502. }
  4503. /*
  4504. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4505. * @peer_handle: Datapath peer handle
  4506. *
  4507. */
  4508. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4509. {
  4510. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4511. return vdev->mac_addr.raw;
  4512. }
  4513. /*
  4514. * dp_vdev_set_wds() - Enable per packet stats
  4515. * @vdev_handle: DP VDEV handle
  4516. * @val: value
  4517. *
  4518. * Return: none
  4519. */
  4520. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4521. {
  4522. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4523. vdev->wds_enabled = val;
  4524. return 0;
  4525. }
  4526. /*
  4527. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4528. * @peer_handle: Datapath peer handle
  4529. *
  4530. */
  4531. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4532. uint8_t vdev_id)
  4533. {
  4534. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4535. struct dp_vdev *vdev = NULL;
  4536. if (qdf_unlikely(!pdev))
  4537. return NULL;
  4538. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4539. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4540. if (vdev->vdev_id == vdev_id)
  4541. break;
  4542. }
  4543. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4544. return (struct cdp_vdev *)vdev;
  4545. }
  4546. /*
  4547. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4548. * @dev: PDEV handle
  4549. *
  4550. * Return: VDEV handle of monitor mode
  4551. */
  4552. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4553. {
  4554. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4555. if (qdf_unlikely(!pdev))
  4556. return NULL;
  4557. return (struct cdp_vdev *)pdev->monitor_vdev;
  4558. }
  4559. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4560. {
  4561. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4562. return vdev->opmode;
  4563. }
  4564. static
  4565. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4566. ol_txrx_rx_fp *stack_fn_p,
  4567. ol_osif_vdev_handle *osif_vdev_p)
  4568. {
  4569. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4570. qdf_assert(vdev);
  4571. *stack_fn_p = vdev->osif_rx_stack;
  4572. *osif_vdev_p = vdev->osif_vdev;
  4573. }
  4574. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4575. {
  4576. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4577. struct dp_pdev *pdev = vdev->pdev;
  4578. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4579. }
  4580. /**
  4581. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4582. * ring based on target
  4583. * @soc: soc handle
  4584. * @mac_for_pdev: pdev_id
  4585. * @pdev: physical device handle
  4586. * @ring_num: mac id
  4587. * @htt_tlv_filter: tlv filter
  4588. *
  4589. * Return: zero on success, non-zero on failure
  4590. */
  4591. static inline
  4592. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4593. struct dp_pdev *pdev, uint8_t ring_num,
  4594. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4595. {
  4596. QDF_STATUS status;
  4597. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4598. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4599. pdev->rxdma_mon_buf_ring[ring_num]
  4600. .hal_srng,
  4601. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4602. &htt_tlv_filter);
  4603. else
  4604. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4605. pdev->rx_mac_buf_ring[ring_num]
  4606. .hal_srng,
  4607. RXDMA_BUF, RX_BUFFER_SIZE,
  4608. &htt_tlv_filter);
  4609. return status;
  4610. }
  4611. /**
  4612. * dp_reset_monitor_mode() - Disable monitor mode
  4613. * @pdev_handle: Datapath PDEV handle
  4614. *
  4615. * Return: 0 on success, not 0 on failure
  4616. */
  4617. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4618. {
  4619. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4620. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4621. struct dp_soc *soc = pdev->soc;
  4622. uint8_t pdev_id;
  4623. int mac_id;
  4624. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4625. pdev_id = pdev->pdev_id;
  4626. soc = pdev->soc;
  4627. qdf_spin_lock_bh(&pdev->mon_lock);
  4628. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4629. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4630. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4631. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4632. pdev, mac_id,
  4633. htt_tlv_filter);
  4634. if (status != QDF_STATUS_SUCCESS) {
  4635. dp_err("Failed to send tlv filter for monitor mode rings");
  4636. return status;
  4637. }
  4638. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4639. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4640. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4641. &htt_tlv_filter);
  4642. }
  4643. pdev->monitor_vdev = NULL;
  4644. qdf_spin_unlock_bh(&pdev->mon_lock);
  4645. return QDF_STATUS_SUCCESS;
  4646. }
  4647. /**
  4648. * dp_set_nac() - set peer_nac
  4649. * @peer_handle: Datapath PEER handle
  4650. *
  4651. * Return: void
  4652. */
  4653. static void dp_set_nac(struct cdp_peer *peer_handle)
  4654. {
  4655. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4656. peer->nac = 1;
  4657. }
  4658. /**
  4659. * dp_get_tx_pending() - read pending tx
  4660. * @pdev_handle: Datapath PDEV handle
  4661. *
  4662. * Return: outstanding tx
  4663. */
  4664. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4665. {
  4666. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4667. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4668. }
  4669. /**
  4670. * dp_get_peer_mac_from_peer_id() - get peer mac
  4671. * @pdev_handle: Datapath PDEV handle
  4672. * @peer_id: Peer ID
  4673. * @peer_mac: MAC addr of PEER
  4674. *
  4675. * Return: void
  4676. */
  4677. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4678. uint32_t peer_id, uint8_t *peer_mac)
  4679. {
  4680. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4681. struct dp_peer *peer;
  4682. if (pdev && peer_mac) {
  4683. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4684. if (peer) {
  4685. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4686. DP_MAC_ADDR_LEN);
  4687. dp_peer_unref_del_find_by_id(peer);
  4688. }
  4689. }
  4690. }
  4691. /**
  4692. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4693. * @vdev_handle: Datapath VDEV handle
  4694. * @smart_monitor: Flag to denote if its smart monitor mode
  4695. *
  4696. * Return: 0 on success, not 0 on failure
  4697. */
  4698. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4699. uint8_t smart_monitor)
  4700. {
  4701. /* Many monitor VAPs can exists in a system but only one can be up at
  4702. * anytime
  4703. */
  4704. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4705. struct dp_pdev *pdev;
  4706. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4707. struct dp_soc *soc;
  4708. uint8_t pdev_id;
  4709. int mac_id;
  4710. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4711. qdf_assert(vdev);
  4712. pdev = vdev->pdev;
  4713. pdev_id = pdev->pdev_id;
  4714. soc = pdev->soc;
  4715. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4716. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4717. pdev, pdev_id, soc, vdev);
  4718. /*Check if current pdev's monitor_vdev exists */
  4719. if (pdev->monitor_vdev) {
  4720. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4721. "vdev=%pK", vdev);
  4722. qdf_assert(vdev);
  4723. }
  4724. pdev->monitor_vdev = vdev;
  4725. /* If smart monitor mode, do not configure monitor ring */
  4726. if (smart_monitor)
  4727. return QDF_STATUS_SUCCESS;
  4728. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4729. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4730. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4731. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4732. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4733. pdev->mo_data_filter);
  4734. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4735. htt_tlv_filter.mpdu_start = 1;
  4736. htt_tlv_filter.msdu_start = 1;
  4737. htt_tlv_filter.packet = 1;
  4738. htt_tlv_filter.msdu_end = 1;
  4739. htt_tlv_filter.mpdu_end = 1;
  4740. htt_tlv_filter.packet_header = 1;
  4741. htt_tlv_filter.attention = 1;
  4742. htt_tlv_filter.ppdu_start = 0;
  4743. htt_tlv_filter.ppdu_end = 0;
  4744. htt_tlv_filter.ppdu_end_user_stats = 0;
  4745. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4746. htt_tlv_filter.ppdu_end_status_done = 0;
  4747. htt_tlv_filter.header_per_msdu = 1;
  4748. htt_tlv_filter.enable_fp =
  4749. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4750. htt_tlv_filter.enable_md = 0;
  4751. htt_tlv_filter.enable_mo =
  4752. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4753. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4754. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4755. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4756. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4757. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4758. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4759. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4760. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4761. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4762. pdev, mac_id,
  4763. htt_tlv_filter);
  4764. if (status != QDF_STATUS_SUCCESS) {
  4765. dp_err("Failed to send tlv filter for monitor mode rings");
  4766. return status;
  4767. }
  4768. }
  4769. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4770. htt_tlv_filter.mpdu_start = 1;
  4771. htt_tlv_filter.msdu_start = 0;
  4772. htt_tlv_filter.packet = 0;
  4773. htt_tlv_filter.msdu_end = 0;
  4774. htt_tlv_filter.mpdu_end = 0;
  4775. htt_tlv_filter.attention = 0;
  4776. htt_tlv_filter.ppdu_start = 1;
  4777. htt_tlv_filter.ppdu_end = 1;
  4778. htt_tlv_filter.ppdu_end_user_stats = 1;
  4779. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4780. htt_tlv_filter.ppdu_end_status_done = 1;
  4781. htt_tlv_filter.enable_fp = 1;
  4782. htt_tlv_filter.enable_md = 0;
  4783. htt_tlv_filter.enable_mo = 1;
  4784. if (pdev->mcopy_mode) {
  4785. htt_tlv_filter.packet_header = 1;
  4786. }
  4787. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4788. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4789. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4790. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4791. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4792. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4793. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4794. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4795. pdev->pdev_id);
  4796. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4797. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4798. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4799. }
  4800. return QDF_STATUS_SUCCESS;
  4801. }
  4802. /**
  4803. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4804. * @pdev_handle: Datapath PDEV handle
  4805. * @filter_val: Flag to select Filter for monitor mode
  4806. * Return: 0 on success, not 0 on failure
  4807. */
  4808. static QDF_STATUS
  4809. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4810. struct cdp_monitor_filter *filter_val)
  4811. {
  4812. /* Many monitor VAPs can exists in a system but only one can be up at
  4813. * anytime
  4814. */
  4815. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4816. struct dp_vdev *vdev = pdev->monitor_vdev;
  4817. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4818. struct dp_soc *soc;
  4819. uint8_t pdev_id;
  4820. int mac_id;
  4821. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4822. pdev_id = pdev->pdev_id;
  4823. soc = pdev->soc;
  4824. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4825. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4826. pdev, pdev_id, soc, vdev);
  4827. /*Check if current pdev's monitor_vdev exists */
  4828. if (!pdev->monitor_vdev) {
  4829. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4830. "vdev=%pK", vdev);
  4831. qdf_assert(vdev);
  4832. }
  4833. /* update filter mode, type in pdev structure */
  4834. pdev->mon_filter_mode = filter_val->mode;
  4835. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4836. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4837. pdev->fp_data_filter = filter_val->fp_data;
  4838. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4839. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4840. pdev->mo_data_filter = filter_val->mo_data;
  4841. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4842. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4843. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4844. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4845. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4846. pdev->mo_data_filter);
  4847. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4848. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4849. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4850. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4851. pdev, mac_id,
  4852. htt_tlv_filter);
  4853. if (status != QDF_STATUS_SUCCESS) {
  4854. dp_err("Failed to send tlv filter for monitor mode rings");
  4855. return status;
  4856. }
  4857. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4858. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4859. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4860. }
  4861. htt_tlv_filter.mpdu_start = 1;
  4862. htt_tlv_filter.msdu_start = 1;
  4863. htt_tlv_filter.packet = 1;
  4864. htt_tlv_filter.msdu_end = 1;
  4865. htt_tlv_filter.mpdu_end = 1;
  4866. htt_tlv_filter.packet_header = 1;
  4867. htt_tlv_filter.attention = 1;
  4868. htt_tlv_filter.ppdu_start = 0;
  4869. htt_tlv_filter.ppdu_end = 0;
  4870. htt_tlv_filter.ppdu_end_user_stats = 0;
  4871. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4872. htt_tlv_filter.ppdu_end_status_done = 0;
  4873. htt_tlv_filter.header_per_msdu = 1;
  4874. htt_tlv_filter.enable_fp =
  4875. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4876. htt_tlv_filter.enable_md = 0;
  4877. htt_tlv_filter.enable_mo =
  4878. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4879. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4880. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4881. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4882. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4883. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4884. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4885. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4886. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4887. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4888. pdev, mac_id,
  4889. htt_tlv_filter);
  4890. if (status != QDF_STATUS_SUCCESS) {
  4891. dp_err("Failed to send tlv filter for monitor mode rings");
  4892. return status;
  4893. }
  4894. }
  4895. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4896. htt_tlv_filter.mpdu_start = 1;
  4897. htt_tlv_filter.msdu_start = 0;
  4898. htt_tlv_filter.packet = 0;
  4899. htt_tlv_filter.msdu_end = 0;
  4900. htt_tlv_filter.mpdu_end = 0;
  4901. htt_tlv_filter.attention = 0;
  4902. htt_tlv_filter.ppdu_start = 1;
  4903. htt_tlv_filter.ppdu_end = 1;
  4904. htt_tlv_filter.ppdu_end_user_stats = 1;
  4905. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4906. htt_tlv_filter.ppdu_end_status_done = 1;
  4907. htt_tlv_filter.enable_fp = 1;
  4908. htt_tlv_filter.enable_md = 0;
  4909. htt_tlv_filter.enable_mo = 1;
  4910. if (pdev->mcopy_mode) {
  4911. htt_tlv_filter.packet_header = 1;
  4912. }
  4913. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4914. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4915. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4916. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4917. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4918. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4919. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4920. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4921. pdev->pdev_id);
  4922. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4923. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4924. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4925. }
  4926. return QDF_STATUS_SUCCESS;
  4927. }
  4928. /**
  4929. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4930. * @pdev_handle: Datapath PDEV handle
  4931. *
  4932. * Return: pdev_id
  4933. */
  4934. static
  4935. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4936. {
  4937. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4938. return pdev->pdev_id;
  4939. }
  4940. /**
  4941. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4942. * @pdev_handle: Datapath PDEV handle
  4943. * @chan_noise_floor: Channel Noise Floor
  4944. *
  4945. * Return: void
  4946. */
  4947. static
  4948. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4949. int16_t chan_noise_floor)
  4950. {
  4951. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4952. pdev->chan_noise_floor = chan_noise_floor;
  4953. }
  4954. /**
  4955. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4956. * @vdev_handle: Datapath VDEV handle
  4957. * Return: true on ucast filter flag set
  4958. */
  4959. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4960. {
  4961. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4962. struct dp_pdev *pdev;
  4963. pdev = vdev->pdev;
  4964. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4965. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4966. return true;
  4967. return false;
  4968. }
  4969. /**
  4970. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4971. * @vdev_handle: Datapath VDEV handle
  4972. * Return: true on mcast filter flag set
  4973. */
  4974. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4975. {
  4976. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4977. struct dp_pdev *pdev;
  4978. pdev = vdev->pdev;
  4979. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4980. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4981. return true;
  4982. return false;
  4983. }
  4984. /**
  4985. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4986. * @vdev_handle: Datapath VDEV handle
  4987. * Return: true on non data filter flag set
  4988. */
  4989. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4990. {
  4991. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4992. struct dp_pdev *pdev;
  4993. pdev = vdev->pdev;
  4994. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4995. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4996. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4997. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4998. return true;
  4999. }
  5000. }
  5001. return false;
  5002. }
  5003. #ifdef MESH_MODE_SUPPORT
  5004. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5005. {
  5006. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5007. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5008. FL("val %d"), val);
  5009. vdev->mesh_vdev = val;
  5010. }
  5011. /*
  5012. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5013. * @vdev_hdl: virtual device object
  5014. * @val: value to be set
  5015. *
  5016. * Return: void
  5017. */
  5018. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5019. {
  5020. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5021. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5022. FL("val %d"), val);
  5023. vdev->mesh_rx_filter = val;
  5024. }
  5025. #endif
  5026. /*
  5027. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5028. * Current scope is bar received count
  5029. *
  5030. * @pdev_handle: DP_PDEV handle
  5031. *
  5032. * Return: void
  5033. */
  5034. #define STATS_PROC_TIMEOUT (HZ/1000)
  5035. static void
  5036. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5037. {
  5038. struct dp_vdev *vdev;
  5039. struct dp_peer *peer;
  5040. uint32_t waitcnt;
  5041. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5042. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5043. if (!peer) {
  5044. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5045. FL("DP Invalid Peer refernce"));
  5046. return;
  5047. }
  5048. if (peer->delete_in_progress) {
  5049. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5050. FL("DP Peer deletion in progress"));
  5051. continue;
  5052. }
  5053. qdf_atomic_inc(&peer->ref_cnt);
  5054. waitcnt = 0;
  5055. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5056. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5057. && waitcnt < 10) {
  5058. schedule_timeout_interruptible(
  5059. STATS_PROC_TIMEOUT);
  5060. waitcnt++;
  5061. }
  5062. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5063. dp_peer_unref_delete(peer);
  5064. }
  5065. }
  5066. }
  5067. /**
  5068. * dp_rx_bar_stats_cb(): BAR received stats callback
  5069. * @soc: SOC handle
  5070. * @cb_ctxt: Call back context
  5071. * @reo_status: Reo status
  5072. *
  5073. * return: void
  5074. */
  5075. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5076. union hal_reo_status *reo_status)
  5077. {
  5078. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5079. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5080. if (!qdf_atomic_read(&soc->cmn_init_done))
  5081. return;
  5082. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5083. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5084. queue_status->header.status);
  5085. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5086. return;
  5087. }
  5088. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5089. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5090. }
  5091. /**
  5092. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5093. * @vdev: DP VDEV handle
  5094. *
  5095. * return: void
  5096. */
  5097. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5098. struct cdp_vdev_stats *vdev_stats)
  5099. {
  5100. struct dp_peer *peer = NULL;
  5101. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5102. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5103. dp_update_vdev_stats(vdev_stats, peer);
  5104. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5105. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5106. vdev_stats, vdev->vdev_id,
  5107. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5108. #endif
  5109. }
  5110. /**
  5111. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5112. * @pdev: DP PDEV handle
  5113. *
  5114. * return: void
  5115. */
  5116. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5117. {
  5118. struct dp_vdev *vdev = NULL;
  5119. struct cdp_vdev_stats *vdev_stats =
  5120. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5121. if (!vdev_stats) {
  5122. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5123. "DP alloc failure - unable to get alloc vdev stats");
  5124. return;
  5125. }
  5126. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  5127. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  5128. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  5129. if (pdev->mcopy_mode)
  5130. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5131. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5132. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5133. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5134. dp_update_pdev_stats(pdev, vdev_stats);
  5135. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  5136. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  5137. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  5138. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  5139. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  5140. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  5141. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  5142. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  5143. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  5144. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  5145. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  5146. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  5147. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  5148. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  5149. DP_STATS_AGGR(pdev, vdev,
  5150. tx_i.mcast_en.dropped_map_error);
  5151. DP_STATS_AGGR(pdev, vdev,
  5152. tx_i.mcast_en.dropped_self_mac);
  5153. DP_STATS_AGGR(pdev, vdev,
  5154. tx_i.mcast_en.dropped_send_fail);
  5155. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  5156. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  5157. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  5158. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  5159. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  5160. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  5161. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  5162. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  5163. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  5164. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  5165. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  5166. pdev->stats.tx_i.dropped.dropped_pkt.num =
  5167. pdev->stats.tx_i.dropped.dma_error +
  5168. pdev->stats.tx_i.dropped.ring_full +
  5169. pdev->stats.tx_i.dropped.enqueue_fail +
  5170. pdev->stats.tx_i.dropped.desc_na.num +
  5171. pdev->stats.tx_i.dropped.res_full;
  5172. pdev->stats.tx.last_ack_rssi =
  5173. vdev->stats.tx.last_ack_rssi;
  5174. pdev->stats.tx_i.tso.num_seg =
  5175. vdev->stats.tx_i.tso.num_seg;
  5176. }
  5177. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5178. qdf_mem_free(vdev_stats);
  5179. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5180. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5181. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5182. #endif
  5183. }
  5184. /**
  5185. * dp_vdev_getstats() - get vdev packet level stats
  5186. * @vdev_handle: Datapath VDEV handle
  5187. * @stats: cdp network device stats structure
  5188. *
  5189. * Return: void
  5190. */
  5191. static void dp_vdev_getstats(void *vdev_handle,
  5192. struct cdp_dev_stats *stats)
  5193. {
  5194. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5195. struct cdp_vdev_stats *vdev_stats =
  5196. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5197. if (!vdev_stats) {
  5198. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5199. "DP alloc failure - unable to get alloc vdev stats");
  5200. return;
  5201. }
  5202. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5203. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5204. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5205. stats->tx_errors = vdev_stats->tx.tx_failed +
  5206. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5207. stats->tx_dropped = stats->tx_errors;
  5208. stats->rx_packets = vdev_stats->rx.unicast.num +
  5209. vdev_stats->rx.multicast.num +
  5210. vdev_stats->rx.bcast.num;
  5211. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5212. vdev_stats->rx.multicast.bytes +
  5213. vdev_stats->rx.bcast.bytes;
  5214. }
  5215. /**
  5216. * dp_pdev_getstats() - get pdev packet level stats
  5217. * @pdev_handle: Datapath PDEV handle
  5218. * @stats: cdp network device stats structure
  5219. *
  5220. * Return: void
  5221. */
  5222. static void dp_pdev_getstats(void *pdev_handle,
  5223. struct cdp_dev_stats *stats)
  5224. {
  5225. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5226. dp_aggregate_pdev_stats(pdev);
  5227. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5228. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5229. stats->tx_errors = pdev->stats.tx.tx_failed +
  5230. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5231. stats->tx_dropped = stats->tx_errors;
  5232. stats->rx_packets = pdev->stats.rx.unicast.num +
  5233. pdev->stats.rx.multicast.num +
  5234. pdev->stats.rx.bcast.num;
  5235. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5236. pdev->stats.rx.multicast.bytes +
  5237. pdev->stats.rx.bcast.bytes;
  5238. }
  5239. /**
  5240. * dp_get_device_stats() - get interface level packet stats
  5241. * @handle: device handle
  5242. * @stats: cdp network device stats structure
  5243. * @type: device type pdev/vdev
  5244. *
  5245. * Return: void
  5246. */
  5247. static void dp_get_device_stats(void *handle,
  5248. struct cdp_dev_stats *stats, uint8_t type)
  5249. {
  5250. switch (type) {
  5251. case UPDATE_VDEV_STATS:
  5252. dp_vdev_getstats(handle, stats);
  5253. break;
  5254. case UPDATE_PDEV_STATS:
  5255. dp_pdev_getstats(handle, stats);
  5256. break;
  5257. default:
  5258. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5259. "apstats cannot be updated for this input "
  5260. "type %d", type);
  5261. break;
  5262. }
  5263. }
  5264. /**
  5265. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5266. * @pdev: DP_PDEV Handle
  5267. *
  5268. * Return:void
  5269. */
  5270. static inline void
  5271. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5272. {
  5273. uint8_t index = 0;
  5274. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5275. DP_PRINT_STATS("Received From Stack:");
  5276. DP_PRINT_STATS(" Packets = %d",
  5277. pdev->stats.tx_i.rcvd.num);
  5278. DP_PRINT_STATS(" Bytes = %llu",
  5279. pdev->stats.tx_i.rcvd.bytes);
  5280. DP_PRINT_STATS("Processed:");
  5281. DP_PRINT_STATS(" Packets = %d",
  5282. pdev->stats.tx_i.processed.num);
  5283. DP_PRINT_STATS(" Bytes = %llu",
  5284. pdev->stats.tx_i.processed.bytes);
  5285. DP_PRINT_STATS("Total Completions:");
  5286. DP_PRINT_STATS(" Packets = %u",
  5287. pdev->stats.tx.comp_pkt.num);
  5288. DP_PRINT_STATS(" Bytes = %llu",
  5289. pdev->stats.tx.comp_pkt.bytes);
  5290. DP_PRINT_STATS("Successful Completions:");
  5291. DP_PRINT_STATS(" Packets = %u",
  5292. pdev->stats.tx.tx_success.num);
  5293. DP_PRINT_STATS(" Bytes = %llu",
  5294. pdev->stats.tx.tx_success.bytes);
  5295. DP_PRINT_STATS("Dropped:");
  5296. DP_PRINT_STATS(" Total = %d",
  5297. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5298. DP_PRINT_STATS(" Dma_map_error = %d",
  5299. pdev->stats.tx_i.dropped.dma_error);
  5300. DP_PRINT_STATS(" Ring Full = %d",
  5301. pdev->stats.tx_i.dropped.ring_full);
  5302. DP_PRINT_STATS(" Descriptor Not available = %d",
  5303. pdev->stats.tx_i.dropped.desc_na.num);
  5304. DP_PRINT_STATS(" HW enqueue failed= %d",
  5305. pdev->stats.tx_i.dropped.enqueue_fail);
  5306. DP_PRINT_STATS(" Resources Full = %d",
  5307. pdev->stats.tx_i.dropped.res_full);
  5308. DP_PRINT_STATS(" FW removed Pkts = %u",
  5309. pdev->stats.tx.dropped.fw_rem.num);
  5310. DP_PRINT_STATS(" FW removed bytes= %llu",
  5311. pdev->stats.tx.dropped.fw_rem.bytes);
  5312. DP_PRINT_STATS(" FW removed transmitted = %d",
  5313. pdev->stats.tx.dropped.fw_rem_tx);
  5314. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5315. pdev->stats.tx.dropped.fw_rem_notx);
  5316. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5317. pdev->stats.tx.dropped.fw_reason1);
  5318. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5319. pdev->stats.tx.dropped.fw_reason2);
  5320. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5321. pdev->stats.tx.dropped.fw_reason3);
  5322. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5323. pdev->stats.tx.dropped.age_out);
  5324. DP_PRINT_STATS(" headroom insufficient = %d",
  5325. pdev->stats.tx_i.dropped.headroom_insufficient);
  5326. DP_PRINT_STATS(" Multicast:");
  5327. DP_PRINT_STATS(" Packets: %u",
  5328. pdev->stats.tx.mcast.num);
  5329. DP_PRINT_STATS(" Bytes: %llu",
  5330. pdev->stats.tx.mcast.bytes);
  5331. DP_PRINT_STATS("Scatter Gather:");
  5332. DP_PRINT_STATS(" Packets = %d",
  5333. pdev->stats.tx_i.sg.sg_pkt.num);
  5334. DP_PRINT_STATS(" Bytes = %llu",
  5335. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5336. DP_PRINT_STATS(" Dropped By Host = %d",
  5337. pdev->stats.tx_i.sg.dropped_host.num);
  5338. DP_PRINT_STATS(" Dropped By Target = %d",
  5339. pdev->stats.tx_i.sg.dropped_target);
  5340. DP_PRINT_STATS("TSO:");
  5341. DP_PRINT_STATS(" Number of Segments = %d",
  5342. pdev->stats.tx_i.tso.num_seg);
  5343. DP_PRINT_STATS(" Packets = %d",
  5344. pdev->stats.tx_i.tso.tso_pkt.num);
  5345. DP_PRINT_STATS(" Bytes = %llu",
  5346. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5347. DP_PRINT_STATS(" Dropped By Host = %d",
  5348. pdev->stats.tx_i.tso.dropped_host.num);
  5349. DP_PRINT_STATS("Mcast Enhancement:");
  5350. DP_PRINT_STATS(" Packets = %d",
  5351. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5352. DP_PRINT_STATS(" Bytes = %llu",
  5353. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5354. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5355. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5356. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5357. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5358. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5359. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5360. DP_PRINT_STATS(" Unicast sent = %d",
  5361. pdev->stats.tx_i.mcast_en.ucast);
  5362. DP_PRINT_STATS("Raw:");
  5363. DP_PRINT_STATS(" Packets = %d",
  5364. pdev->stats.tx_i.raw.raw_pkt.num);
  5365. DP_PRINT_STATS(" Bytes = %llu",
  5366. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5367. DP_PRINT_STATS(" DMA map error = %d",
  5368. pdev->stats.tx_i.raw.dma_map_error);
  5369. DP_PRINT_STATS("Reinjected:");
  5370. DP_PRINT_STATS(" Packets = %d",
  5371. pdev->stats.tx_i.reinject_pkts.num);
  5372. DP_PRINT_STATS(" Bytes = %llu\n",
  5373. pdev->stats.tx_i.reinject_pkts.bytes);
  5374. DP_PRINT_STATS("Inspected:");
  5375. DP_PRINT_STATS(" Packets = %d",
  5376. pdev->stats.tx_i.inspect_pkts.num);
  5377. DP_PRINT_STATS(" Bytes = %llu",
  5378. pdev->stats.tx_i.inspect_pkts.bytes);
  5379. DP_PRINT_STATS("Nawds Multicast:");
  5380. DP_PRINT_STATS(" Packets = %d",
  5381. pdev->stats.tx_i.nawds_mcast.num);
  5382. DP_PRINT_STATS(" Bytes = %llu",
  5383. pdev->stats.tx_i.nawds_mcast.bytes);
  5384. DP_PRINT_STATS("CCE Classified:");
  5385. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5386. pdev->stats.tx_i.cce_classified);
  5387. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5388. pdev->stats.tx_i.cce_classified_raw);
  5389. DP_PRINT_STATS("Mesh stats:");
  5390. DP_PRINT_STATS(" frames to firmware: %u",
  5391. pdev->stats.tx_i.mesh.exception_fw);
  5392. DP_PRINT_STATS(" completions from fw: %u",
  5393. pdev->stats.tx_i.mesh.completion_fw);
  5394. DP_PRINT_STATS("PPDU stats counter");
  5395. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5396. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5397. pdev->stats.ppdu_stats_counter[index]);
  5398. }
  5399. }
  5400. /**
  5401. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5402. * @pdev: DP_PDEV Handle
  5403. *
  5404. * Return: void
  5405. */
  5406. static inline void
  5407. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5408. {
  5409. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5410. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5411. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5412. pdev->stats.rx.rcvd_reo[0].num,
  5413. pdev->stats.rx.rcvd_reo[1].num,
  5414. pdev->stats.rx.rcvd_reo[2].num,
  5415. pdev->stats.rx.rcvd_reo[3].num);
  5416. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5417. pdev->stats.rx.rcvd_reo[0].bytes,
  5418. pdev->stats.rx.rcvd_reo[1].bytes,
  5419. pdev->stats.rx.rcvd_reo[2].bytes,
  5420. pdev->stats.rx.rcvd_reo[3].bytes);
  5421. DP_PRINT_STATS("Replenished:");
  5422. DP_PRINT_STATS(" Packets = %d",
  5423. pdev->stats.replenish.pkts.num);
  5424. DP_PRINT_STATS(" Bytes = %llu",
  5425. pdev->stats.replenish.pkts.bytes);
  5426. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5427. pdev->stats.buf_freelist);
  5428. DP_PRINT_STATS(" Low threshold intr = %d",
  5429. pdev->stats.replenish.low_thresh_intrs);
  5430. DP_PRINT_STATS("Dropped:");
  5431. DP_PRINT_STATS(" msdu_not_done = %d",
  5432. pdev->stats.dropped.msdu_not_done);
  5433. DP_PRINT_STATS(" mon_rx_drop = %d",
  5434. pdev->stats.dropped.mon_rx_drop);
  5435. DP_PRINT_STATS(" mec_drop = %d",
  5436. pdev->stats.rx.mec_drop.num);
  5437. DP_PRINT_STATS(" Bytes = %llu",
  5438. pdev->stats.rx.mec_drop.bytes);
  5439. DP_PRINT_STATS("Sent To Stack:");
  5440. DP_PRINT_STATS(" Packets = %d",
  5441. pdev->stats.rx.to_stack.num);
  5442. DP_PRINT_STATS(" Bytes = %llu",
  5443. pdev->stats.rx.to_stack.bytes);
  5444. DP_PRINT_STATS("Multicast/Broadcast:");
  5445. DP_PRINT_STATS(" Packets = %d",
  5446. pdev->stats.rx.multicast.num);
  5447. DP_PRINT_STATS(" Bytes = %llu",
  5448. pdev->stats.rx.multicast.bytes);
  5449. DP_PRINT_STATS("Errors:");
  5450. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5451. pdev->stats.replenish.rxdma_err);
  5452. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5453. pdev->stats.err.desc_alloc_fail);
  5454. DP_PRINT_STATS(" IP checksum error = %d",
  5455. pdev->stats.err.ip_csum_err);
  5456. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5457. pdev->stats.err.tcp_udp_csum_err);
  5458. /* Get bar_recv_cnt */
  5459. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5460. DP_PRINT_STATS("BAR Received Count: = %d",
  5461. pdev->stats.rx.bar_recv_cnt);
  5462. }
  5463. /**
  5464. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5465. * @pdev: DP_PDEV Handle
  5466. *
  5467. * Return: void
  5468. */
  5469. static inline void
  5470. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5471. {
  5472. struct cdp_pdev_mon_stats *rx_mon_stats;
  5473. rx_mon_stats = &pdev->rx_mon_stats;
  5474. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5475. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5476. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5477. rx_mon_stats->status_ppdu_done);
  5478. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5479. rx_mon_stats->dest_ppdu_done);
  5480. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5481. rx_mon_stats->dest_mpdu_done);
  5482. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5483. rx_mon_stats->dest_mpdu_drop);
  5484. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5485. rx_mon_stats->dup_mon_linkdesc_cnt);
  5486. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5487. rx_mon_stats->dup_mon_buf_cnt);
  5488. }
  5489. /**
  5490. * dp_print_soc_tx_stats(): Print SOC level stats
  5491. * @soc DP_SOC Handle
  5492. *
  5493. * Return: void
  5494. */
  5495. static inline void
  5496. dp_print_soc_tx_stats(struct dp_soc *soc)
  5497. {
  5498. uint8_t desc_pool_id;
  5499. soc->stats.tx.desc_in_use = 0;
  5500. DP_PRINT_STATS("SOC Tx Stats:\n");
  5501. for (desc_pool_id = 0;
  5502. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5503. desc_pool_id++)
  5504. soc->stats.tx.desc_in_use +=
  5505. soc->tx_desc[desc_pool_id].num_allocated;
  5506. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5507. soc->stats.tx.desc_in_use);
  5508. DP_PRINT_STATS("Invalid peer:");
  5509. DP_PRINT_STATS(" Packets = %d",
  5510. soc->stats.tx.tx_invalid_peer.num);
  5511. DP_PRINT_STATS(" Bytes = %llu",
  5512. soc->stats.tx.tx_invalid_peer.bytes);
  5513. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5514. soc->stats.tx.tcl_ring_full[0],
  5515. soc->stats.tx.tcl_ring_full[1],
  5516. soc->stats.tx.tcl_ring_full[2]);
  5517. }
  5518. /**
  5519. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5520. * @soc: DP_SOC Handle
  5521. *
  5522. * Return:void
  5523. */
  5524. static inline void
  5525. dp_print_soc_rx_stats(struct dp_soc *soc)
  5526. {
  5527. uint32_t i;
  5528. char reo_error[DP_REO_ERR_LENGTH];
  5529. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5530. uint8_t index = 0;
  5531. DP_PRINT_STATS("SOC Rx Stats:\n");
  5532. DP_PRINT_STATS("Fragmented packets: %u",
  5533. soc->stats.rx.rx_frags);
  5534. DP_PRINT_STATS("Reo reinjected packets: %u",
  5535. soc->stats.rx.reo_reinject);
  5536. DP_PRINT_STATS("Errors:\n");
  5537. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5538. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5539. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5540. DP_PRINT_STATS("Invalid RBM = %d",
  5541. soc->stats.rx.err.invalid_rbm);
  5542. DP_PRINT_STATS("Invalid Vdev = %d",
  5543. soc->stats.rx.err.invalid_vdev);
  5544. DP_PRINT_STATS("Invalid Pdev = %d",
  5545. soc->stats.rx.err.invalid_pdev);
  5546. DP_PRINT_STATS("Invalid Peer = %d",
  5547. soc->stats.rx.err.rx_invalid_peer.num);
  5548. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5549. soc->stats.rx.err.hal_ring_access_fail);
  5550. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5551. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5552. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5553. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5554. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5555. index += qdf_snprint(&rxdma_error[index],
  5556. DP_RXDMA_ERR_LENGTH - index,
  5557. " %d", soc->stats.rx.err.rxdma_error[i]);
  5558. }
  5559. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5560. rxdma_error);
  5561. index = 0;
  5562. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5563. index += qdf_snprint(&reo_error[index],
  5564. DP_REO_ERR_LENGTH - index,
  5565. " %d", soc->stats.rx.err.reo_error[i]);
  5566. }
  5567. DP_PRINT_STATS("REO Error(0-14):%s",
  5568. reo_error);
  5569. }
  5570. /**
  5571. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5572. * @ring_type: Ring
  5573. *
  5574. * Return: char const pointer
  5575. */
  5576. static inline const
  5577. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5578. {
  5579. switch (ring_type) {
  5580. case REO_DST:
  5581. return "Reo_dst";
  5582. case REO_EXCEPTION:
  5583. return "Reo_exception";
  5584. case REO_CMD:
  5585. return "Reo_cmd";
  5586. case REO_REINJECT:
  5587. return "Reo_reinject";
  5588. case REO_STATUS:
  5589. return "Reo_status";
  5590. case WBM2SW_RELEASE:
  5591. return "wbm2sw_release";
  5592. case TCL_DATA:
  5593. return "tcl_data";
  5594. case TCL_CMD:
  5595. return "tcl_cmd";
  5596. case TCL_STATUS:
  5597. return "tcl_status";
  5598. case SW2WBM_RELEASE:
  5599. return "sw2wbm_release";
  5600. case RXDMA_BUF:
  5601. return "Rxdma_buf";
  5602. case RXDMA_DST:
  5603. return "Rxdma_dst";
  5604. case RXDMA_MONITOR_BUF:
  5605. return "Rxdma_monitor_buf";
  5606. case RXDMA_MONITOR_DESC:
  5607. return "Rxdma_monitor_desc";
  5608. case RXDMA_MONITOR_STATUS:
  5609. return "Rxdma_monitor_status";
  5610. default:
  5611. dp_err("Invalid ring type");
  5612. break;
  5613. }
  5614. return "Invalid";
  5615. }
  5616. /**
  5617. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5618. * @soc: DP_SOC handle
  5619. * @srng: DP_SRNG handle
  5620. * @ring_name: SRNG name
  5621. * @ring_type: srng src/dst ring
  5622. *
  5623. * Return: void
  5624. */
  5625. static void
  5626. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5627. enum hal_ring_type ring_type)
  5628. {
  5629. uint32_t tailp;
  5630. uint32_t headp;
  5631. int32_t hw_headp = -1;
  5632. int32_t hw_tailp = -1;
  5633. const char *ring_name;
  5634. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  5635. if (soc && srng && srng->hal_srng) {
  5636. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5637. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5638. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5639. ring_name, headp, tailp);
  5640. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5641. &hw_tailp, ring_type);
  5642. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5643. ring_name, hw_headp, hw_tailp);
  5644. }
  5645. }
  5646. /**
  5647. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5648. * on target
  5649. * @pdev: physical device handle
  5650. * @mac_id: mac id
  5651. *
  5652. * Return: void
  5653. */
  5654. static inline
  5655. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5656. {
  5657. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5658. dp_print_ring_stat_from_hal(pdev->soc,
  5659. &pdev->rxdma_mon_buf_ring[mac_id],
  5660. RXDMA_MONITOR_BUF);
  5661. dp_print_ring_stat_from_hal(pdev->soc,
  5662. &pdev->rxdma_mon_dst_ring[mac_id],
  5663. RXDMA_MONITOR_DST);
  5664. dp_print_ring_stat_from_hal(pdev->soc,
  5665. &pdev->rxdma_mon_desc_ring[mac_id],
  5666. RXDMA_MONITOR_DESC);
  5667. }
  5668. dp_print_ring_stat_from_hal(pdev->soc,
  5669. &pdev->rxdma_mon_status_ring[mac_id],
  5670. RXDMA_MONITOR_STATUS);
  5671. }
  5672. /**
  5673. * dp_print_ring_stats(): Print tail and head pointer
  5674. * @pdev: DP_PDEV handle
  5675. *
  5676. * Return:void
  5677. */
  5678. static inline void
  5679. dp_print_ring_stats(struct dp_pdev *pdev)
  5680. {
  5681. uint32_t i;
  5682. int mac_id;
  5683. dp_print_ring_stat_from_hal(pdev->soc,
  5684. &pdev->soc->reo_exception_ring,
  5685. REO_EXCEPTION);
  5686. dp_print_ring_stat_from_hal(pdev->soc,
  5687. &pdev->soc->reo_reinject_ring,
  5688. REO_REINJECT);
  5689. dp_print_ring_stat_from_hal(pdev->soc,
  5690. &pdev->soc->reo_cmd_ring,
  5691. REO_CMD);
  5692. dp_print_ring_stat_from_hal(pdev->soc,
  5693. &pdev->soc->reo_status_ring,
  5694. REO_STATUS);
  5695. dp_print_ring_stat_from_hal(pdev->soc,
  5696. &pdev->soc->rx_rel_ring,
  5697. WBM2SW_RELEASE);
  5698. dp_print_ring_stat_from_hal(pdev->soc,
  5699. &pdev->soc->tcl_cmd_ring,
  5700. TCL_CMD);
  5701. dp_print_ring_stat_from_hal(pdev->soc,
  5702. &pdev->soc->tcl_status_ring,
  5703. TCL_STATUS);
  5704. dp_print_ring_stat_from_hal(pdev->soc,
  5705. &pdev->soc->wbm_desc_rel_ring,
  5706. SW2WBM_RELEASE);
  5707. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5708. dp_print_ring_stat_from_hal(pdev->soc,
  5709. &pdev->soc->reo_dest_ring[i],
  5710. REO_DST);
  5711. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5712. dp_print_ring_stat_from_hal(pdev->soc,
  5713. &pdev->soc->tcl_data_ring[i],
  5714. TCL_DATA);
  5715. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5716. dp_print_ring_stat_from_hal(pdev->soc,
  5717. &pdev->soc->tx_comp_ring[i],
  5718. WBM2SW_RELEASE);
  5719. dp_print_ring_stat_from_hal(pdev->soc,
  5720. &pdev->rx_refill_buf_ring,
  5721. RXDMA_BUF);
  5722. dp_print_ring_stat_from_hal(pdev->soc,
  5723. &pdev->rx_refill_buf_ring2,
  5724. RXDMA_BUF);
  5725. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5726. dp_print_ring_stat_from_hal(pdev->soc,
  5727. &pdev->rx_mac_buf_ring[i],
  5728. RXDMA_BUF);
  5729. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5730. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5731. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5732. dp_print_ring_stat_from_hal(pdev->soc,
  5733. &pdev->rxdma_err_dst_ring[i],
  5734. RXDMA_DST);
  5735. }
  5736. /**
  5737. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5738. * @vdev: DP_VDEV handle
  5739. *
  5740. * Return:void
  5741. */
  5742. static inline void
  5743. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5744. {
  5745. struct dp_peer *peer = NULL;
  5746. DP_STATS_CLR(vdev->pdev);
  5747. DP_STATS_CLR(vdev->pdev->soc);
  5748. DP_STATS_CLR(vdev);
  5749. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5750. if (!peer)
  5751. return;
  5752. DP_STATS_CLR(peer);
  5753. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5754. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5755. &peer->stats, peer->peer_ids[0],
  5756. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5757. #endif
  5758. }
  5759. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5760. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5761. &vdev->stats, vdev->vdev_id,
  5762. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5763. #endif
  5764. }
  5765. /**
  5766. * dp_print_common_rates_info(): Print common rate for tx or rx
  5767. * @pkt_type_array: rate type array contains rate info
  5768. *
  5769. * Return:void
  5770. */
  5771. static inline void
  5772. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5773. {
  5774. uint8_t mcs, pkt_type;
  5775. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5776. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5777. if (!dp_rate_string[pkt_type][mcs].valid)
  5778. continue;
  5779. DP_PRINT_STATS(" %s = %d",
  5780. dp_rate_string[pkt_type][mcs].mcs_type,
  5781. pkt_type_array[pkt_type].mcs_count[mcs]);
  5782. }
  5783. DP_PRINT_STATS("\n");
  5784. }
  5785. }
  5786. /**
  5787. * dp_print_rx_rates(): Print Rx rate stats
  5788. * @vdev: DP_VDEV handle
  5789. *
  5790. * Return:void
  5791. */
  5792. static inline void
  5793. dp_print_rx_rates(struct dp_vdev *vdev)
  5794. {
  5795. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5796. uint8_t i;
  5797. uint8_t index = 0;
  5798. char nss[DP_NSS_LENGTH];
  5799. DP_PRINT_STATS("Rx Rate Info:\n");
  5800. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5801. index = 0;
  5802. for (i = 0; i < SS_COUNT; i++) {
  5803. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5804. " %d", pdev->stats.rx.nss[i]);
  5805. }
  5806. DP_PRINT_STATS("NSS(1-8) = %s",
  5807. nss);
  5808. DP_PRINT_STATS("SGI ="
  5809. " 0.8us %d,"
  5810. " 0.4us %d,"
  5811. " 1.6us %d,"
  5812. " 3.2us %d,",
  5813. pdev->stats.rx.sgi_count[0],
  5814. pdev->stats.rx.sgi_count[1],
  5815. pdev->stats.rx.sgi_count[2],
  5816. pdev->stats.rx.sgi_count[3]);
  5817. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5818. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5819. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5820. DP_PRINT_STATS("Reception Type ="
  5821. " SU: %d,"
  5822. " MU_MIMO:%d,"
  5823. " MU_OFDMA:%d,"
  5824. " MU_OFDMA_MIMO:%d\n",
  5825. pdev->stats.rx.reception_type[0],
  5826. pdev->stats.rx.reception_type[1],
  5827. pdev->stats.rx.reception_type[2],
  5828. pdev->stats.rx.reception_type[3]);
  5829. DP_PRINT_STATS("Aggregation:\n");
  5830. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5831. pdev->stats.rx.ampdu_cnt);
  5832. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5833. pdev->stats.rx.non_ampdu_cnt);
  5834. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5835. pdev->stats.rx.amsdu_cnt);
  5836. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5837. pdev->stats.rx.non_amsdu_cnt);
  5838. }
  5839. /**
  5840. * dp_print_tx_rates(): Print tx rates
  5841. * @vdev: DP_VDEV handle
  5842. *
  5843. * Return:void
  5844. */
  5845. static inline void
  5846. dp_print_tx_rates(struct dp_vdev *vdev)
  5847. {
  5848. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5849. uint8_t index;
  5850. char nss[DP_NSS_LENGTH];
  5851. int nss_index;
  5852. DP_PRINT_STATS("Tx Rate Info:\n");
  5853. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5854. DP_PRINT_STATS("SGI ="
  5855. " 0.8us %d"
  5856. " 0.4us %d"
  5857. " 1.6us %d"
  5858. " 3.2us %d",
  5859. pdev->stats.tx.sgi_count[0],
  5860. pdev->stats.tx.sgi_count[1],
  5861. pdev->stats.tx.sgi_count[2],
  5862. pdev->stats.tx.sgi_count[3]);
  5863. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5864. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5865. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5866. index = 0;
  5867. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5868. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5869. " %d", pdev->stats.tx.nss[nss_index]);
  5870. }
  5871. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5872. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5873. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5874. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5875. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5876. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5877. DP_PRINT_STATS("Aggregation:\n");
  5878. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5879. pdev->stats.tx.amsdu_cnt);
  5880. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5881. pdev->stats.tx.non_amsdu_cnt);
  5882. }
  5883. /**
  5884. * dp_print_peer_stats():print peer stats
  5885. * @peer: DP_PEER handle
  5886. *
  5887. * return void
  5888. */
  5889. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5890. {
  5891. uint8_t i;
  5892. uint32_t index;
  5893. char nss[DP_NSS_LENGTH];
  5894. DP_PRINT_STATS("Node Tx Stats:\n");
  5895. DP_PRINT_STATS("Total Packet Completions = %d",
  5896. peer->stats.tx.comp_pkt.num);
  5897. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5898. peer->stats.tx.comp_pkt.bytes);
  5899. DP_PRINT_STATS("Success Packets = %d",
  5900. peer->stats.tx.tx_success.num);
  5901. DP_PRINT_STATS("Success Bytes = %llu",
  5902. peer->stats.tx.tx_success.bytes);
  5903. DP_PRINT_STATS("Unicast Success Packets = %d",
  5904. peer->stats.tx.ucast.num);
  5905. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5906. peer->stats.tx.ucast.bytes);
  5907. DP_PRINT_STATS("Multicast Success Packets = %d",
  5908. peer->stats.tx.mcast.num);
  5909. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5910. peer->stats.tx.mcast.bytes);
  5911. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5912. peer->stats.tx.bcast.num);
  5913. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5914. peer->stats.tx.bcast.bytes);
  5915. DP_PRINT_STATS("Packets Failed = %d",
  5916. peer->stats.tx.tx_failed);
  5917. DP_PRINT_STATS("Packets In OFDMA = %d",
  5918. peer->stats.tx.ofdma);
  5919. DP_PRINT_STATS("Packets In STBC = %d",
  5920. peer->stats.tx.stbc);
  5921. DP_PRINT_STATS("Packets In LDPC = %d",
  5922. peer->stats.tx.ldpc);
  5923. DP_PRINT_STATS("Packet Retries = %d",
  5924. peer->stats.tx.retries);
  5925. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5926. peer->stats.tx.amsdu_cnt);
  5927. DP_PRINT_STATS("Last Packet RSSI = %d",
  5928. peer->stats.tx.last_ack_rssi);
  5929. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  5930. peer->stats.tx.dropped.fw_rem.num);
  5931. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  5932. peer->stats.tx.dropped.fw_rem.bytes);
  5933. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5934. peer->stats.tx.dropped.fw_rem_tx);
  5935. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5936. peer->stats.tx.dropped.fw_rem_notx);
  5937. DP_PRINT_STATS("Dropped : Age Out = %d",
  5938. peer->stats.tx.dropped.age_out);
  5939. DP_PRINT_STATS("NAWDS : ");
  5940. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5941. peer->stats.tx.nawds_mcast_drop);
  5942. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5943. peer->stats.tx.nawds_mcast.num);
  5944. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5945. peer->stats.tx.nawds_mcast.bytes);
  5946. DP_PRINT_STATS("Rate Info:");
  5947. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5948. DP_PRINT_STATS("SGI = "
  5949. " 0.8us %d"
  5950. " 0.4us %d"
  5951. " 1.6us %d"
  5952. " 3.2us %d",
  5953. peer->stats.tx.sgi_count[0],
  5954. peer->stats.tx.sgi_count[1],
  5955. peer->stats.tx.sgi_count[2],
  5956. peer->stats.tx.sgi_count[3]);
  5957. DP_PRINT_STATS("Excess Retries per AC ");
  5958. DP_PRINT_STATS(" Best effort = %d",
  5959. peer->stats.tx.excess_retries_per_ac[0]);
  5960. DP_PRINT_STATS(" Background= %d",
  5961. peer->stats.tx.excess_retries_per_ac[1]);
  5962. DP_PRINT_STATS(" Video = %d",
  5963. peer->stats.tx.excess_retries_per_ac[2]);
  5964. DP_PRINT_STATS(" Voice = %d",
  5965. peer->stats.tx.excess_retries_per_ac[3]);
  5966. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5967. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  5968. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  5969. index = 0;
  5970. for (i = 0; i < SS_COUNT; i++) {
  5971. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5972. " %d", peer->stats.tx.nss[i]);
  5973. }
  5974. DP_PRINT_STATS("NSS(1-8) = %s",
  5975. nss);
  5976. DP_PRINT_STATS("Aggregation:");
  5977. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5978. peer->stats.tx.amsdu_cnt);
  5979. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5980. peer->stats.tx.non_amsdu_cnt);
  5981. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5982. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5983. peer->stats.tx.tx_byte_rate);
  5984. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5985. peer->stats.tx.tx_data_rate);
  5986. DP_PRINT_STATS("Node Rx Stats:");
  5987. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5988. peer->stats.rx.to_stack.num);
  5989. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5990. peer->stats.rx.to_stack.bytes);
  5991. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5992. DP_PRINT_STATS("Ring Id = %d", i);
  5993. DP_PRINT_STATS(" Packets Received = %d",
  5994. peer->stats.rx.rcvd_reo[i].num);
  5995. DP_PRINT_STATS(" Bytes Received = %llu",
  5996. peer->stats.rx.rcvd_reo[i].bytes);
  5997. }
  5998. DP_PRINT_STATS("Multicast Packets Received = %d",
  5999. peer->stats.rx.multicast.num);
  6000. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6001. peer->stats.rx.multicast.bytes);
  6002. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6003. peer->stats.rx.bcast.num);
  6004. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6005. peer->stats.rx.bcast.bytes);
  6006. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6007. peer->stats.rx.intra_bss.pkts.num);
  6008. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6009. peer->stats.rx.intra_bss.pkts.bytes);
  6010. DP_PRINT_STATS("Raw Packets Received = %d",
  6011. peer->stats.rx.raw.num);
  6012. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6013. peer->stats.rx.raw.bytes);
  6014. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6015. peer->stats.rx.err.mic_err);
  6016. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6017. peer->stats.rx.err.decrypt_err);
  6018. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6019. peer->stats.rx.non_ampdu_cnt);
  6020. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6021. peer->stats.rx.ampdu_cnt);
  6022. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6023. peer->stats.rx.non_amsdu_cnt);
  6024. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6025. peer->stats.rx.amsdu_cnt);
  6026. DP_PRINT_STATS("NAWDS : ");
  6027. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6028. peer->stats.rx.nawds_mcast_drop);
  6029. DP_PRINT_STATS("SGI ="
  6030. " 0.8us %d"
  6031. " 0.4us %d"
  6032. " 1.6us %d"
  6033. " 3.2us %d",
  6034. peer->stats.rx.sgi_count[0],
  6035. peer->stats.rx.sgi_count[1],
  6036. peer->stats.rx.sgi_count[2],
  6037. peer->stats.rx.sgi_count[3]);
  6038. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6039. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6040. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6041. DP_PRINT_STATS("Reception Type ="
  6042. " SU %d,"
  6043. " MU_MIMO %d,"
  6044. " MU_OFDMA %d,"
  6045. " MU_OFDMA_MIMO %d",
  6046. peer->stats.rx.reception_type[0],
  6047. peer->stats.rx.reception_type[1],
  6048. peer->stats.rx.reception_type[2],
  6049. peer->stats.rx.reception_type[3]);
  6050. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6051. index = 0;
  6052. for (i = 0; i < SS_COUNT; i++) {
  6053. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6054. " %d", peer->stats.rx.nss[i]);
  6055. }
  6056. DP_PRINT_STATS("NSS(1-8) = %s",
  6057. nss);
  6058. DP_PRINT_STATS("Aggregation:");
  6059. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6060. peer->stats.rx.ampdu_cnt);
  6061. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6062. peer->stats.rx.non_ampdu_cnt);
  6063. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6064. peer->stats.rx.amsdu_cnt);
  6065. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6066. peer->stats.rx.non_amsdu_cnt);
  6067. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6068. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6069. peer->stats.rx.rx_byte_rate);
  6070. DP_PRINT_STATS(" Data received in last sec: %d",
  6071. peer->stats.rx.rx_data_rate);
  6072. }
  6073. /*
  6074. * dp_get_host_peer_stats()- function to print peer stats
  6075. * @pdev_handle: DP_PDEV handle
  6076. * @mac_addr: mac address of the peer
  6077. *
  6078. * Return: void
  6079. */
  6080. static void
  6081. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6082. {
  6083. struct dp_peer *peer;
  6084. uint8_t local_id;
  6085. if (!mac_addr) {
  6086. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6087. "Invalid MAC address\n");
  6088. return;
  6089. }
  6090. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6091. &local_id);
  6092. if (!peer) {
  6093. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6094. "%s: Invalid peer\n", __func__);
  6095. return;
  6096. }
  6097. dp_print_peer_stats(peer);
  6098. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6099. }
  6100. /**
  6101. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6102. * @soc_handle: Soc handle
  6103. *
  6104. * Return: void
  6105. */
  6106. static void
  6107. dp_print_soc_cfg_params(struct dp_soc *soc)
  6108. {
  6109. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6110. uint8_t index = 0, i = 0;
  6111. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6112. int num_of_int_contexts;
  6113. if (!soc) {
  6114. dp_err("Context is null");
  6115. return;
  6116. }
  6117. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6118. if (!soc_cfg_ctx) {
  6119. dp_err("Context is null");
  6120. return;
  6121. }
  6122. num_of_int_contexts =
  6123. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6124. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6125. soc_cfg_ctx->num_int_ctxts);
  6126. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6127. soc_cfg_ctx->max_clients);
  6128. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6129. soc_cfg_ctx->max_alloc_size);
  6130. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6131. soc_cfg_ctx->per_pdev_tx_ring);
  6132. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6133. soc_cfg_ctx->num_tcl_data_rings);
  6134. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6135. soc_cfg_ctx->per_pdev_rx_ring);
  6136. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6137. soc_cfg_ctx->per_pdev_lmac_ring);
  6138. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6139. soc_cfg_ctx->num_reo_dest_rings);
  6140. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6141. soc_cfg_ctx->num_tx_desc_pool);
  6142. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6143. soc_cfg_ctx->num_tx_ext_desc_pool);
  6144. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6145. soc_cfg_ctx->num_tx_desc);
  6146. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6147. soc_cfg_ctx->num_tx_ext_desc);
  6148. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6149. soc_cfg_ctx->htt_packet_type);
  6150. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6151. soc_cfg_ctx->max_peer_id);
  6152. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6153. soc_cfg_ctx->tx_ring_size);
  6154. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6155. soc_cfg_ctx->tx_comp_ring_size);
  6156. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6157. soc_cfg_ctx->tx_comp_ring_size_nss);
  6158. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6159. soc_cfg_ctx->int_batch_threshold_tx);
  6160. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6161. soc_cfg_ctx->int_timer_threshold_tx);
  6162. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6163. soc_cfg_ctx->int_batch_threshold_rx);
  6164. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6165. soc_cfg_ctx->int_timer_threshold_rx);
  6166. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6167. soc_cfg_ctx->int_batch_threshold_other);
  6168. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6169. soc_cfg_ctx->int_timer_threshold_other);
  6170. for (i = 0; i < num_of_int_contexts; i++) {
  6171. index += qdf_snprint(&ring_mask[index],
  6172. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6173. " %d",
  6174. soc_cfg_ctx->int_tx_ring_mask[i]);
  6175. }
  6176. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6177. num_of_int_contexts, ring_mask);
  6178. index = 0;
  6179. for (i = 0; i < num_of_int_contexts; i++) {
  6180. index += qdf_snprint(&ring_mask[index],
  6181. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6182. " %d",
  6183. soc_cfg_ctx->int_rx_ring_mask[i]);
  6184. }
  6185. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6186. num_of_int_contexts, ring_mask);
  6187. index = 0;
  6188. for (i = 0; i < num_of_int_contexts; i++) {
  6189. index += qdf_snprint(&ring_mask[index],
  6190. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6191. " %d",
  6192. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6193. }
  6194. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6195. num_of_int_contexts, ring_mask);
  6196. index = 0;
  6197. for (i = 0; i < num_of_int_contexts; i++) {
  6198. index += qdf_snprint(&ring_mask[index],
  6199. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6200. " %d",
  6201. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6202. }
  6203. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6204. num_of_int_contexts, ring_mask);
  6205. index = 0;
  6206. for (i = 0; i < num_of_int_contexts; i++) {
  6207. index += qdf_snprint(&ring_mask[index],
  6208. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6209. " %d",
  6210. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6211. }
  6212. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6213. num_of_int_contexts, ring_mask);
  6214. index = 0;
  6215. for (i = 0; i < num_of_int_contexts; i++) {
  6216. index += qdf_snprint(&ring_mask[index],
  6217. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6218. " %d",
  6219. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6220. }
  6221. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6222. num_of_int_contexts, ring_mask);
  6223. index = 0;
  6224. for (i = 0; i < num_of_int_contexts; i++) {
  6225. index += qdf_snprint(&ring_mask[index],
  6226. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6227. " %d",
  6228. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6229. }
  6230. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6231. num_of_int_contexts, ring_mask);
  6232. index = 0;
  6233. for (i = 0; i < num_of_int_contexts; i++) {
  6234. index += qdf_snprint(&ring_mask[index],
  6235. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6236. " %d",
  6237. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6238. }
  6239. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6240. num_of_int_contexts, ring_mask);
  6241. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6242. soc_cfg_ctx->rx_hash);
  6243. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6244. soc_cfg_ctx->tso_enabled);
  6245. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6246. soc_cfg_ctx->lro_enabled);
  6247. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6248. soc_cfg_ctx->sg_enabled);
  6249. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6250. soc_cfg_ctx->gro_enabled);
  6251. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6252. soc_cfg_ctx->rawmode_enabled);
  6253. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6254. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6255. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6256. soc_cfg_ctx->napi_enabled);
  6257. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6258. soc_cfg_ctx->tcp_udp_checksumoffload);
  6259. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6260. soc_cfg_ctx->defrag_timeout_check);
  6261. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6262. soc_cfg_ctx->rx_defrag_min_timeout);
  6263. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6264. soc_cfg_ctx->wbm_release_ring);
  6265. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6266. soc_cfg_ctx->tcl_cmd_ring);
  6267. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6268. soc_cfg_ctx->tcl_status_ring);
  6269. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6270. soc_cfg_ctx->reo_reinject_ring);
  6271. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6272. soc_cfg_ctx->rx_release_ring);
  6273. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6274. soc_cfg_ctx->reo_exception_ring);
  6275. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6276. soc_cfg_ctx->reo_cmd_ring);
  6277. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6278. soc_cfg_ctx->reo_status_ring);
  6279. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6280. soc_cfg_ctx->rxdma_refill_ring);
  6281. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6282. soc_cfg_ctx->rxdma_err_dst_ring);
  6283. }
  6284. /**
  6285. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6286. * @pdev_handle: DP pdev handle
  6287. *
  6288. * Return - void
  6289. */
  6290. static void
  6291. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6292. {
  6293. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6294. if (!pdev) {
  6295. dp_err("Context is null");
  6296. return;
  6297. }
  6298. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6299. if (!pdev_cfg_ctx) {
  6300. dp_err("Context is null");
  6301. return;
  6302. }
  6303. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6304. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6305. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6306. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6307. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6308. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6309. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6310. pdev_cfg_ctx->dma_mon_status_ring_size);
  6311. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6312. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6313. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6314. pdev_cfg_ctx->num_mac_rings);
  6315. }
  6316. /**
  6317. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6318. *
  6319. * Return: None
  6320. */
  6321. static void dp_txrx_stats_help(void)
  6322. {
  6323. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6324. dp_info("stats_option:");
  6325. dp_info(" 1 -- HTT Tx Statistics");
  6326. dp_info(" 2 -- HTT Rx Statistics");
  6327. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6328. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6329. dp_info(" 5 -- HTT Error Statistics");
  6330. dp_info(" 6 -- HTT TQM Statistics");
  6331. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6332. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6333. dp_info(" 9 -- HTT Tx Rate Statistics");
  6334. dp_info(" 10 -- HTT Rx Rate Statistics");
  6335. dp_info(" 11 -- HTT Peer Statistics");
  6336. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6337. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6338. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6339. dp_info(" 15 -- HTT SRNG Statistics");
  6340. dp_info(" 16 -- HTT SFM Info Statistics");
  6341. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6342. dp_info(" 18 -- HTT Peer List Details");
  6343. dp_info(" 20 -- Clear Host Statistics");
  6344. dp_info(" 21 -- Host Rx Rate Statistics");
  6345. dp_info(" 22 -- Host Tx Rate Statistics");
  6346. dp_info(" 23 -- Host Tx Statistics");
  6347. dp_info(" 24 -- Host Rx Statistics");
  6348. dp_info(" 25 -- Host AST Statistics");
  6349. dp_info(" 26 -- Host SRNG PTR Statistics");
  6350. dp_info(" 27 -- Host Mon Statistics");
  6351. dp_info(" 28 -- Host REO Queue Statistics");
  6352. dp_info(" 29 -- Host Soc cfg param Statistics");
  6353. dp_info(" 30 -- Host pdev cfg param Statistics");
  6354. }
  6355. /**
  6356. * dp_print_host_stats()- Function to print the stats aggregated at host
  6357. * @vdev_handle: DP_VDEV handle
  6358. * @type: host stats type
  6359. *
  6360. * Return: 0 on success, print error message in case of failure
  6361. */
  6362. static int
  6363. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6364. struct cdp_txrx_stats_req *req)
  6365. {
  6366. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6367. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6368. enum cdp_host_txrx_stats type =
  6369. dp_stats_mapping_table[req->stats][STATS_HOST];
  6370. dp_aggregate_pdev_stats(pdev);
  6371. switch (type) {
  6372. case TXRX_CLEAR_STATS:
  6373. dp_txrx_host_stats_clr(vdev);
  6374. break;
  6375. case TXRX_RX_RATE_STATS:
  6376. dp_print_rx_rates(vdev);
  6377. break;
  6378. case TXRX_TX_RATE_STATS:
  6379. dp_print_tx_rates(vdev);
  6380. break;
  6381. case TXRX_TX_HOST_STATS:
  6382. dp_print_pdev_tx_stats(pdev);
  6383. dp_print_soc_tx_stats(pdev->soc);
  6384. break;
  6385. case TXRX_RX_HOST_STATS:
  6386. dp_print_pdev_rx_stats(pdev);
  6387. dp_print_soc_rx_stats(pdev->soc);
  6388. break;
  6389. case TXRX_AST_STATS:
  6390. dp_print_ast_stats(pdev->soc);
  6391. dp_print_peer_table(vdev);
  6392. break;
  6393. case TXRX_SRNG_PTR_STATS:
  6394. dp_print_ring_stats(pdev);
  6395. break;
  6396. case TXRX_RX_MON_STATS:
  6397. dp_print_pdev_rx_mon_stats(pdev);
  6398. break;
  6399. case TXRX_REO_QUEUE_STATS:
  6400. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6401. break;
  6402. case TXRX_SOC_CFG_PARAMS:
  6403. dp_print_soc_cfg_params(pdev->soc);
  6404. break;
  6405. case TXRX_PDEV_CFG_PARAMS:
  6406. dp_print_pdev_cfg_params(pdev);
  6407. break;
  6408. default:
  6409. dp_info("Wrong Input For TxRx Host Stats");
  6410. dp_txrx_stats_help();
  6411. break;
  6412. }
  6413. return 0;
  6414. }
  6415. /*
  6416. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6417. * @pdev: DP_PDEV handle
  6418. *
  6419. * Return: void
  6420. */
  6421. static void
  6422. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6423. {
  6424. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6425. int mac_id;
  6426. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  6427. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6428. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6429. pdev->pdev_id);
  6430. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6431. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6432. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6433. }
  6434. }
  6435. /*
  6436. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6437. * @pdev: DP_PDEV handle
  6438. *
  6439. * Return: void
  6440. */
  6441. static void
  6442. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6443. {
  6444. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6445. int mac_id;
  6446. htt_tlv_filter.mpdu_start = 1;
  6447. htt_tlv_filter.msdu_start = 0;
  6448. htt_tlv_filter.packet = 0;
  6449. htt_tlv_filter.msdu_end = 0;
  6450. htt_tlv_filter.mpdu_end = 0;
  6451. htt_tlv_filter.attention = 0;
  6452. htt_tlv_filter.ppdu_start = 1;
  6453. htt_tlv_filter.ppdu_end = 1;
  6454. htt_tlv_filter.ppdu_end_user_stats = 1;
  6455. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6456. htt_tlv_filter.ppdu_end_status_done = 1;
  6457. htt_tlv_filter.enable_fp = 1;
  6458. htt_tlv_filter.enable_md = 0;
  6459. if (pdev->neighbour_peers_added &&
  6460. pdev->soc->hw_nac_monitor_support) {
  6461. htt_tlv_filter.enable_md = 1;
  6462. htt_tlv_filter.packet_header = 1;
  6463. }
  6464. if (pdev->mcopy_mode) {
  6465. htt_tlv_filter.packet_header = 1;
  6466. htt_tlv_filter.enable_mo = 1;
  6467. }
  6468. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6469. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6470. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6471. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6472. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6473. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6474. if (pdev->neighbour_peers_added &&
  6475. pdev->soc->hw_nac_monitor_support)
  6476. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6477. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6478. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6479. pdev->pdev_id);
  6480. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6481. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6482. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6483. }
  6484. }
  6485. /*
  6486. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6487. * modes are enabled or not.
  6488. * @dp_pdev: dp pdev handle.
  6489. *
  6490. * Return: bool
  6491. */
  6492. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6493. {
  6494. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6495. !pdev->mcopy_mode)
  6496. return true;
  6497. else
  6498. return false;
  6499. }
  6500. /*
  6501. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6502. *@pdev_handle: DP_PDEV handle.
  6503. *@val: Provided value.
  6504. *
  6505. *Return: void
  6506. */
  6507. static void
  6508. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6509. {
  6510. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6511. switch (val) {
  6512. case CDP_BPR_DISABLE:
  6513. pdev->bpr_enable = CDP_BPR_DISABLE;
  6514. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6515. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6516. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6517. } else if (pdev->enhanced_stats_en &&
  6518. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6519. !pdev->pktlog_ppdu_stats) {
  6520. dp_h2t_cfg_stats_msg_send(pdev,
  6521. DP_PPDU_STATS_CFG_ENH_STATS,
  6522. pdev->pdev_id);
  6523. }
  6524. break;
  6525. case CDP_BPR_ENABLE:
  6526. pdev->bpr_enable = CDP_BPR_ENABLE;
  6527. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6528. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6529. dp_h2t_cfg_stats_msg_send(pdev,
  6530. DP_PPDU_STATS_CFG_BPR,
  6531. pdev->pdev_id);
  6532. } else if (pdev->enhanced_stats_en &&
  6533. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6534. !pdev->pktlog_ppdu_stats) {
  6535. dp_h2t_cfg_stats_msg_send(pdev,
  6536. DP_PPDU_STATS_CFG_BPR_ENH,
  6537. pdev->pdev_id);
  6538. } else if (pdev->pktlog_ppdu_stats) {
  6539. dp_h2t_cfg_stats_msg_send(pdev,
  6540. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6541. pdev->pdev_id);
  6542. }
  6543. break;
  6544. default:
  6545. break;
  6546. }
  6547. }
  6548. /*
  6549. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6550. * @pdev_handle: DP_PDEV handle
  6551. * @val: user provided value
  6552. *
  6553. * Return: void
  6554. */
  6555. static void
  6556. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6557. {
  6558. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6559. switch (val) {
  6560. case 0:
  6561. pdev->tx_sniffer_enable = 0;
  6562. pdev->mcopy_mode = 0;
  6563. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6564. !pdev->bpr_enable) {
  6565. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6566. dp_ppdu_ring_reset(pdev);
  6567. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6568. dp_h2t_cfg_stats_msg_send(pdev,
  6569. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6570. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6571. dp_h2t_cfg_stats_msg_send(pdev,
  6572. DP_PPDU_STATS_CFG_BPR_ENH,
  6573. pdev->pdev_id);
  6574. } else {
  6575. dp_h2t_cfg_stats_msg_send(pdev,
  6576. DP_PPDU_STATS_CFG_BPR,
  6577. pdev->pdev_id);
  6578. }
  6579. break;
  6580. case 1:
  6581. pdev->tx_sniffer_enable = 1;
  6582. pdev->mcopy_mode = 0;
  6583. if (!pdev->pktlog_ppdu_stats)
  6584. dp_h2t_cfg_stats_msg_send(pdev,
  6585. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6586. break;
  6587. case 2:
  6588. pdev->mcopy_mode = 1;
  6589. pdev->tx_sniffer_enable = 0;
  6590. dp_ppdu_ring_cfg(pdev);
  6591. if (!pdev->pktlog_ppdu_stats)
  6592. dp_h2t_cfg_stats_msg_send(pdev,
  6593. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6594. break;
  6595. default:
  6596. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6597. "Invalid value");
  6598. break;
  6599. }
  6600. }
  6601. /*
  6602. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6603. * @pdev_handle: DP_PDEV handle
  6604. *
  6605. * Return: void
  6606. */
  6607. static void
  6608. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6609. {
  6610. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6611. if (pdev->enhanced_stats_en == 0)
  6612. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6613. pdev->enhanced_stats_en = 1;
  6614. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6615. !pdev->monitor_vdev)
  6616. dp_ppdu_ring_cfg(pdev);
  6617. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6618. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6619. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6620. dp_h2t_cfg_stats_msg_send(pdev,
  6621. DP_PPDU_STATS_CFG_BPR_ENH,
  6622. pdev->pdev_id);
  6623. }
  6624. }
  6625. /*
  6626. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6627. * @pdev_handle: DP_PDEV handle
  6628. *
  6629. * Return: void
  6630. */
  6631. static void
  6632. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6633. {
  6634. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6635. if (pdev->enhanced_stats_en == 1)
  6636. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6637. pdev->enhanced_stats_en = 0;
  6638. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6639. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6640. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6641. dp_h2t_cfg_stats_msg_send(pdev,
  6642. DP_PPDU_STATS_CFG_BPR,
  6643. pdev->pdev_id);
  6644. }
  6645. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6646. !pdev->monitor_vdev)
  6647. dp_ppdu_ring_reset(pdev);
  6648. }
  6649. /*
  6650. * dp_get_fw_peer_stats()- function to print peer stats
  6651. * @pdev_handle: DP_PDEV handle
  6652. * @mac_addr: mac address of the peer
  6653. * @cap: Type of htt stats requested
  6654. *
  6655. * Currently Supporting only MAC ID based requests Only
  6656. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6657. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6658. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6659. *
  6660. * Return: void
  6661. */
  6662. static void
  6663. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6664. uint32_t cap)
  6665. {
  6666. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6667. int i;
  6668. uint32_t config_param0 = 0;
  6669. uint32_t config_param1 = 0;
  6670. uint32_t config_param2 = 0;
  6671. uint32_t config_param3 = 0;
  6672. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6673. config_param0 |= (1 << (cap + 1));
  6674. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6675. config_param1 |= (1 << i);
  6676. }
  6677. config_param2 |= (mac_addr[0] & 0x000000ff);
  6678. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6679. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6680. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6681. config_param3 |= (mac_addr[4] & 0x000000ff);
  6682. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6683. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6684. config_param0, config_param1, config_param2,
  6685. config_param3, 0, 0, 0);
  6686. }
  6687. /* This struct definition will be removed from here
  6688. * once it get added in FW headers*/
  6689. struct httstats_cmd_req {
  6690. uint32_t config_param0;
  6691. uint32_t config_param1;
  6692. uint32_t config_param2;
  6693. uint32_t config_param3;
  6694. int cookie;
  6695. u_int8_t stats_id;
  6696. };
  6697. /*
  6698. * dp_get_htt_stats: function to process the httstas request
  6699. * @pdev_handle: DP pdev handle
  6700. * @data: pointer to request data
  6701. * @data_len: length for request data
  6702. *
  6703. * return: void
  6704. */
  6705. static void
  6706. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6707. {
  6708. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6709. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6710. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6711. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6712. req->config_param0, req->config_param1,
  6713. req->config_param2, req->config_param3,
  6714. req->cookie, 0, 0);
  6715. }
  6716. /*
  6717. * dp_set_pdev_param: function to set parameters in pdev
  6718. * @pdev_handle: DP pdev handle
  6719. * @param: parameter type to be set
  6720. * @val: value of parameter to be set
  6721. *
  6722. * return: void
  6723. */
  6724. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6725. enum cdp_pdev_param_type param, uint8_t val)
  6726. {
  6727. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6728. switch (param) {
  6729. case CDP_CONFIG_DEBUG_SNIFFER:
  6730. dp_config_debug_sniffer(pdev_handle, val);
  6731. break;
  6732. case CDP_CONFIG_BPR_ENABLE:
  6733. dp_set_bpr_enable(pdev_handle, val);
  6734. break;
  6735. case CDP_CONFIG_PRIMARY_RADIO:
  6736. pdev->is_primary = val;
  6737. break;
  6738. default:
  6739. break;
  6740. }
  6741. }
  6742. /*
  6743. * dp_get_vdev_param: function to get parameters from vdev
  6744. * @param: parameter type to get value
  6745. *
  6746. * return: void
  6747. */
  6748. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6749. enum cdp_vdev_param_type param)
  6750. {
  6751. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6752. uint32_t val;
  6753. switch (param) {
  6754. case CDP_ENABLE_WDS:
  6755. val = vdev->wds_enabled;
  6756. break;
  6757. case CDP_ENABLE_MEC:
  6758. val = vdev->mec_enabled;
  6759. break;
  6760. case CDP_ENABLE_DA_WAR:
  6761. val = vdev->da_war_enabled;
  6762. break;
  6763. default:
  6764. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6765. "param value %d is wrong\n",
  6766. param);
  6767. val = -1;
  6768. break;
  6769. }
  6770. return val;
  6771. }
  6772. /*
  6773. * dp_set_vdev_param: function to set parameters in vdev
  6774. * @param: parameter type to be set
  6775. * @val: value of parameter to be set
  6776. *
  6777. * return: void
  6778. */
  6779. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6780. enum cdp_vdev_param_type param, uint32_t val)
  6781. {
  6782. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6783. switch (param) {
  6784. case CDP_ENABLE_WDS:
  6785. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6786. "wds_enable %d for vdev(%p) id(%d)\n",
  6787. val, vdev, vdev->vdev_id);
  6788. vdev->wds_enabled = val;
  6789. break;
  6790. case CDP_ENABLE_MEC:
  6791. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6792. "mec_enable %d for vdev(%p) id(%d)\n",
  6793. val, vdev, vdev->vdev_id);
  6794. vdev->mec_enabled = val;
  6795. break;
  6796. case CDP_ENABLE_DA_WAR:
  6797. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6798. "da_war_enable %d for vdev(%p) id(%d)\n",
  6799. val, vdev, vdev->vdev_id);
  6800. vdev->da_war_enabled = val;
  6801. break;
  6802. case CDP_ENABLE_NAWDS:
  6803. vdev->nawds_enabled = val;
  6804. break;
  6805. case CDP_ENABLE_MCAST_EN:
  6806. vdev->mcast_enhancement_en = val;
  6807. break;
  6808. case CDP_ENABLE_PROXYSTA:
  6809. vdev->proxysta_vdev = val;
  6810. break;
  6811. case CDP_UPDATE_TDLS_FLAGS:
  6812. vdev->tdls_link_connected = val;
  6813. break;
  6814. case CDP_CFG_WDS_AGING_TIMER:
  6815. if (val == 0)
  6816. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  6817. else if (val != vdev->wds_aging_timer_val)
  6818. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  6819. vdev->wds_aging_timer_val = val;
  6820. break;
  6821. case CDP_ENABLE_AP_BRIDGE:
  6822. if (wlan_op_mode_sta != vdev->opmode)
  6823. vdev->ap_bridge_enabled = val;
  6824. else
  6825. vdev->ap_bridge_enabled = false;
  6826. break;
  6827. case CDP_ENABLE_CIPHER:
  6828. vdev->sec_type = val;
  6829. break;
  6830. case CDP_ENABLE_QWRAP_ISOLATION:
  6831. vdev->isolation_vdev = val;
  6832. break;
  6833. default:
  6834. break;
  6835. }
  6836. dp_tx_vdev_update_search_flags(vdev);
  6837. }
  6838. /**
  6839. * dp_peer_set_nawds: set nawds bit in peer
  6840. * @peer_handle: pointer to peer
  6841. * @value: enable/disable nawds
  6842. *
  6843. * return: void
  6844. */
  6845. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6846. {
  6847. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6848. peer->nawds_enabled = value;
  6849. }
  6850. /*
  6851. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6852. * @vdev_handle: DP_VDEV handle
  6853. * @map_id:ID of map that needs to be updated
  6854. *
  6855. * Return: void
  6856. */
  6857. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6858. uint8_t map_id)
  6859. {
  6860. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6861. vdev->dscp_tid_map_id = map_id;
  6862. return;
  6863. }
  6864. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6865. * @peer_handle: DP pdev handle
  6866. *
  6867. * return : cdp_pdev_stats pointer
  6868. */
  6869. static struct cdp_pdev_stats*
  6870. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6871. {
  6872. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6873. dp_aggregate_pdev_stats(pdev);
  6874. return &pdev->stats;
  6875. }
  6876. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6877. * @peer_handle: DP_PEER handle
  6878. *
  6879. * return : cdp_peer_stats pointer
  6880. */
  6881. static struct cdp_peer_stats*
  6882. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6883. {
  6884. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6885. qdf_assert(peer);
  6886. return &peer->stats;
  6887. }
  6888. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6889. * @peer_handle: DP_PEER handle
  6890. *
  6891. * return : void
  6892. */
  6893. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6894. {
  6895. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6896. qdf_assert(peer);
  6897. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6898. }
  6899. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6900. * @vdev_handle: DP_VDEV handle
  6901. * @buf: buffer for vdev stats
  6902. *
  6903. * return : int
  6904. */
  6905. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6906. bool is_aggregate)
  6907. {
  6908. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6909. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6910. if (is_aggregate)
  6911. dp_aggregate_vdev_stats(vdev, buf);
  6912. else
  6913. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6914. return 0;
  6915. }
  6916. /*
  6917. * dp_get_total_per(): get total per
  6918. * @pdev_handle: DP_PDEV handle
  6919. *
  6920. * Return: % error rate using retries per packet and success packets
  6921. */
  6922. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6923. {
  6924. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6925. dp_aggregate_pdev_stats(pdev);
  6926. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6927. return 0;
  6928. return ((pdev->stats.tx.retries * 100) /
  6929. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6930. }
  6931. /*
  6932. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6933. * @pdev_handle: DP_PDEV handle
  6934. * @buf: to hold pdev_stats
  6935. *
  6936. * Return: int
  6937. */
  6938. static int
  6939. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6940. {
  6941. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6942. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6943. struct cdp_txrx_stats_req req = {0,};
  6944. dp_aggregate_pdev_stats(pdev);
  6945. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6946. req.cookie_val = 1;
  6947. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6948. req.param1, req.param2, req.param3, 0,
  6949. req.cookie_val, 0);
  6950. msleep(DP_MAX_SLEEP_TIME);
  6951. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6952. req.cookie_val = 1;
  6953. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6954. req.param1, req.param2, req.param3, 0,
  6955. req.cookie_val, 0);
  6956. msleep(DP_MAX_SLEEP_TIME);
  6957. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6958. return TXRX_STATS_LEVEL;
  6959. }
  6960. /**
  6961. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6962. * @pdev: DP_PDEV handle
  6963. * @map_id: ID of map that needs to be updated
  6964. * @tos: index value in map
  6965. * @tid: tid value passed by the user
  6966. *
  6967. * Return: void
  6968. */
  6969. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6970. uint8_t map_id, uint8_t tos, uint8_t tid)
  6971. {
  6972. uint8_t dscp;
  6973. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6974. struct dp_soc *soc = pdev->soc;
  6975. if (!soc)
  6976. return;
  6977. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6978. pdev->dscp_tid_map[map_id][dscp] = tid;
  6979. if (map_id < soc->num_hw_dscp_tid_map)
  6980. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6981. map_id, dscp);
  6982. return;
  6983. }
  6984. /**
  6985. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  6986. * @pdev_handle: pdev handle
  6987. * @val: hmmc-dscp flag value
  6988. *
  6989. * Return: void
  6990. */
  6991. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  6992. bool val)
  6993. {
  6994. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6995. pdev->hmmc_tid_override_en = val;
  6996. }
  6997. /**
  6998. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  6999. * @pdev_handle: pdev handle
  7000. * @tid: tid value
  7001. *
  7002. * Return: void
  7003. */
  7004. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7005. uint8_t tid)
  7006. {
  7007. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7008. pdev->hmmc_tid = tid;
  7009. }
  7010. /**
  7011. * dp_fw_stats_process(): Process TxRX FW stats request
  7012. * @vdev_handle: DP VDEV handle
  7013. * @req: stats request
  7014. *
  7015. * return: int
  7016. */
  7017. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7018. struct cdp_txrx_stats_req *req)
  7019. {
  7020. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7021. struct dp_pdev *pdev = NULL;
  7022. uint32_t stats = req->stats;
  7023. uint8_t mac_id = req->mac_id;
  7024. if (!vdev) {
  7025. DP_TRACE(NONE, "VDEV not found");
  7026. return 1;
  7027. }
  7028. pdev = vdev->pdev;
  7029. /*
  7030. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7031. * from param0 to param3 according to below rule:
  7032. *
  7033. * PARAM:
  7034. * - config_param0 : start_offset (stats type)
  7035. * - config_param1 : stats bmask from start offset
  7036. * - config_param2 : stats bmask from start offset + 32
  7037. * - config_param3 : stats bmask from start offset + 64
  7038. */
  7039. if (req->stats == CDP_TXRX_STATS_0) {
  7040. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7041. req->param1 = 0xFFFFFFFF;
  7042. req->param2 = 0xFFFFFFFF;
  7043. req->param3 = 0xFFFFFFFF;
  7044. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7045. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7046. }
  7047. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7048. req->param1, req->param2, req->param3,
  7049. 0, 0, mac_id);
  7050. }
  7051. /**
  7052. * dp_txrx_stats_request - function to map to firmware and host stats
  7053. * @vdev: virtual handle
  7054. * @req: stats request
  7055. *
  7056. * Return: QDF_STATUS
  7057. */
  7058. static
  7059. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7060. struct cdp_txrx_stats_req *req)
  7061. {
  7062. int host_stats;
  7063. int fw_stats;
  7064. enum cdp_stats stats;
  7065. int num_stats;
  7066. if (!vdev || !req) {
  7067. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7068. "Invalid vdev/req instance");
  7069. return QDF_STATUS_E_INVAL;
  7070. }
  7071. stats = req->stats;
  7072. if (stats >= CDP_TXRX_MAX_STATS)
  7073. return QDF_STATUS_E_INVAL;
  7074. /*
  7075. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7076. * has to be updated if new FW HTT stats added
  7077. */
  7078. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7079. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7080. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7081. if (stats >= num_stats) {
  7082. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7083. "%s: Invalid stats option: %d", __func__, stats);
  7084. return QDF_STATUS_E_INVAL;
  7085. }
  7086. req->stats = stats;
  7087. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7088. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7089. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7090. "stats: %u fw_stats_type: %d host_stats: %d",
  7091. stats, fw_stats, host_stats);
  7092. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7093. /* update request with FW stats type */
  7094. req->stats = fw_stats;
  7095. return dp_fw_stats_process(vdev, req);
  7096. }
  7097. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7098. (host_stats <= TXRX_HOST_STATS_MAX))
  7099. return dp_print_host_stats(vdev, req);
  7100. else
  7101. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7102. "Wrong Input for TxRx Stats");
  7103. return QDF_STATUS_SUCCESS;
  7104. }
  7105. /*
  7106. * dp_print_napi_stats(): NAPI stats
  7107. * @soc - soc handle
  7108. */
  7109. static void dp_print_napi_stats(struct dp_soc *soc)
  7110. {
  7111. hif_print_napi_stats(soc->hif_handle);
  7112. }
  7113. /*
  7114. * dp_print_per_ring_stats(): Packet count per ring
  7115. * @soc - soc handle
  7116. */
  7117. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7118. {
  7119. uint8_t ring;
  7120. uint16_t core;
  7121. uint64_t total_packets;
  7122. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7123. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7124. total_packets = 0;
  7125. DP_TRACE_STATS(INFO_HIGH,
  7126. "Packets on ring %u:", ring);
  7127. for (core = 0; core < NR_CPUS; core++) {
  7128. DP_TRACE_STATS(INFO_HIGH,
  7129. "Packets arriving on core %u: %llu",
  7130. core,
  7131. soc->stats.rx.ring_packets[core][ring]);
  7132. total_packets += soc->stats.rx.ring_packets[core][ring];
  7133. }
  7134. DP_TRACE_STATS(INFO_HIGH,
  7135. "Total packets on ring %u: %llu",
  7136. ring, total_packets);
  7137. }
  7138. }
  7139. /*
  7140. * dp_txrx_path_stats() - Function to display dump stats
  7141. * @soc - soc handle
  7142. *
  7143. * return: none
  7144. */
  7145. static void dp_txrx_path_stats(struct dp_soc *soc)
  7146. {
  7147. uint8_t error_code;
  7148. uint8_t loop_pdev;
  7149. struct dp_pdev *pdev;
  7150. uint8_t i;
  7151. if (!soc) {
  7152. DP_TRACE(ERROR, "%s: Invalid access",
  7153. __func__);
  7154. return;
  7155. }
  7156. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7157. pdev = soc->pdev_list[loop_pdev];
  7158. dp_aggregate_pdev_stats(pdev);
  7159. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7160. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7161. pdev->stats.tx_i.rcvd.num,
  7162. pdev->stats.tx_i.rcvd.bytes);
  7163. DP_TRACE_STATS(INFO_HIGH,
  7164. "processed from host: %u msdus (%llu bytes)",
  7165. pdev->stats.tx_i.processed.num,
  7166. pdev->stats.tx_i.processed.bytes);
  7167. DP_TRACE_STATS(INFO_HIGH,
  7168. "successfully transmitted: %u msdus (%llu bytes)",
  7169. pdev->stats.tx.tx_success.num,
  7170. pdev->stats.tx.tx_success.bytes);
  7171. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7172. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7173. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7174. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7175. pdev->stats.tx_i.dropped.desc_na.num);
  7176. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7177. pdev->stats.tx_i.dropped.ring_full);
  7178. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7179. pdev->stats.tx_i.dropped.enqueue_fail);
  7180. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7181. pdev->stats.tx_i.dropped.dma_error);
  7182. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7183. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7184. pdev->stats.tx.tx_failed);
  7185. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7186. pdev->stats.tx.dropped.age_out);
  7187. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7188. pdev->stats.tx.dropped.fw_rem.num);
  7189. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7190. pdev->stats.tx.dropped.fw_rem.bytes);
  7191. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7192. pdev->stats.tx.dropped.fw_rem_tx);
  7193. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7194. pdev->stats.tx.dropped.fw_rem_notx);
  7195. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  7196. pdev->soc->stats.tx.tx_invalid_peer.num);
  7197. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7198. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7199. pdev->stats.tx_comp_histogram.pkts_1);
  7200. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7201. pdev->stats.tx_comp_histogram.pkts_2_20);
  7202. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7203. pdev->stats.tx_comp_histogram.pkts_21_40);
  7204. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7205. pdev->stats.tx_comp_histogram.pkts_41_60);
  7206. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7207. pdev->stats.tx_comp_histogram.pkts_61_80);
  7208. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7209. pdev->stats.tx_comp_histogram.pkts_81_100);
  7210. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7211. pdev->stats.tx_comp_histogram.pkts_101_200);
  7212. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7213. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7214. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7215. DP_TRACE_STATS(INFO_HIGH,
  7216. "delivered %u msdus ( %llu bytes),",
  7217. pdev->stats.rx.to_stack.num,
  7218. pdev->stats.rx.to_stack.bytes);
  7219. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7220. DP_TRACE_STATS(INFO_HIGH,
  7221. "received on reo[%d] %u msdus( %llu bytes),",
  7222. i, pdev->stats.rx.rcvd_reo[i].num,
  7223. pdev->stats.rx.rcvd_reo[i].bytes);
  7224. DP_TRACE_STATS(INFO_HIGH,
  7225. "intra-bss packets %u msdus ( %llu bytes),",
  7226. pdev->stats.rx.intra_bss.pkts.num,
  7227. pdev->stats.rx.intra_bss.pkts.bytes);
  7228. DP_TRACE_STATS(INFO_HIGH,
  7229. "intra-bss fails %u msdus ( %llu bytes),",
  7230. pdev->stats.rx.intra_bss.fail.num,
  7231. pdev->stats.rx.intra_bss.fail.bytes);
  7232. DP_TRACE_STATS(INFO_HIGH,
  7233. "raw packets %u msdus ( %llu bytes),",
  7234. pdev->stats.rx.raw.num,
  7235. pdev->stats.rx.raw.bytes);
  7236. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7237. pdev->stats.rx.err.mic_err);
  7238. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  7239. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7240. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7241. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7242. pdev->soc->stats.rx.err.invalid_rbm);
  7243. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7244. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7245. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7246. error_code++) {
  7247. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7248. continue;
  7249. DP_TRACE_STATS(INFO_HIGH,
  7250. "Reo error number (%u): %u msdus",
  7251. error_code,
  7252. pdev->soc->stats.rx.err
  7253. .reo_error[error_code]);
  7254. }
  7255. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7256. error_code++) {
  7257. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7258. continue;
  7259. DP_TRACE_STATS(INFO_HIGH,
  7260. "Rxdma error number (%u): %u msdus",
  7261. error_code,
  7262. pdev->soc->stats.rx.err
  7263. .rxdma_error[error_code]);
  7264. }
  7265. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7266. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7267. pdev->stats.rx_ind_histogram.pkts_1);
  7268. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7269. pdev->stats.rx_ind_histogram.pkts_2_20);
  7270. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7271. pdev->stats.rx_ind_histogram.pkts_21_40);
  7272. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7273. pdev->stats.rx_ind_histogram.pkts_41_60);
  7274. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7275. pdev->stats.rx_ind_histogram.pkts_61_80);
  7276. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7277. pdev->stats.rx_ind_histogram.pkts_81_100);
  7278. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7279. pdev->stats.rx_ind_histogram.pkts_101_200);
  7280. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7281. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7282. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7283. __func__,
  7284. pdev->soc->wlan_cfg_ctx
  7285. ->tso_enabled,
  7286. pdev->soc->wlan_cfg_ctx
  7287. ->lro_enabled,
  7288. pdev->soc->wlan_cfg_ctx
  7289. ->rx_hash,
  7290. pdev->soc->wlan_cfg_ctx
  7291. ->napi_enabled);
  7292. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7293. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7294. __func__,
  7295. pdev->soc->wlan_cfg_ctx
  7296. ->tx_flow_stop_queue_threshold,
  7297. pdev->soc->wlan_cfg_ctx
  7298. ->tx_flow_start_queue_offset);
  7299. #endif
  7300. }
  7301. }
  7302. /*
  7303. * dp_txrx_dump_stats() - Dump statistics
  7304. * @value - Statistics option
  7305. */
  7306. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7307. enum qdf_stats_verbosity_level level)
  7308. {
  7309. struct dp_soc *soc =
  7310. (struct dp_soc *)psoc;
  7311. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7312. if (!soc) {
  7313. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7314. "%s: soc is NULL", __func__);
  7315. return QDF_STATUS_E_INVAL;
  7316. }
  7317. switch (value) {
  7318. case CDP_TXRX_PATH_STATS:
  7319. dp_txrx_path_stats(soc);
  7320. break;
  7321. case CDP_RX_RING_STATS:
  7322. dp_print_per_ring_stats(soc);
  7323. break;
  7324. case CDP_TXRX_TSO_STATS:
  7325. /* TODO: NOT IMPLEMENTED */
  7326. break;
  7327. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7328. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7329. break;
  7330. case CDP_DP_NAPI_STATS:
  7331. dp_print_napi_stats(soc);
  7332. break;
  7333. case CDP_TXRX_DESC_STATS:
  7334. /* TODO: NOT IMPLEMENTED */
  7335. break;
  7336. default:
  7337. status = QDF_STATUS_E_INVAL;
  7338. break;
  7339. }
  7340. return status;
  7341. }
  7342. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7343. /**
  7344. * dp_update_flow_control_parameters() - API to store datapath
  7345. * config parameters
  7346. * @soc: soc handle
  7347. * @cfg: ini parameter handle
  7348. *
  7349. * Return: void
  7350. */
  7351. static inline
  7352. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7353. struct cdp_config_params *params)
  7354. {
  7355. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7356. params->tx_flow_stop_queue_threshold;
  7357. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7358. params->tx_flow_start_queue_offset;
  7359. }
  7360. #else
  7361. static inline
  7362. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7363. struct cdp_config_params *params)
  7364. {
  7365. }
  7366. #endif
  7367. /**
  7368. * dp_update_config_parameters() - API to store datapath
  7369. * config parameters
  7370. * @soc: soc handle
  7371. * @cfg: ini parameter handle
  7372. *
  7373. * Return: status
  7374. */
  7375. static
  7376. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7377. struct cdp_config_params *params)
  7378. {
  7379. struct dp_soc *soc = (struct dp_soc *)psoc;
  7380. if (!(soc)) {
  7381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7382. "%s: Invalid handle", __func__);
  7383. return QDF_STATUS_E_INVAL;
  7384. }
  7385. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7386. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7387. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7388. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7389. params->tcp_udp_checksumoffload;
  7390. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7391. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7392. dp_update_flow_control_parameters(soc, params);
  7393. return QDF_STATUS_SUCCESS;
  7394. }
  7395. /**
  7396. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7397. * config parameters
  7398. * @vdev_handle - datapath vdev handle
  7399. * @cfg: ini parameter handle
  7400. *
  7401. * Return: status
  7402. */
  7403. #ifdef WDS_VENDOR_EXTENSION
  7404. void
  7405. dp_txrx_set_wds_rx_policy(
  7406. struct cdp_vdev *vdev_handle,
  7407. u_int32_t val)
  7408. {
  7409. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7410. struct dp_peer *peer;
  7411. if (vdev->opmode == wlan_op_mode_ap) {
  7412. /* for ap, set it on bss_peer */
  7413. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7414. if (peer->bss_peer) {
  7415. peer->wds_ecm.wds_rx_filter = 1;
  7416. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7417. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7418. break;
  7419. }
  7420. }
  7421. } else if (vdev->opmode == wlan_op_mode_sta) {
  7422. peer = TAILQ_FIRST(&vdev->peer_list);
  7423. peer->wds_ecm.wds_rx_filter = 1;
  7424. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7425. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7426. }
  7427. }
  7428. /**
  7429. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7430. *
  7431. * @peer_handle - datapath peer handle
  7432. * @wds_tx_ucast: policy for unicast transmission
  7433. * @wds_tx_mcast: policy for multicast transmission
  7434. *
  7435. * Return: void
  7436. */
  7437. void
  7438. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7439. int wds_tx_ucast, int wds_tx_mcast)
  7440. {
  7441. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7442. if (wds_tx_ucast || wds_tx_mcast) {
  7443. peer->wds_enabled = 1;
  7444. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7445. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7446. } else {
  7447. peer->wds_enabled = 0;
  7448. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7449. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7450. }
  7451. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7452. FL("Policy Update set to :\
  7453. peer->wds_enabled %d\
  7454. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7455. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7456. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7457. peer->wds_ecm.wds_tx_mcast_4addr);
  7458. return;
  7459. }
  7460. #endif
  7461. static struct cdp_wds_ops dp_ops_wds = {
  7462. .vdev_set_wds = dp_vdev_set_wds,
  7463. #ifdef WDS_VENDOR_EXTENSION
  7464. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7465. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7466. #endif
  7467. };
  7468. /*
  7469. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7470. * @vdev_handle - datapath vdev handle
  7471. * @callback - callback function
  7472. * @ctxt: callback context
  7473. *
  7474. */
  7475. static void
  7476. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7477. ol_txrx_data_tx_cb callback, void *ctxt)
  7478. {
  7479. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7480. vdev->tx_non_std_data_callback.func = callback;
  7481. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7482. }
  7483. /**
  7484. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7485. * @pdev_hdl: datapath pdev handle
  7486. *
  7487. * Return: opaque pointer to dp txrx handle
  7488. */
  7489. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7490. {
  7491. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7492. return pdev->dp_txrx_handle;
  7493. }
  7494. /**
  7495. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7496. * @pdev_hdl: datapath pdev handle
  7497. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7498. *
  7499. * Return: void
  7500. */
  7501. static void
  7502. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7503. {
  7504. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7505. pdev->dp_txrx_handle = dp_txrx_hdl;
  7506. }
  7507. /**
  7508. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7509. * @soc_handle: datapath soc handle
  7510. *
  7511. * Return: opaque pointer to external dp (non-core DP)
  7512. */
  7513. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7514. {
  7515. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7516. return soc->external_txrx_handle;
  7517. }
  7518. /**
  7519. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7520. * @soc_handle: datapath soc handle
  7521. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7522. *
  7523. * Return: void
  7524. */
  7525. static void
  7526. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7527. {
  7528. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7529. soc->external_txrx_handle = txrx_handle;
  7530. }
  7531. /**
  7532. * dp_get_cfg_capabilities() - get dp capabilities
  7533. * @soc_handle: datapath soc handle
  7534. * @dp_caps: enum for dp capabilities
  7535. *
  7536. * Return: bool to determine if dp caps is enabled
  7537. */
  7538. static bool
  7539. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7540. enum cdp_capabilities dp_caps)
  7541. {
  7542. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7543. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7544. }
  7545. #ifdef FEATURE_AST
  7546. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7547. {
  7548. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7549. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7550. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7551. /*
  7552. * For BSS peer, new peer is not created on alloc_node if the
  7553. * peer with same address already exists , instead refcnt is
  7554. * increased for existing peer. Correspondingly in delete path,
  7555. * only refcnt is decreased; and peer is only deleted , when all
  7556. * references are deleted. So delete_in_progress should not be set
  7557. * for bss_peer, unless only 2 reference remains (peer map reference
  7558. * and peer hash table reference).
  7559. */
  7560. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7561. return;
  7562. }
  7563. peer->delete_in_progress = true;
  7564. dp_peer_delete_ast_entries(soc, peer);
  7565. }
  7566. #endif
  7567. #ifdef ATH_SUPPORT_NAC_RSSI
  7568. /**
  7569. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7570. * @vdev_hdl: DP vdev handle
  7571. * @rssi: rssi value
  7572. *
  7573. * Return: 0 for success. nonzero for failure.
  7574. */
  7575. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7576. char *mac_addr,
  7577. uint8_t *rssi)
  7578. {
  7579. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7580. struct dp_pdev *pdev = vdev->pdev;
  7581. struct dp_neighbour_peer *peer = NULL;
  7582. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7583. *rssi = 0;
  7584. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7585. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7586. neighbour_peer_list_elem) {
  7587. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7588. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7589. *rssi = peer->rssi;
  7590. status = QDF_STATUS_SUCCESS;
  7591. break;
  7592. }
  7593. }
  7594. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7595. return status;
  7596. }
  7597. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7598. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7599. uint8_t chan_num)
  7600. {
  7601. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7602. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7603. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7604. pdev->nac_rssi_filtering = 1;
  7605. /* Store address of NAC (neighbour peer) which will be checked
  7606. * against TA of received packets.
  7607. */
  7608. if (cmd == CDP_NAC_PARAM_ADD) {
  7609. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7610. client_macaddr);
  7611. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7612. dp_update_filter_neighbour_peers(vdev_handle,
  7613. DP_NAC_PARAM_DEL,
  7614. client_macaddr);
  7615. }
  7616. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7617. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7618. ((void *)vdev->pdev->ctrl_pdev,
  7619. vdev->vdev_id, cmd, bssid);
  7620. return QDF_STATUS_SUCCESS;
  7621. }
  7622. #endif
  7623. /**
  7624. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7625. * for pktlog
  7626. * @txrx_pdev_handle: cdp_pdev handle
  7627. * @enb_dsb: Enable or disable peer based filtering
  7628. *
  7629. * Return: QDF_STATUS
  7630. */
  7631. static int
  7632. dp_enable_peer_based_pktlog(
  7633. struct cdp_pdev *txrx_pdev_handle,
  7634. char *mac_addr, uint8_t enb_dsb)
  7635. {
  7636. struct dp_peer *peer;
  7637. uint8_t local_id;
  7638. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7639. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7640. mac_addr, &local_id);
  7641. if (!peer) {
  7642. dp_err("Invalid Peer");
  7643. return QDF_STATUS_E_FAILURE;
  7644. }
  7645. peer->peer_based_pktlog_filter = enb_dsb;
  7646. pdev->dp_peer_based_pktlog = enb_dsb;
  7647. return QDF_STATUS_SUCCESS;
  7648. }
  7649. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7650. uint32_t max_peers,
  7651. bool peer_map_unmap_v2)
  7652. {
  7653. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7654. soc->max_peers = max_peers;
  7655. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7656. if (dp_peer_find_attach(soc))
  7657. return QDF_STATUS_E_FAILURE;
  7658. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7659. return QDF_STATUS_SUCCESS;
  7660. }
  7661. /**
  7662. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7663. * @dp_pdev: dp pdev handle
  7664. * @ctrl_pdev: UMAC ctrl pdev handle
  7665. *
  7666. * Return: void
  7667. */
  7668. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7669. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7670. {
  7671. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7672. pdev->ctrl_pdev = ctrl_pdev;
  7673. }
  7674. /*
  7675. * dp_get_cfg() - get dp cfg
  7676. * @soc: cdp soc handle
  7677. * @cfg: cfg enum
  7678. *
  7679. * Return: cfg value
  7680. */
  7681. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7682. {
  7683. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7684. uint32_t value = 0;
  7685. switch (cfg) {
  7686. case cfg_dp_enable_data_stall:
  7687. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7688. break;
  7689. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7690. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7691. break;
  7692. case cfg_dp_tso_enable:
  7693. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7694. break;
  7695. case cfg_dp_lro_enable:
  7696. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7697. break;
  7698. case cfg_dp_gro_enable:
  7699. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7700. break;
  7701. case cfg_dp_tx_flow_start_queue_offset:
  7702. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7703. break;
  7704. case cfg_dp_tx_flow_stop_queue_threshold:
  7705. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7706. break;
  7707. case cfg_dp_disable_intra_bss_fwd:
  7708. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7709. break;
  7710. default:
  7711. value = 0;
  7712. }
  7713. return value;
  7714. }
  7715. static struct cdp_cmn_ops dp_ops_cmn = {
  7716. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7717. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7718. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7719. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7720. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7721. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  7722. .txrx_peer_create = dp_peer_create_wifi3,
  7723. .txrx_peer_setup = dp_peer_setup_wifi3,
  7724. #ifdef FEATURE_AST
  7725. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7726. #else
  7727. .txrx_peer_teardown = NULL,
  7728. #endif
  7729. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7730. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  7731. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7732. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  7733. .txrx_peer_ast_hash_find_by_pdevid =
  7734. dp_peer_ast_hash_find_by_pdevid_wifi3,
  7735. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  7736. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  7737. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  7738. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  7739. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  7740. .txrx_peer_ast_get_nexthop_peer_id =
  7741. dp_peer_ast_get_nexhop_peer_id_wifi3,
  7742. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  7743. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  7744. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  7745. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  7746. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  7747. #endif
  7748. .txrx_peer_delete = dp_peer_delete_wifi3,
  7749. .txrx_vdev_register = dp_vdev_register_wifi3,
  7750. .txrx_soc_detach = dp_soc_detach_wifi3,
  7751. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  7752. .txrx_soc_init = dp_soc_init_wifi3,
  7753. .txrx_tso_soc_attach = dp_tso_soc_attach,
  7754. .txrx_tso_soc_detach = dp_tso_soc_detach,
  7755. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7756. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7757. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7758. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7759. .txrx_ath_getstats = dp_get_device_stats,
  7760. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7761. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7762. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7763. .delba_process = dp_delba_process_wifi3,
  7764. .set_addba_response = dp_set_addba_response,
  7765. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7766. .flush_cache_rx_queue = NULL,
  7767. /* TODO: get API's for dscp-tid need to be added*/
  7768. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7769. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7770. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7771. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7772. .txrx_get_total_per = dp_get_total_per,
  7773. .txrx_stats_request = dp_txrx_stats_request,
  7774. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7775. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7776. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7777. .txrx_set_nac = dp_set_nac,
  7778. .txrx_get_tx_pending = dp_get_tx_pending,
  7779. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7780. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7781. .display_stats = dp_txrx_dump_stats,
  7782. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7783. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7784. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7785. .txrx_intr_detach = dp_soc_interrupt_detach,
  7786. .set_pn_check = dp_set_pn_check_wifi3,
  7787. .update_config_parameters = dp_update_config_parameters,
  7788. /* TODO: Add other functions */
  7789. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7790. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7791. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7792. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7793. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7794. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7795. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7796. .tx_send = dp_tx_send,
  7797. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7798. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7799. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7800. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7801. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7802. .txrx_get_os_rx_handles_from_vdev =
  7803. dp_get_os_rx_handles_from_vdev_wifi3,
  7804. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7805. .get_dp_capabilities = dp_get_cfg_capabilities,
  7806. .txrx_get_cfg = dp_get_cfg,
  7807. };
  7808. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7809. .txrx_peer_authorize = dp_peer_authorize,
  7810. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7811. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7812. #ifdef MESH_MODE_SUPPORT
  7813. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7814. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7815. #endif
  7816. .txrx_set_vdev_param = dp_set_vdev_param,
  7817. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7818. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7819. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7820. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7821. .txrx_update_filter_neighbour_peers =
  7822. dp_update_filter_neighbour_peers,
  7823. .txrx_get_sec_type = dp_get_sec_type,
  7824. /* TODO: Add other functions */
  7825. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7826. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7827. #ifdef WDI_EVENT_ENABLE
  7828. .txrx_get_pldev = dp_get_pldev,
  7829. #endif
  7830. .txrx_set_pdev_param = dp_set_pdev_param,
  7831. #ifdef ATH_SUPPORT_NAC_RSSI
  7832. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7833. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7834. #endif
  7835. .set_key = dp_set_michael_key,
  7836. .txrx_get_vdev_param = dp_get_vdev_param,
  7837. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  7838. };
  7839. static struct cdp_me_ops dp_ops_me = {
  7840. #ifdef ATH_SUPPORT_IQUE
  7841. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7842. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7843. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7844. #endif
  7845. .tx_me_find_ast_entry = NULL,
  7846. };
  7847. static struct cdp_mon_ops dp_ops_mon = {
  7848. .txrx_monitor_set_filter_ucast_data = NULL,
  7849. .txrx_monitor_set_filter_mcast_data = NULL,
  7850. .txrx_monitor_set_filter_non_data = NULL,
  7851. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7852. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7853. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7854. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7855. /* Added support for HK advance filter */
  7856. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7857. };
  7858. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7859. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7860. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7861. .get_htt_stats = dp_get_htt_stats,
  7862. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7863. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7864. .txrx_stats_publish = dp_txrx_stats_publish,
  7865. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7866. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7867. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7868. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7869. /* TODO */
  7870. };
  7871. static struct cdp_raw_ops dp_ops_raw = {
  7872. /* TODO */
  7873. };
  7874. #ifdef CONFIG_WIN
  7875. static struct cdp_pflow_ops dp_ops_pflow = {
  7876. /* TODO */
  7877. };
  7878. #endif /* CONFIG_WIN */
  7879. #ifdef FEATURE_RUNTIME_PM
  7880. /**
  7881. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7882. * @opaque_pdev: DP pdev context
  7883. *
  7884. * DP is ready to runtime suspend if there are no pending TX packets.
  7885. *
  7886. * Return: QDF_STATUS
  7887. */
  7888. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7889. {
  7890. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7891. struct dp_soc *soc = pdev->soc;
  7892. /* Abort if there are any pending TX packets */
  7893. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7894. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7895. FL("Abort suspend due to pending TX packets"));
  7896. return QDF_STATUS_E_AGAIN;
  7897. }
  7898. if (soc->intr_mode == DP_INTR_POLL)
  7899. qdf_timer_stop(&soc->int_timer);
  7900. return QDF_STATUS_SUCCESS;
  7901. }
  7902. /**
  7903. * dp_runtime_resume() - ensure DP is ready to runtime resume
  7904. * @opaque_pdev: DP pdev context
  7905. *
  7906. * Resume DP for runtime PM.
  7907. *
  7908. * Return: QDF_STATUS
  7909. */
  7910. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7911. {
  7912. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7913. struct dp_soc *soc = pdev->soc;
  7914. void *hal_srng;
  7915. int i;
  7916. if (soc->intr_mode == DP_INTR_POLL)
  7917. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7918. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7919. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7920. if (hal_srng) {
  7921. /* We actually only need to acquire the lock */
  7922. hal_srng_access_start(soc->hal_soc, hal_srng);
  7923. /* Update SRC ring head pointer for HW to send
  7924. all pending packets */
  7925. hal_srng_access_end(soc->hal_soc, hal_srng);
  7926. }
  7927. }
  7928. return QDF_STATUS_SUCCESS;
  7929. }
  7930. #endif /* FEATURE_RUNTIME_PM */
  7931. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7932. {
  7933. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7934. struct dp_soc *soc = pdev->soc;
  7935. if (soc->intr_mode == DP_INTR_POLL)
  7936. qdf_timer_stop(&soc->int_timer);
  7937. return QDF_STATUS_SUCCESS;
  7938. }
  7939. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  7940. {
  7941. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7942. struct dp_soc *soc = pdev->soc;
  7943. if (soc->intr_mode == DP_INTR_POLL)
  7944. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7945. return QDF_STATUS_SUCCESS;
  7946. }
  7947. #ifndef CONFIG_WIN
  7948. static struct cdp_misc_ops dp_ops_misc = {
  7949. .tx_non_std = dp_tx_non_std,
  7950. .get_opmode = dp_get_opmode,
  7951. #ifdef FEATURE_RUNTIME_PM
  7952. .runtime_suspend = dp_runtime_suspend,
  7953. .runtime_resume = dp_runtime_resume,
  7954. #endif /* FEATURE_RUNTIME_PM */
  7955. .pkt_log_init = dp_pkt_log_init,
  7956. .pkt_log_con_service = dp_pkt_log_con_service,
  7957. };
  7958. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7959. /* WIFI 3.0 DP implement as required. */
  7960. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7961. .flow_pool_map_handler = dp_tx_flow_pool_map,
  7962. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  7963. .register_pause_cb = dp_txrx_register_pause_cb,
  7964. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  7965. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  7966. };
  7967. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  7968. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7969. };
  7970. #ifdef IPA_OFFLOAD
  7971. static struct cdp_ipa_ops dp_ops_ipa = {
  7972. .ipa_get_resource = dp_ipa_get_resource,
  7973. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  7974. .ipa_op_response = dp_ipa_op_response,
  7975. .ipa_register_op_cb = dp_ipa_register_op_cb,
  7976. .ipa_get_stat = dp_ipa_get_stat,
  7977. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7978. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7979. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7980. .ipa_setup = dp_ipa_setup,
  7981. .ipa_cleanup = dp_ipa_cleanup,
  7982. .ipa_setup_iface = dp_ipa_setup_iface,
  7983. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7984. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7985. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7986. .ipa_set_perf_level = dp_ipa_set_perf_level
  7987. };
  7988. #endif
  7989. static struct cdp_bus_ops dp_ops_bus = {
  7990. .bus_suspend = dp_bus_suspend,
  7991. .bus_resume = dp_bus_resume
  7992. };
  7993. static struct cdp_ocb_ops dp_ops_ocb = {
  7994. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7995. };
  7996. static struct cdp_throttle_ops dp_ops_throttle = {
  7997. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7998. };
  7999. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8000. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8001. };
  8002. static struct cdp_cfg_ops dp_ops_cfg = {
  8003. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8004. };
  8005. /*
  8006. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8007. * @dev: physical device instance
  8008. * @peer_mac_addr: peer mac address
  8009. * @local_id: local id for the peer
  8010. * @debug_id: to track enum peer access
  8011. *
  8012. * Return: peer instance pointer
  8013. */
  8014. static inline void *
  8015. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8016. uint8_t *local_id,
  8017. enum peer_debug_id_type debug_id)
  8018. {
  8019. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8020. struct dp_peer *peer;
  8021. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8022. if (!peer)
  8023. return NULL;
  8024. *local_id = peer->local_id;
  8025. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8026. return peer;
  8027. }
  8028. /*
  8029. * dp_peer_release_ref - release peer ref count
  8030. * @peer: peer handle
  8031. * @debug_id: to track enum peer access
  8032. *
  8033. * Return: None
  8034. */
  8035. static inline
  8036. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8037. {
  8038. dp_peer_unref_delete(peer);
  8039. }
  8040. static struct cdp_peer_ops dp_ops_peer = {
  8041. .register_peer = dp_register_peer,
  8042. .clear_peer = dp_clear_peer,
  8043. .find_peer_by_addr = dp_find_peer_by_addr,
  8044. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8045. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8046. .peer_release_ref = dp_peer_release_ref,
  8047. .local_peer_id = dp_local_peer_id,
  8048. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8049. .peer_state_update = dp_peer_state_update,
  8050. .get_vdevid = dp_get_vdevid,
  8051. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8052. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8053. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8054. .get_peer_state = dp_get_peer_state,
  8055. };
  8056. #endif
  8057. static struct cdp_ops dp_txrx_ops = {
  8058. .cmn_drv_ops = &dp_ops_cmn,
  8059. .ctrl_ops = &dp_ops_ctrl,
  8060. .me_ops = &dp_ops_me,
  8061. .mon_ops = &dp_ops_mon,
  8062. .host_stats_ops = &dp_ops_host_stats,
  8063. .wds_ops = &dp_ops_wds,
  8064. .raw_ops = &dp_ops_raw,
  8065. #ifdef CONFIG_WIN
  8066. .pflow_ops = &dp_ops_pflow,
  8067. #endif /* CONFIG_WIN */
  8068. #ifndef CONFIG_WIN
  8069. .misc_ops = &dp_ops_misc,
  8070. .cfg_ops = &dp_ops_cfg,
  8071. .flowctl_ops = &dp_ops_flowctl,
  8072. .l_flowctl_ops = &dp_ops_l_flowctl,
  8073. #ifdef IPA_OFFLOAD
  8074. .ipa_ops = &dp_ops_ipa,
  8075. #endif
  8076. .bus_ops = &dp_ops_bus,
  8077. .ocb_ops = &dp_ops_ocb,
  8078. .peer_ops = &dp_ops_peer,
  8079. .throttle_ops = &dp_ops_throttle,
  8080. .mob_stats_ops = &dp_ops_mob_stats,
  8081. #endif
  8082. };
  8083. /*
  8084. * dp_soc_set_txrx_ring_map()
  8085. * @dp_soc: DP handler for soc
  8086. *
  8087. * Return: Void
  8088. */
  8089. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8090. {
  8091. uint32_t i;
  8092. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8093. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8094. }
  8095. }
  8096. #ifdef QCA_WIFI_QCA8074
  8097. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8098. /**
  8099. * dp_soc_attach_wifi3() - Attach txrx SOC
  8100. * @ctrl_psoc: Opaque SOC handle from control plane
  8101. * @htc_handle: Opaque HTC handle
  8102. * @hif_handle: Opaque HIF handle
  8103. * @qdf_osdev: QDF device
  8104. * @ol_ops: Offload Operations
  8105. * @device_id: Device ID
  8106. *
  8107. * Return: DP SOC handle on success, NULL on failure
  8108. */
  8109. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8110. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8111. struct ol_if_ops *ol_ops, uint16_t device_id)
  8112. {
  8113. struct dp_soc *dp_soc = NULL;
  8114. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8115. ol_ops, device_id);
  8116. if (!dp_soc)
  8117. return NULL;
  8118. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8119. return NULL;
  8120. return (void *)dp_soc;
  8121. }
  8122. #else
  8123. /**
  8124. * dp_soc_attach_wifi3() - Attach txrx SOC
  8125. * @ctrl_psoc: Opaque SOC handle from control plane
  8126. * @htc_handle: Opaque HTC handle
  8127. * @hif_handle: Opaque HIF handle
  8128. * @qdf_osdev: QDF device
  8129. * @ol_ops: Offload Operations
  8130. * @device_id: Device ID
  8131. *
  8132. * Return: DP SOC handle on success, NULL on failure
  8133. */
  8134. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8135. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8136. struct ol_if_ops *ol_ops, uint16_t device_id)
  8137. {
  8138. struct dp_soc *dp_soc = NULL;
  8139. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8140. ol_ops, device_id);
  8141. return (void *)dp_soc;
  8142. }
  8143. #endif
  8144. /**
  8145. * dp_soc_attach() - Attach txrx SOC
  8146. * @ctrl_psoc: Opaque SOC handle from control plane
  8147. * @htc_handle: Opaque HTC handle
  8148. * @qdf_osdev: QDF device
  8149. * @ol_ops: Offload Operations
  8150. * @device_id: Device ID
  8151. *
  8152. * Return: DP SOC handle on success, NULL on failure
  8153. */
  8154. static struct dp_soc *
  8155. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8156. struct ol_if_ops *ol_ops, uint16_t device_id)
  8157. {
  8158. int int_ctx;
  8159. struct dp_soc *soc = NULL;
  8160. struct htt_soc *htt_soc = NULL;
  8161. soc = qdf_mem_malloc(sizeof(*soc));
  8162. if (!soc) {
  8163. dp_err("DP SOC memory allocation failed");
  8164. goto fail0;
  8165. }
  8166. int_ctx = 0;
  8167. soc->device_id = device_id;
  8168. soc->cdp_soc.ops = &dp_txrx_ops;
  8169. soc->cdp_soc.ol_ops = ol_ops;
  8170. soc->ctrl_psoc = ctrl_psoc;
  8171. soc->osdev = qdf_osdev;
  8172. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8173. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8174. if (!soc->wlan_cfg_ctx) {
  8175. dp_err("wlan_cfg_ctx failed\n");
  8176. goto fail1;
  8177. }
  8178. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8179. if (!htt_soc) {
  8180. dp_err("HTT attach failed");
  8181. goto fail1;
  8182. }
  8183. soc->htt_handle = htt_soc;
  8184. htt_soc->dp_soc = soc;
  8185. htt_soc->htc_soc = htc_handle;
  8186. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8187. goto fail2;
  8188. return (void *)soc;
  8189. fail2:
  8190. qdf_mem_free(htt_soc);
  8191. fail1:
  8192. qdf_mem_free(soc);
  8193. fail0:
  8194. return NULL;
  8195. }
  8196. /**
  8197. * dp_soc_init() - Initialize txrx SOC
  8198. * @dp_soc: Opaque DP SOC handle
  8199. * @htc_handle: Opaque HTC handle
  8200. * @hif_handle: Opaque HIF handle
  8201. *
  8202. * Return: DP SOC handle on success, NULL on failure
  8203. */
  8204. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8205. {
  8206. int target_type;
  8207. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8208. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8209. htt_soc->htc_soc = htc_handle;
  8210. soc->hif_handle = hif_handle;
  8211. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8212. if (!soc->hal_soc)
  8213. return NULL;
  8214. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8215. soc->hal_soc, soc->osdev);
  8216. target_type = hal_get_target_type(soc->hal_soc);
  8217. switch (target_type) {
  8218. case TARGET_TYPE_QCA6290:
  8219. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8220. REO_DST_RING_SIZE_QCA6290);
  8221. soc->ast_override_support = 1;
  8222. break;
  8223. #ifdef QCA_WIFI_QCA6390
  8224. case TARGET_TYPE_QCA6390:
  8225. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8226. REO_DST_RING_SIZE_QCA6290);
  8227. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8228. soc->ast_override_support = 1;
  8229. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8230. int int_ctx;
  8231. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8232. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8233. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8234. }
  8235. }
  8236. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8237. break;
  8238. #endif
  8239. case TARGET_TYPE_QCA8074:
  8240. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8241. REO_DST_RING_SIZE_QCA8074);
  8242. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8243. soc->hw_nac_monitor_support = 1;
  8244. break;
  8245. case TARGET_TYPE_QCA8074V2:
  8246. case TARGET_TYPE_QCA6018:
  8247. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8248. REO_DST_RING_SIZE_QCA8074);
  8249. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8250. soc->hw_nac_monitor_support = 1;
  8251. soc->ast_override_support = 1;
  8252. soc->per_tid_basize_max_tid = 8;
  8253. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8254. break;
  8255. default:
  8256. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8257. qdf_assert_always(0);
  8258. break;
  8259. }
  8260. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8261. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8262. soc->cce_disable = false;
  8263. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8264. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8265. CDP_CFG_MAX_PEER_ID);
  8266. if (ret != -EINVAL) {
  8267. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8268. }
  8269. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8270. CDP_CFG_CCE_DISABLE);
  8271. if (ret == 1)
  8272. soc->cce_disable = true;
  8273. }
  8274. qdf_spinlock_create(&soc->peer_ref_mutex);
  8275. qdf_spinlock_create(&soc->ast_lock);
  8276. dp_soc_wds_attach(soc);
  8277. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8278. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8279. /* fill the tx/rx cpu ring map*/
  8280. dp_soc_set_txrx_ring_map(soc);
  8281. qdf_spinlock_create(&soc->htt_stats.lock);
  8282. /* initialize work queue for stats processing */
  8283. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8284. return soc;
  8285. }
  8286. /**
  8287. * dp_soc_init_wifi3() - Initialize txrx SOC
  8288. * @dp_soc: Opaque DP SOC handle
  8289. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8290. * @hif_handle: Opaque HIF handle
  8291. * @htc_handle: Opaque HTC handle
  8292. * @qdf_osdev: QDF device (Unused)
  8293. * @ol_ops: Offload Operations (Unused)
  8294. * @device_id: Device ID (Unused)
  8295. *
  8296. * Return: DP SOC handle on success, NULL on failure
  8297. */
  8298. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8299. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8300. struct ol_if_ops *ol_ops, uint16_t device_id)
  8301. {
  8302. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8303. }
  8304. #endif
  8305. /*
  8306. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8307. *
  8308. * @soc: handle to DP soc
  8309. * @mac_id: MAC id
  8310. *
  8311. * Return: Return pdev corresponding to MAC
  8312. */
  8313. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8314. {
  8315. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8316. return soc->pdev_list[mac_id];
  8317. /* Typically for MCL as there only 1 PDEV*/
  8318. return soc->pdev_list[0];
  8319. }
  8320. /*
  8321. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8322. * @soc: DP SoC context
  8323. * @max_mac_rings: No of MAC rings
  8324. *
  8325. * Return: None
  8326. */
  8327. static
  8328. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8329. int *max_mac_rings)
  8330. {
  8331. bool dbs_enable = false;
  8332. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8333. dbs_enable = soc->cdp_soc.ol_ops->
  8334. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8335. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8336. }
  8337. /*
  8338. * dp_set_pktlog_wifi3() - attach txrx vdev
  8339. * @pdev: Datapath PDEV handle
  8340. * @event: which event's notifications are being subscribed to
  8341. * @enable: WDI event subscribe or not. (True or False)
  8342. *
  8343. * Return: Success, NULL on failure
  8344. */
  8345. #ifdef WDI_EVENT_ENABLE
  8346. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8347. bool enable)
  8348. {
  8349. struct dp_soc *soc = NULL;
  8350. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8351. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8352. (pdev->wlan_cfg_ctx);
  8353. uint8_t mac_id = 0;
  8354. soc = pdev->soc;
  8355. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8356. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8357. FL("Max_mac_rings %d "),
  8358. max_mac_rings);
  8359. if (enable) {
  8360. switch (event) {
  8361. case WDI_EVENT_RX_DESC:
  8362. if (pdev->monitor_vdev) {
  8363. /* Nothing needs to be done if monitor mode is
  8364. * enabled
  8365. */
  8366. return 0;
  8367. }
  8368. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8369. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8370. htt_tlv_filter.mpdu_start = 1;
  8371. htt_tlv_filter.msdu_start = 1;
  8372. htt_tlv_filter.msdu_end = 1;
  8373. htt_tlv_filter.mpdu_end = 1;
  8374. htt_tlv_filter.packet_header = 1;
  8375. htt_tlv_filter.attention = 1;
  8376. htt_tlv_filter.ppdu_start = 1;
  8377. htt_tlv_filter.ppdu_end = 1;
  8378. htt_tlv_filter.ppdu_end_user_stats = 1;
  8379. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8380. htt_tlv_filter.ppdu_end_status_done = 1;
  8381. htt_tlv_filter.enable_fp = 1;
  8382. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8383. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8384. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8385. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8386. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8387. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8388. for (mac_id = 0; mac_id < max_mac_rings;
  8389. mac_id++) {
  8390. int mac_for_pdev =
  8391. dp_get_mac_id_for_pdev(mac_id,
  8392. pdev->pdev_id);
  8393. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8394. mac_for_pdev,
  8395. pdev->rxdma_mon_status_ring[mac_id]
  8396. .hal_srng,
  8397. RXDMA_MONITOR_STATUS,
  8398. RX_BUFFER_SIZE,
  8399. &htt_tlv_filter);
  8400. }
  8401. if (soc->reap_timer_init)
  8402. qdf_timer_mod(&soc->mon_reap_timer,
  8403. DP_INTR_POLL_TIMER_MS);
  8404. }
  8405. break;
  8406. case WDI_EVENT_LITE_RX:
  8407. if (pdev->monitor_vdev) {
  8408. /* Nothing needs to be done if monitor mode is
  8409. * enabled
  8410. */
  8411. return 0;
  8412. }
  8413. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8414. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8415. htt_tlv_filter.ppdu_start = 1;
  8416. htt_tlv_filter.ppdu_end = 1;
  8417. htt_tlv_filter.ppdu_end_user_stats = 1;
  8418. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8419. htt_tlv_filter.ppdu_end_status_done = 1;
  8420. htt_tlv_filter.mpdu_start = 1;
  8421. htt_tlv_filter.enable_fp = 1;
  8422. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8423. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8424. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8425. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8426. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8427. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8428. for (mac_id = 0; mac_id < max_mac_rings;
  8429. mac_id++) {
  8430. int mac_for_pdev =
  8431. dp_get_mac_id_for_pdev(mac_id,
  8432. pdev->pdev_id);
  8433. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8434. mac_for_pdev,
  8435. pdev->rxdma_mon_status_ring[mac_id]
  8436. .hal_srng,
  8437. RXDMA_MONITOR_STATUS,
  8438. RX_BUFFER_SIZE_PKTLOG_LITE,
  8439. &htt_tlv_filter);
  8440. }
  8441. if (soc->reap_timer_init)
  8442. qdf_timer_mod(&soc->mon_reap_timer,
  8443. DP_INTR_POLL_TIMER_MS);
  8444. }
  8445. break;
  8446. case WDI_EVENT_LITE_T2H:
  8447. if (pdev->monitor_vdev) {
  8448. /* Nothing needs to be done if monitor mode is
  8449. * enabled
  8450. */
  8451. return 0;
  8452. }
  8453. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8454. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8455. mac_id, pdev->pdev_id);
  8456. pdev->pktlog_ppdu_stats = true;
  8457. dp_h2t_cfg_stats_msg_send(pdev,
  8458. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8459. mac_for_pdev);
  8460. }
  8461. break;
  8462. default:
  8463. /* Nothing needs to be done for other pktlog types */
  8464. break;
  8465. }
  8466. } else {
  8467. switch (event) {
  8468. case WDI_EVENT_RX_DESC:
  8469. case WDI_EVENT_LITE_RX:
  8470. if (pdev->monitor_vdev) {
  8471. /* Nothing needs to be done if monitor mode is
  8472. * enabled
  8473. */
  8474. return 0;
  8475. }
  8476. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8477. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8478. for (mac_id = 0; mac_id < max_mac_rings;
  8479. mac_id++) {
  8480. int mac_for_pdev =
  8481. dp_get_mac_id_for_pdev(mac_id,
  8482. pdev->pdev_id);
  8483. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8484. mac_for_pdev,
  8485. pdev->rxdma_mon_status_ring[mac_id]
  8486. .hal_srng,
  8487. RXDMA_MONITOR_STATUS,
  8488. RX_BUFFER_SIZE,
  8489. &htt_tlv_filter);
  8490. }
  8491. if (soc->reap_timer_init)
  8492. qdf_timer_stop(&soc->mon_reap_timer);
  8493. }
  8494. break;
  8495. case WDI_EVENT_LITE_T2H:
  8496. if (pdev->monitor_vdev) {
  8497. /* Nothing needs to be done if monitor mode is
  8498. * enabled
  8499. */
  8500. return 0;
  8501. }
  8502. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8503. * passing value 0. Once these macros will define in htt
  8504. * header file will use proper macros
  8505. */
  8506. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8507. int mac_for_pdev =
  8508. dp_get_mac_id_for_pdev(mac_id,
  8509. pdev->pdev_id);
  8510. pdev->pktlog_ppdu_stats = false;
  8511. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8512. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8513. mac_for_pdev);
  8514. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8515. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8516. mac_for_pdev);
  8517. } else if (pdev->enhanced_stats_en) {
  8518. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8519. mac_for_pdev);
  8520. }
  8521. }
  8522. break;
  8523. default:
  8524. /* Nothing needs to be done for other pktlog types */
  8525. break;
  8526. }
  8527. }
  8528. return 0;
  8529. }
  8530. #endif