dp_rx_mon_dest.c 42 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576
  1. /*
  2. * Copyright (c) 2017-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "hal_hw_headers.h"
  19. #include "dp_types.h"
  20. #include "dp_rx.h"
  21. #include "dp_peer.h"
  22. #include "hal_rx.h"
  23. #include "hal_api.h"
  24. #include "qdf_trace.h"
  25. #include "qdf_nbuf.h"
  26. #include "hal_api_mon.h"
  27. #include "dp_rx_mon.h"
  28. #include "wlan_cfg.h"
  29. #include "dp_internal.h"
  30. /* The maxinum buffer length allocated for radio tap */
  31. #define MAX_MONITOR_HEADER (512)
  32. /*
  33. * PPDU id is from 0 to 64k-1. PPDU id read from status ring and PPDU id
  34. * read from destination ring shall track each other. If the distance of
  35. * two ppdu id is less than 20000. It is assume no wrap around. Otherwise,
  36. * It is assume wrap around.
  37. */
  38. #define NOT_PPDU_ID_WRAP_AROUND 20000
  39. /**
  40. * dp_rx_mon_link_desc_return() - Return a MPDU link descriptor to HW
  41. * (WBM), following error handling
  42. *
  43. * @dp_pdev: core txrx pdev context
  44. * @buf_addr_info: void pointer to monitor link descriptor buf addr info
  45. * Return: QDF_STATUS
  46. */
  47. static QDF_STATUS
  48. dp_rx_mon_link_desc_return(struct dp_pdev *dp_pdev,
  49. void *buf_addr_info, int mac_id)
  50. {
  51. struct dp_srng *dp_srng;
  52. void *hal_srng;
  53. void *hal_soc;
  54. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  55. void *src_srng_desc;
  56. int mac_for_pdev = dp_get_mac_id_for_mac(dp_pdev->soc, mac_id);
  57. hal_soc = dp_pdev->soc->hal_soc;
  58. dp_srng = &dp_pdev->rxdma_mon_desc_ring[mac_for_pdev];
  59. hal_srng = dp_srng->hal_srng;
  60. qdf_assert(hal_srng);
  61. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_srng))) {
  62. /* TODO */
  63. /*
  64. * Need API to convert from hal_ring pointer to
  65. * Ring Type / Ring Id combo
  66. */
  67. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  68. "%s %d : \
  69. HAL RING Access For WBM Release SRNG Failed -- %pK",
  70. __func__, __LINE__, hal_srng);
  71. goto done;
  72. }
  73. src_srng_desc = hal_srng_src_get_next(hal_soc, hal_srng);
  74. if (qdf_likely(src_srng_desc)) {
  75. /* Return link descriptor through WBM ring (SW2WBM)*/
  76. hal_rx_mon_msdu_link_desc_set(hal_soc,
  77. src_srng_desc, buf_addr_info);
  78. status = QDF_STATUS_SUCCESS;
  79. } else {
  80. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  81. "%s %d -- Monitor Link Desc WBM Release Ring Full",
  82. __func__, __LINE__);
  83. }
  84. done:
  85. hal_srng_access_end(hal_soc, hal_srng);
  86. return status;
  87. }
  88. /**
  89. * dp_mon_adjust_frag_len() - MPDU and MSDU may spread across
  90. * multiple nbufs. This function
  91. * is to return data length in
  92. * fragmented buffer
  93. *
  94. * @total_len: pointer to remaining data length.
  95. * @frag_len: pointer to data length in this fragment.
  96. */
  97. static inline void dp_mon_adjust_frag_len(uint32_t *total_len,
  98. uint32_t *frag_len)
  99. {
  100. if (*total_len >= (RX_BUFFER_SIZE - RX_PKT_TLVS_LEN)) {
  101. *frag_len = RX_BUFFER_SIZE - RX_PKT_TLVS_LEN;
  102. *total_len -= *frag_len;
  103. } else {
  104. *frag_len = *total_len;
  105. *total_len = 0;
  106. }
  107. }
  108. /**
  109. * dp_rx_cookie_2_mon_link_desc() - Retrieve Link descriptor based on target
  110. * @pdev: core physical device context
  111. * @hal_buf_info: structure holding the buffer info
  112. * mac_id: mac number
  113. *
  114. * Return: link descriptor address
  115. */
  116. static inline
  117. void *dp_rx_cookie_2_mon_link_desc(struct dp_pdev *pdev,
  118. struct hal_buf_info buf_info,
  119. uint8_t mac_id)
  120. {
  121. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable)
  122. return dp_rx_cookie_2_mon_link_desc_va(pdev, &buf_info,
  123. mac_id);
  124. return dp_rx_cookie_2_link_desc_va(pdev->soc, &buf_info);
  125. }
  126. /**
  127. * dp_rx_monitor_link_desc_return() - Return Link descriptor based on target
  128. * @pdev: core physical device context
  129. * @p_last_buf_addr_info: MPDU Link descriptor
  130. * mac_id: mac number
  131. *
  132. * Return: QDF_STATUS
  133. */
  134. static inline
  135. QDF_STATUS dp_rx_monitor_link_desc_return(struct dp_pdev *pdev,
  136. void *p_last_buf_addr_info,
  137. uint8_t mac_id, uint8_t bm_action)
  138. {
  139. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable)
  140. return dp_rx_mon_link_desc_return(pdev, p_last_buf_addr_info,
  141. mac_id);
  142. return dp_rx_link_desc_return(pdev->soc, p_last_buf_addr_info,
  143. bm_action);
  144. }
  145. /**
  146. * dp_rxdma_get_mon_dst_ring() - Return the pointer to rxdma_err_dst_ring
  147. * or mon_dst_ring based on the target
  148. * @pdev: core physical device context
  149. * @mac_for_pdev: mac_id number
  150. *
  151. * Return: ring address
  152. */
  153. static inline
  154. void *dp_rxdma_get_mon_dst_ring(struct dp_pdev *pdev,
  155. uint8_t mac_for_pdev)
  156. {
  157. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable)
  158. return pdev->rxdma_mon_dst_ring[mac_for_pdev].hal_srng;
  159. return pdev->rxdma_err_dst_ring[mac_for_pdev].hal_srng;
  160. }
  161. /**
  162. * dp_rxdma_get_mon_buf_ring() - Return monitor buf ring address
  163. * based on target
  164. * @pdev: core physical device context
  165. * @mac_for_pdev: mac id number
  166. *
  167. * Return: ring address
  168. */
  169. static inline
  170. struct dp_srng *dp_rxdma_get_mon_buf_ring(struct dp_pdev *pdev,
  171. uint8_t mac_for_pdev)
  172. {
  173. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable)
  174. return &pdev->rxdma_mon_buf_ring[mac_for_pdev];
  175. return &pdev->rx_refill_buf_ring;
  176. }
  177. /**
  178. * dp_rx_get_desc_pool() - Return monitor descriptor pool
  179. * based on target
  180. * @soc: soc handle
  181. * @mac_id: mac id number
  182. *
  183. * Return: descriptor pool address
  184. */
  185. static inline
  186. struct rx_desc_pool *dp_rx_get_desc_pool(struct dp_soc *soc,
  187. uint8_t mac_id)
  188. {
  189. if (soc->wlan_cfg_ctx->rxdma1_enable)
  190. return &soc->rx_desc_mon[mac_id];
  191. return &soc->rx_desc_buf[mac_id];
  192. }
  193. /**
  194. * dp_rx_get_mon_desc() - Return Rx descriptor based on target
  195. * @soc: soc handle
  196. * @cookie: cookie value
  197. *
  198. * Return: Rx descriptor
  199. */
  200. static inline
  201. struct dp_rx_desc *dp_rx_get_mon_desc(struct dp_soc *soc,
  202. uint32_t cookie)
  203. {
  204. if (soc->wlan_cfg_ctx->rxdma1_enable)
  205. return dp_rx_cookie_2_va_mon_buf(soc, cookie);
  206. return dp_rx_cookie_2_va_rxdma_buf(soc, cookie);
  207. }
  208. /**
  209. * dp_rx_mon_mpdu_pop() - Return a MPDU link descriptor to HW
  210. * (WBM), following error handling
  211. *
  212. * @soc: core DP main context
  213. * @mac_id: mac id which is one of 3 mac_ids
  214. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  215. * @head_msdu: head of msdu to be popped
  216. * @tail_msdu: tail of msdu to be popped
  217. * @npackets: number of packet to be popped
  218. * @ppdu_id: ppdu id of processing ppdu
  219. * @head: head of descs list to be freed
  220. * @tail: tail of decs list to be freed
  221. *
  222. * Return: number of msdu in MPDU to be popped
  223. */
  224. static inline uint32_t
  225. dp_rx_mon_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  226. void *rxdma_dst_ring_desc, qdf_nbuf_t *head_msdu,
  227. qdf_nbuf_t *tail_msdu, uint32_t *npackets, uint32_t *ppdu_id,
  228. union dp_rx_desc_list_elem_t **head,
  229. union dp_rx_desc_list_elem_t **tail)
  230. {
  231. struct dp_pdev *dp_pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  232. void *rx_desc_tlv;
  233. void *rx_msdu_link_desc;
  234. qdf_nbuf_t msdu;
  235. qdf_nbuf_t last;
  236. struct hal_rx_msdu_list msdu_list;
  237. uint16_t num_msdus;
  238. uint32_t rx_buf_size, rx_pkt_offset;
  239. struct hal_buf_info buf_info;
  240. void *p_buf_addr_info;
  241. void *p_last_buf_addr_info;
  242. uint32_t rx_bufs_used = 0;
  243. uint32_t msdu_ppdu_id, msdu_cnt;
  244. uint8_t *data;
  245. uint32_t i;
  246. uint32_t total_frag_len = 0, frag_len = 0;
  247. bool is_frag, is_first_msdu;
  248. bool drop_mpdu = false;
  249. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  250. msdu = 0;
  251. last = NULL;
  252. hal_rx_reo_ent_buf_paddr_get(rxdma_dst_ring_desc, &buf_info,
  253. &p_last_buf_addr_info, &msdu_cnt);
  254. if ((hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc) ==
  255. HAL_RX_WBM_RXDMA_PSH_RSN_ERROR)) {
  256. uint8_t rxdma_err =
  257. hal_rx_reo_ent_rxdma_error_code_get(
  258. rxdma_dst_ring_desc);
  259. if (qdf_unlikely((rxdma_err == HAL_RXDMA_ERR_FLUSH_REQUEST) ||
  260. (rxdma_err == HAL_RXDMA_ERR_MPDU_LENGTH) ||
  261. (rxdma_err == HAL_RXDMA_ERR_OVERFLOW))) {
  262. drop_mpdu = true;
  263. dp_pdev->rx_mon_stats.dest_mpdu_drop++;
  264. }
  265. }
  266. is_frag = false;
  267. is_first_msdu = true;
  268. do {
  269. /* WAR for duplicate link descriptors received from HW */
  270. if (qdf_unlikely(dp_pdev->mon_last_linkdesc_paddr ==
  271. buf_info.paddr)) {
  272. dp_pdev->rx_mon_stats.dup_mon_linkdesc_cnt++;
  273. return rx_bufs_used;
  274. }
  275. rx_msdu_link_desc =
  276. dp_rx_cookie_2_mon_link_desc(dp_pdev,
  277. buf_info, mac_id);
  278. qdf_assert(rx_msdu_link_desc);
  279. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  280. &msdu_list, &num_msdus);
  281. for (i = 0; i < num_msdus; i++) {
  282. uint32_t l2_hdr_offset;
  283. struct dp_rx_desc *rx_desc = NULL;
  284. /* WAR for duplicate buffers received from HW */
  285. if (qdf_unlikely(dp_pdev->mon_last_buf_cookie ==
  286. msdu_list.sw_cookie[i])) {
  287. /* Skip duplicate buffer and drop subsequent
  288. * buffers in this MPDU
  289. */
  290. drop_mpdu = true;
  291. dp_pdev->rx_mon_stats.dup_mon_buf_cnt++;
  292. continue;
  293. }
  294. rx_desc = dp_rx_get_mon_desc(soc,
  295. msdu_list.sw_cookie[i]);
  296. qdf_assert_always(rx_desc);
  297. msdu = rx_desc->nbuf;
  298. if (rx_desc->unmapped == 0) {
  299. qdf_nbuf_unmap_single(soc->osdev, msdu,
  300. QDF_DMA_FROM_DEVICE);
  301. rx_desc->unmapped = 1;
  302. }
  303. if (drop_mpdu) {
  304. qdf_nbuf_free(msdu);
  305. msdu = NULL;
  306. goto next_msdu;
  307. }
  308. data = qdf_nbuf_data(msdu);
  309. rx_desc_tlv = HAL_RX_MON_DEST_GET_DESC(data);
  310. QDF_TRACE(QDF_MODULE_ID_DP,
  311. QDF_TRACE_LEVEL_DEBUG,
  312. "[%s] i=%d, ppdu_id=%x, num_msdus = %u\n",
  313. __func__, i, *ppdu_id,
  314. num_msdus);
  315. if (is_first_msdu) {
  316. if (!HAL_RX_HW_DESC_MPDU_VALID(
  317. rx_desc_tlv)) {
  318. drop_mpdu = true;
  319. qdf_nbuf_free(msdu);
  320. msdu = NULL;
  321. goto next_msdu;
  322. }
  323. msdu_ppdu_id = HAL_RX_HW_DESC_GET_PPDUID_GET(
  324. rx_desc_tlv);
  325. is_first_msdu = false;
  326. QDF_TRACE(QDF_MODULE_ID_DP,
  327. QDF_TRACE_LEVEL_DEBUG,
  328. "[%s] msdu_ppdu_id=%x",
  329. __func__, msdu_ppdu_id);
  330. if (*ppdu_id > msdu_ppdu_id)
  331. QDF_TRACE(QDF_MODULE_ID_DP,
  332. QDF_TRACE_LEVEL_DEBUG,
  333. "[%s][%d] ppdu_id=%d "
  334. "msdu_ppdu_id=%d",
  335. __func__, __LINE__, *ppdu_id,
  336. msdu_ppdu_id);
  337. if ((*ppdu_id < msdu_ppdu_id) && (
  338. (msdu_ppdu_id - *ppdu_id) <
  339. NOT_PPDU_ID_WRAP_AROUND)) {
  340. *ppdu_id = msdu_ppdu_id;
  341. return rx_bufs_used;
  342. } else if ((*ppdu_id > msdu_ppdu_id) && (
  343. (*ppdu_id - msdu_ppdu_id) >
  344. NOT_PPDU_ID_WRAP_AROUND)) {
  345. *ppdu_id = msdu_ppdu_id;
  346. return rx_bufs_used;
  347. }
  348. dp_pdev->mon_last_linkdesc_paddr =
  349. buf_info.paddr;
  350. }
  351. if (hal_rx_desc_is_first_msdu(rx_desc_tlv))
  352. hal_rx_mon_hw_desc_get_mpdu_status(soc->hal_soc,
  353. rx_desc_tlv,
  354. &(dp_pdev->ppdu_info.rx_status));
  355. if (msdu_list.msdu_info[i].msdu_flags &
  356. HAL_MSDU_F_MSDU_CONTINUATION) {
  357. if (!is_frag) {
  358. total_frag_len =
  359. msdu_list.msdu_info[i].msdu_len;
  360. is_frag = true;
  361. }
  362. dp_mon_adjust_frag_len(
  363. &total_frag_len, &frag_len);
  364. } else {
  365. if (is_frag) {
  366. dp_mon_adjust_frag_len(
  367. &total_frag_len, &frag_len);
  368. } else {
  369. frag_len =
  370. msdu_list.msdu_info[i].msdu_len;
  371. }
  372. is_frag = false;
  373. msdu_cnt--;
  374. }
  375. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  376. "%s total_len %u frag_len %u flags %u",
  377. __func__, total_frag_len, frag_len,
  378. msdu_list.msdu_info[i].msdu_flags);
  379. rx_pkt_offset = HAL_RX_MON_HW_RX_DESC_SIZE();
  380. /*
  381. * HW structures call this L3 header padding
  382. * -- even though this is actually the offset
  383. * from the buffer beginning where the L2
  384. * header begins.
  385. */
  386. l2_hdr_offset =
  387. hal_rx_msdu_end_l3_hdr_padding_get(data);
  388. rx_buf_size = rx_pkt_offset + l2_hdr_offset
  389. + frag_len;
  390. qdf_nbuf_set_pktlen(msdu, rx_buf_size);
  391. #if 0
  392. /* Disble it.see packet on msdu done set to 0 */
  393. /*
  394. * Check if DMA completed -- msdu_done is the
  395. * last bit to be written
  396. */
  397. if (!hal_rx_attn_msdu_done_get(rx_desc_tlv)) {
  398. QDF_TRACE(QDF_MODULE_ID_DP,
  399. QDF_TRACE_LEVEL_ERROR,
  400. "%s:%d: Pkt Desc",
  401. __func__, __LINE__);
  402. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP,
  403. QDF_TRACE_LEVEL_ERROR,
  404. rx_desc_tlv, 128);
  405. qdf_assert_always(0);
  406. }
  407. #endif
  408. QDF_TRACE(QDF_MODULE_ID_DP,
  409. QDF_TRACE_LEVEL_DEBUG,
  410. "%s: rx_pkt_offset=%d, l2_hdr_offset=%d, msdu_len=%d, addr=%pK skb->len %u",
  411. __func__, rx_pkt_offset, l2_hdr_offset,
  412. msdu_list.msdu_info[i].msdu_len,
  413. qdf_nbuf_data(msdu),
  414. (uint32_t)qdf_nbuf_len(msdu));
  415. if (head_msdu && *head_msdu == NULL) {
  416. *head_msdu = msdu;
  417. } else {
  418. if (last)
  419. qdf_nbuf_set_next(last, msdu);
  420. }
  421. last = msdu;
  422. next_msdu:
  423. dp_pdev->mon_last_buf_cookie = msdu_list.sw_cookie[i];
  424. rx_bufs_used++;
  425. dp_rx_add_to_free_desc_list(head,
  426. tail, rx_desc);
  427. }
  428. hal_rx_mon_next_link_desc_get(rx_msdu_link_desc, &buf_info,
  429. &p_buf_addr_info);
  430. if (dp_rx_monitor_link_desc_return(dp_pdev,
  431. p_last_buf_addr_info,
  432. mac_id,
  433. bm_action)
  434. != QDF_STATUS_SUCCESS)
  435. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  436. "dp_rx_monitor_link_desc_return failed");
  437. p_last_buf_addr_info = p_buf_addr_info;
  438. } while (buf_info.paddr && msdu_cnt);
  439. if (last)
  440. qdf_nbuf_set_next(last, NULL);
  441. *tail_msdu = msdu;
  442. return rx_bufs_used;
  443. }
  444. static inline
  445. void dp_rx_msdus_set_payload(qdf_nbuf_t msdu)
  446. {
  447. uint8_t *data;
  448. uint32_t rx_pkt_offset, l2_hdr_offset;
  449. data = qdf_nbuf_data(msdu);
  450. rx_pkt_offset = HAL_RX_MON_HW_RX_DESC_SIZE();
  451. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(data);
  452. qdf_nbuf_pull_head(msdu, rx_pkt_offset + l2_hdr_offset);
  453. }
  454. static inline
  455. qdf_nbuf_t dp_rx_mon_restitch_mpdu_from_msdus(struct dp_soc *soc,
  456. uint32_t mac_id, qdf_nbuf_t head_msdu, qdf_nbuf_t last_msdu,
  457. struct cdp_mon_status *rx_status)
  458. {
  459. qdf_nbuf_t msdu, mpdu_buf, prev_buf, msdu_orig, head_frag_list;
  460. uint32_t decap_format, wifi_hdr_len, sec_hdr_len, msdu_llc_len,
  461. mpdu_buf_len, decap_hdr_pull_bytes, frag_list_sum_len, dir,
  462. is_amsdu, is_first_frag, amsdu_pad;
  463. void *rx_desc;
  464. char *hdr_desc;
  465. unsigned char *dest;
  466. struct ieee80211_frame *wh;
  467. struct ieee80211_qoscntl *qos;
  468. struct dp_pdev *dp_pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  469. head_frag_list = NULL;
  470. mpdu_buf = NULL;
  471. /* The nbuf has been pulled just beyond the status and points to the
  472. * payload
  473. */
  474. if (!head_msdu)
  475. goto mpdu_stitch_fail;
  476. msdu_orig = head_msdu;
  477. rx_desc = qdf_nbuf_data(msdu_orig);
  478. if (HAL_RX_DESC_GET_MPDU_LENGTH_ERR(rx_desc)) {
  479. /* It looks like there is some issue on MPDU len err */
  480. /* Need further investigate if drop the packet */
  481. DP_STATS_INC(dp_pdev, dropped.mon_rx_drop, 1);
  482. return NULL;
  483. }
  484. rx_desc = qdf_nbuf_data(last_msdu);
  485. rx_status->cdp_rs_fcs_err = HAL_RX_DESC_GET_MPDU_FCS_ERR(rx_desc);
  486. dp_pdev->ppdu_info.rx_status.rs_fcs_err =
  487. HAL_RX_DESC_GET_MPDU_FCS_ERR(rx_desc);
  488. /* Fill out the rx_status from the PPDU start and end fields */
  489. /* HAL_RX_GET_PPDU_STATUS(soc, mac_id, rx_status); */
  490. rx_desc = qdf_nbuf_data(head_msdu);
  491. decap_format = HAL_RX_DESC_GET_DECAP_FORMAT(rx_desc);
  492. /* Easy case - The MSDU status indicates that this is a non-decapped
  493. * packet in RAW mode.
  494. */
  495. if (decap_format == HAL_HW_RX_DECAP_FORMAT_RAW) {
  496. /* Note that this path might suffer from headroom unavailabilty
  497. * - but the RX status is usually enough
  498. */
  499. dp_rx_msdus_set_payload(head_msdu);
  500. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  501. "[%s][%d] decap format raw head %pK head->next %pK last_msdu %pK last_msdu->next %pK",
  502. __func__, __LINE__, head_msdu, head_msdu->next,
  503. last_msdu, last_msdu->next);
  504. mpdu_buf = head_msdu;
  505. prev_buf = mpdu_buf;
  506. frag_list_sum_len = 0;
  507. msdu = qdf_nbuf_next(head_msdu);
  508. is_first_frag = 1;
  509. while (msdu) {
  510. dp_rx_msdus_set_payload(msdu);
  511. if (is_first_frag) {
  512. is_first_frag = 0;
  513. head_frag_list = msdu;
  514. }
  515. frag_list_sum_len += qdf_nbuf_len(msdu);
  516. /* Maintain the linking of the cloned MSDUS */
  517. qdf_nbuf_set_next_ext(prev_buf, msdu);
  518. /* Move to the next */
  519. prev_buf = msdu;
  520. msdu = qdf_nbuf_next(msdu);
  521. }
  522. qdf_nbuf_trim_tail(prev_buf, HAL_RX_FCS_LEN);
  523. /* If there were more fragments to this RAW frame */
  524. if (head_frag_list) {
  525. if (frag_list_sum_len <
  526. sizeof(struct ieee80211_frame_min_one)) {
  527. DP_STATS_INC(dp_pdev, dropped.mon_rx_drop, 1);
  528. return NULL;
  529. }
  530. frag_list_sum_len -= HAL_RX_FCS_LEN;
  531. qdf_nbuf_append_ext_list(mpdu_buf, head_frag_list,
  532. frag_list_sum_len);
  533. qdf_nbuf_set_next(mpdu_buf, NULL);
  534. }
  535. goto mpdu_stitch_done;
  536. }
  537. /* Decap mode:
  538. * Calculate the amount of header in decapped packet to knock off based
  539. * on the decap type and the corresponding number of raw bytes to copy
  540. * status header
  541. */
  542. rx_desc = qdf_nbuf_data(head_msdu);
  543. hdr_desc = HAL_RX_DESC_GET_80211_HDR(rx_desc);
  544. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  545. "[%s][%d] decap format not raw",
  546. __func__, __LINE__);
  547. /* Base size */
  548. wifi_hdr_len = sizeof(struct ieee80211_frame);
  549. wh = (struct ieee80211_frame *)hdr_desc;
  550. dir = wh->i_fc[1] & IEEE80211_FC1_DIR_MASK;
  551. if (dir == IEEE80211_FC1_DIR_DSTODS)
  552. wifi_hdr_len += 6;
  553. is_amsdu = 0;
  554. if (wh->i_fc[0] & IEEE80211_FC0_SUBTYPE_QOS) {
  555. qos = (struct ieee80211_qoscntl *)
  556. (hdr_desc + wifi_hdr_len);
  557. wifi_hdr_len += 2;
  558. is_amsdu = (qos->i_qos[0] & IEEE80211_QOS_AMSDU);
  559. }
  560. /*Calculate security header length based on 'Protected'
  561. * and 'EXT_IV' flag
  562. * */
  563. if (wh->i_fc[1] & IEEE80211_FC1_WEP) {
  564. char *iv = (char *)wh + wifi_hdr_len;
  565. if (iv[3] & KEY_EXTIV)
  566. sec_hdr_len = 8;
  567. else
  568. sec_hdr_len = 4;
  569. } else {
  570. sec_hdr_len = 0;
  571. }
  572. wifi_hdr_len += sec_hdr_len;
  573. /* MSDU related stuff LLC - AMSDU subframe header etc */
  574. msdu_llc_len = is_amsdu ? (14 + 8) : 8;
  575. mpdu_buf_len = wifi_hdr_len + msdu_llc_len;
  576. /* "Decap" header to remove from MSDU buffer */
  577. decap_hdr_pull_bytes = 14;
  578. /* Allocate a new nbuf for holding the 802.11 header retrieved from the
  579. * status of the now decapped first msdu. Leave enough headroom for
  580. * accomodating any radio-tap /prism like PHY header
  581. */
  582. mpdu_buf = qdf_nbuf_alloc(soc->osdev,
  583. MAX_MONITOR_HEADER + mpdu_buf_len,
  584. MAX_MONITOR_HEADER, 4, FALSE);
  585. if (!mpdu_buf)
  586. goto mpdu_stitch_done;
  587. /* Copy the MPDU related header and enc headers into the first buffer
  588. * - Note that there can be a 2 byte pad between heaader and enc header
  589. */
  590. prev_buf = mpdu_buf;
  591. dest = qdf_nbuf_put_tail(prev_buf, wifi_hdr_len);
  592. if (!dest)
  593. goto mpdu_stitch_fail;
  594. qdf_mem_copy(dest, hdr_desc, wifi_hdr_len);
  595. hdr_desc += wifi_hdr_len;
  596. #if 0
  597. dest = qdf_nbuf_put_tail(prev_buf, sec_hdr_len);
  598. adf_os_mem_copy(dest, hdr_desc, sec_hdr_len);
  599. hdr_desc += sec_hdr_len;
  600. #endif
  601. /* The first LLC len is copied into the MPDU buffer */
  602. frag_list_sum_len = 0;
  603. msdu_orig = head_msdu;
  604. is_first_frag = 1;
  605. amsdu_pad = 0;
  606. while (msdu_orig) {
  607. /* TODO: intra AMSDU padding - do we need it ??? */
  608. msdu = msdu_orig;
  609. if (is_first_frag) {
  610. head_frag_list = msdu;
  611. } else {
  612. /* Reload the hdr ptr only on non-first MSDUs */
  613. rx_desc = qdf_nbuf_data(msdu_orig);
  614. hdr_desc = HAL_RX_DESC_GET_80211_HDR(rx_desc);
  615. }
  616. /* Copy this buffers MSDU related status into the prev buffer */
  617. if (is_first_frag) {
  618. is_first_frag = 0;
  619. }
  620. dest = qdf_nbuf_put_tail(prev_buf,
  621. msdu_llc_len + amsdu_pad);
  622. if (!dest)
  623. goto mpdu_stitch_fail;
  624. dest += amsdu_pad;
  625. qdf_mem_copy(dest, hdr_desc, msdu_llc_len);
  626. dp_rx_msdus_set_payload(msdu);
  627. /* Push the MSDU buffer beyond the decap header */
  628. qdf_nbuf_pull_head(msdu, decap_hdr_pull_bytes);
  629. frag_list_sum_len += msdu_llc_len + qdf_nbuf_len(msdu)
  630. + amsdu_pad;
  631. /* Set up intra-AMSDU pad to be added to start of next buffer -
  632. * AMSDU pad is 4 byte pad on AMSDU subframe */
  633. amsdu_pad = (msdu_llc_len + qdf_nbuf_len(msdu)) & 0x3;
  634. amsdu_pad = amsdu_pad ? (4 - amsdu_pad) : 0;
  635. /* TODO FIXME How do we handle MSDUs that have fraglist - Should
  636. * probably iterate all the frags cloning them along the way and
  637. * and also updating the prev_buf pointer
  638. */
  639. /* Move to the next */
  640. prev_buf = msdu;
  641. msdu_orig = qdf_nbuf_next(msdu_orig);
  642. }
  643. #if 0
  644. /* Add in the trailer section - encryption trailer + FCS */
  645. qdf_nbuf_put_tail(prev_buf, HAL_RX_FCS_LEN);
  646. frag_list_sum_len += HAL_RX_FCS_LEN;
  647. #endif
  648. frag_list_sum_len -= msdu_llc_len;
  649. /* TODO: Convert this to suitable adf routines */
  650. qdf_nbuf_append_ext_list(mpdu_buf, head_frag_list,
  651. frag_list_sum_len);
  652. mpdu_stitch_done:
  653. /* Check if this buffer contains the PPDU end status for TSF */
  654. /* Need revist this code to see where we can get tsf timestamp */
  655. #if 0
  656. /* PPDU end TLV will be retrieved from monitor status ring */
  657. last_mpdu =
  658. (*(((u_int32_t *)&rx_desc->attention)) &
  659. RX_ATTENTION_0_LAST_MPDU_MASK) >>
  660. RX_ATTENTION_0_LAST_MPDU_LSB;
  661. if (last_mpdu)
  662. rx_status->rs_tstamp.tsf = rx_desc->ppdu_end.tsf_timestamp;
  663. #endif
  664. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  665. "%s %d mpdu_buf %pK mpdu_buf->len %u",
  666. __func__, __LINE__,
  667. mpdu_buf, mpdu_buf->len);
  668. return mpdu_buf;
  669. mpdu_stitch_fail:
  670. if ((mpdu_buf) && (decap_format != HAL_HW_RX_DECAP_FORMAT_RAW)) {
  671. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  672. "%s mpdu_stitch_fail mpdu_buf %pK",
  673. __func__, mpdu_buf);
  674. /* Free the head buffer */
  675. qdf_nbuf_free(mpdu_buf);
  676. }
  677. return NULL;
  678. }
  679. /**
  680. * dp_send_mgmt_packet_to_stack(): send indicataion to upper layers
  681. *
  682. * @soc: soc handle
  683. * @nbuf: Mgmt packet
  684. * @pdev: pdev handle
  685. *
  686. * Return: QDF_STATUS_SUCCESS on success
  687. * QDF_STATUS_E_INVAL in error
  688. */
  689. #ifdef FEATURE_PERPKT_INFO
  690. static inline QDF_STATUS dp_send_mgmt_packet_to_stack(struct dp_soc *soc,
  691. qdf_nbuf_t nbuf,
  692. struct dp_pdev *pdev)
  693. {
  694. uint32_t *nbuf_data;
  695. struct ieee80211_frame *wh;
  696. if (!nbuf)
  697. return QDF_STATUS_E_INVAL;
  698. /*check if this is not a mgmt packet*/
  699. wh = (struct ieee80211_frame *)qdf_nbuf_data(nbuf);
  700. if (((wh->i_fc[0] & IEEE80211_FC0_TYPE_MASK) !=
  701. IEEE80211_FC0_TYPE_MGT) &&
  702. ((wh->i_fc[0] & IEEE80211_FC0_TYPE_MASK) !=
  703. IEEE80211_FC0_TYPE_CTL)) {
  704. qdf_nbuf_free(nbuf);
  705. return QDF_STATUS_E_INVAL;
  706. }
  707. nbuf_data = (uint32_t *)qdf_nbuf_push_head(nbuf, 4);
  708. if (!nbuf_data) {
  709. QDF_TRACE(QDF_MODULE_ID_DP,
  710. QDF_TRACE_LEVEL_ERROR,
  711. FL("No headroom"));
  712. qdf_nbuf_free(nbuf);
  713. return QDF_STATUS_E_INVAL;
  714. }
  715. *nbuf_data = pdev->ppdu_info.com_info.ppdu_id;
  716. dp_wdi_event_handler(WDI_EVENT_RX_MGMT_CTRL, soc, nbuf,
  717. HTT_INVALID_PEER,
  718. WDI_NO_VAL, pdev->pdev_id);
  719. return QDF_STATUS_SUCCESS;
  720. }
  721. #else
  722. static inline QDF_STATUS dp_send_mgmt_packet_to_stack(struct dp_soc *soc,
  723. qdf_nbuf_t nbuf,
  724. struct dp_pdev *pdev)
  725. {
  726. return QDF_STATUS_SUCCESS;
  727. }
  728. #endif
  729. /**
  730. * dp_rx_extract_radiotap_info(): Extract and populate information in
  731. * struct mon_rx_status type
  732. * @rx_status: Receive status
  733. * @mon_rx_status: Monitor mode status
  734. *
  735. * Returns: None
  736. */
  737. static inline
  738. void dp_rx_extract_radiotap_info(struct cdp_mon_status *rx_status,
  739. struct mon_rx_status *rx_mon_status)
  740. {
  741. rx_mon_status->tsft = rx_status->cdp_rs_tstamp.cdp_tsf;
  742. rx_mon_status->chan_freq = rx_status->rs_freq;
  743. rx_mon_status->chan_num = rx_status->rs_channel;
  744. rx_mon_status->chan_flags = rx_status->rs_flags;
  745. rx_mon_status->rate = rx_status->rs_datarate;
  746. /* TODO: rx_mon_status->ant_signal_db */
  747. /* TODO: rx_mon_status->nr_ant */
  748. rx_mon_status->mcs = rx_status->cdf_rs_rate_mcs;
  749. rx_mon_status->is_stbc = rx_status->cdp_rs_stbc;
  750. rx_mon_status->sgi = rx_status->cdp_rs_sgi;
  751. /* TODO: rx_mon_status->ldpc */
  752. /* TODO: rx_mon_status->beamformed */
  753. /* TODO: rx_mon_status->vht_flags */
  754. /* TODO: rx_mon_status->vht_flag_values1 */
  755. }
  756. /*
  757. * dp_rx_mon_deliver(): function to deliver packets to stack
  758. * @soc: DP soc
  759. * @mac_id: MAC ID
  760. * @head_msdu: head of msdu list
  761. * @tail_msdu: tail of msdu list
  762. *
  763. * Return: status: 0 - Success, non-zero: Failure
  764. */
  765. QDF_STATUS dp_rx_mon_deliver(struct dp_soc *soc, uint32_t mac_id,
  766. qdf_nbuf_t head_msdu, qdf_nbuf_t tail_msdu)
  767. {
  768. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  769. struct cdp_mon_status *rs = &pdev->rx_mon_recv_status;
  770. qdf_nbuf_t mon_skb, skb_next;
  771. qdf_nbuf_t mon_mpdu = NULL;
  772. if (!pdev->monitor_vdev && !pdev->mcopy_mode)
  773. goto mon_deliver_fail;
  774. /* restitch mon MPDU for delivery via monitor interface */
  775. mon_mpdu = dp_rx_mon_restitch_mpdu_from_msdus(soc, mac_id, head_msdu,
  776. tail_msdu, rs);
  777. /* monitor vap cannot be present when mcopy is enabled
  778. * hence same skb can be consumed
  779. */
  780. if (pdev->mcopy_mode)
  781. return dp_send_mgmt_packet_to_stack(soc, mon_mpdu, pdev);
  782. if (mon_mpdu && pdev->monitor_vdev && pdev->monitor_vdev->osif_vdev &&
  783. pdev->monitor_vdev->osif_rx_mon) {
  784. pdev->ppdu_info.rx_status.ppdu_id =
  785. pdev->ppdu_info.com_info.ppdu_id;
  786. pdev->ppdu_info.rx_status.device_id = soc->device_id;
  787. pdev->ppdu_info.rx_status.chan_noise_floor =
  788. pdev->chan_noise_floor;
  789. qdf_nbuf_update_radiotap(&(pdev->ppdu_info.rx_status),
  790. mon_mpdu, sizeof(struct rx_pkt_tlvs));
  791. pdev->monitor_vdev->osif_rx_mon(
  792. pdev->monitor_vdev->osif_vdev, mon_mpdu, NULL);
  793. } else {
  794. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  795. "[%s][%d] mon_mpdu=%pK monitor_vdev %pK osif_vdev %pK"
  796. , __func__, __LINE__, mon_mpdu, pdev->monitor_vdev,
  797. (pdev->monitor_vdev ? pdev->monitor_vdev->osif_vdev
  798. : NULL));
  799. goto mon_deliver_fail;
  800. }
  801. return QDF_STATUS_SUCCESS;
  802. mon_deliver_fail:
  803. mon_skb = head_msdu;
  804. while (mon_skb) {
  805. skb_next = qdf_nbuf_next(mon_skb);
  806. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  807. "[%s][%d] mon_skb=%pK len %u", __func__,
  808. __LINE__, mon_skb, mon_skb->len);
  809. qdf_nbuf_free(mon_skb);
  810. mon_skb = skb_next;
  811. }
  812. return QDF_STATUS_E_INVAL;
  813. }
  814. /**
  815. * dp_rx_mon_deliver_non_std()
  816. * @soc: core txrx main contex
  817. * @mac_id: MAC ID
  818. *
  819. * This function delivers the radio tap and dummy MSDU
  820. * into user layer application for preamble only PPDU.
  821. *
  822. * Return: QDF_STATUS
  823. */
  824. QDF_STATUS dp_rx_mon_deliver_non_std(struct dp_soc *soc,
  825. uint32_t mac_id)
  826. {
  827. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  828. ol_txrx_rx_mon_fp osif_rx_mon;
  829. qdf_nbuf_t dummy_msdu;
  830. /* Sanity checking */
  831. if ((!pdev->monitor_vdev) || (!pdev->monitor_vdev->osif_rx_mon))
  832. goto mon_deliver_non_std_fail;
  833. /* Generate a dummy skb_buff */
  834. osif_rx_mon = pdev->monitor_vdev->osif_rx_mon;
  835. dummy_msdu = qdf_nbuf_alloc(soc->osdev, MAX_MONITOR_HEADER,
  836. MAX_MONITOR_HEADER, 4, FALSE);
  837. if (!dummy_msdu)
  838. goto allocate_dummy_msdu_fail;
  839. qdf_nbuf_set_pktlen(dummy_msdu, 0);
  840. qdf_nbuf_set_next(dummy_msdu, NULL);
  841. pdev->ppdu_info.rx_status.ppdu_id =
  842. pdev->ppdu_info.com_info.ppdu_id;
  843. /* Apply the radio header to this dummy skb */
  844. qdf_nbuf_update_radiotap(&pdev->ppdu_info.rx_status,
  845. dummy_msdu, MAX_MONITOR_HEADER);
  846. /* deliver to the user layer application */
  847. osif_rx_mon(pdev->monitor_vdev->osif_vdev,
  848. dummy_msdu, NULL);
  849. /* Clear rx_status*/
  850. qdf_mem_zero(&pdev->ppdu_info.rx_status,
  851. sizeof(pdev->ppdu_info.rx_status));
  852. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  853. return QDF_STATUS_SUCCESS;
  854. allocate_dummy_msdu_fail:
  855. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP, "[%s][%d] mon_skb=%pK ",
  856. __func__, __LINE__, dummy_msdu);
  857. mon_deliver_non_std_fail:
  858. return QDF_STATUS_E_INVAL;
  859. }
  860. /**
  861. * dp_rx_mon_dest_process() - Brain of the Rx processing functionality
  862. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  863. * @soc: core txrx main contex
  864. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  865. * @quota: No. of units (packets) that can be serviced in one shot.
  866. *
  867. * This function implements the core of Rx functionality. This is
  868. * expected to handle only non-error frames.
  869. *
  870. * Return: none
  871. */
  872. void dp_rx_mon_dest_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota)
  873. {
  874. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  875. void *hal_soc;
  876. void *rxdma_dst_ring_desc;
  877. void *mon_dst_srng;
  878. union dp_rx_desc_list_elem_t *head = NULL;
  879. union dp_rx_desc_list_elem_t *tail = NULL;
  880. uint32_t ppdu_id;
  881. uint32_t rx_bufs_used;
  882. int mac_for_pdev = dp_get_mac_id_for_mac(soc, mac_id);
  883. struct cdp_pdev_mon_stats *rx_mon_stats;
  884. mon_dst_srng = dp_rxdma_get_mon_dst_ring(pdev, mac_for_pdev);
  885. if (!mon_dst_srng || !hal_srng_initialized(mon_dst_srng)) {
  886. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  887. "%s %d : HAL Monitor Destination Ring Init Failed -- %pK",
  888. __func__, __LINE__, mon_dst_srng);
  889. return;
  890. }
  891. hal_soc = soc->hal_soc;
  892. qdf_assert(hal_soc);
  893. qdf_spin_lock_bh(&pdev->mon_lock);
  894. if (qdf_unlikely(hal_srng_access_start(hal_soc, mon_dst_srng))) {
  895. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  896. "%s %d : HAL Monitor Destination Ring access Failed -- %pK",
  897. __func__, __LINE__, mon_dst_srng);
  898. return;
  899. }
  900. ppdu_id = pdev->ppdu_info.com_info.ppdu_id;
  901. rx_bufs_used = 0;
  902. rx_mon_stats = &pdev->rx_mon_stats;
  903. while (qdf_likely(rxdma_dst_ring_desc =
  904. hal_srng_dst_peek(hal_soc, mon_dst_srng))) {
  905. qdf_nbuf_t head_msdu, tail_msdu;
  906. uint32_t npackets;
  907. head_msdu = (qdf_nbuf_t) NULL;
  908. tail_msdu = (qdf_nbuf_t) NULL;
  909. rx_bufs_used += dp_rx_mon_mpdu_pop(soc, mac_id,
  910. rxdma_dst_ring_desc,
  911. &head_msdu, &tail_msdu,
  912. &npackets, &ppdu_id,
  913. &head, &tail);
  914. if (ppdu_id != pdev->ppdu_info.com_info.ppdu_id) {
  915. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  916. qdf_mem_zero(&(pdev->ppdu_info.rx_status),
  917. sizeof(pdev->ppdu_info.rx_status));
  918. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  919. "%s %d ppdu_id %x != ppdu_info.com_info .ppdu_id %x",
  920. __func__, __LINE__,
  921. ppdu_id, pdev->ppdu_info.com_info.ppdu_id);
  922. break;
  923. }
  924. if (qdf_likely((head_msdu != NULL) && (tail_msdu != NULL))) {
  925. rx_mon_stats->dest_mpdu_done++;
  926. dp_rx_mon_deliver(soc, mac_id, head_msdu, tail_msdu);
  927. }
  928. rxdma_dst_ring_desc = hal_srng_dst_get_next(hal_soc,
  929. mon_dst_srng);
  930. }
  931. hal_srng_access_end(hal_soc, mon_dst_srng);
  932. qdf_spin_unlock_bh(&pdev->mon_lock);
  933. if (rx_bufs_used) {
  934. rx_mon_stats->dest_ppdu_done++;
  935. dp_rx_buffers_replenish(soc, mac_id,
  936. dp_rxdma_get_mon_buf_ring(pdev, mac_for_pdev),
  937. dp_rx_get_desc_pool(soc, mac_id),
  938. rx_bufs_used, &head, &tail);
  939. }
  940. }
  941. #ifndef QCA_WIFI_QCA6390
  942. /**
  943. * dp_rx_pdev_mon_buf_attach() - Allocate the monitor descriptor pool
  944. *
  945. * @pdev: physical device handle
  946. * @mac_id: mac id
  947. *
  948. * Return: QDF_STATUS
  949. */
  950. static QDF_STATUS
  951. dp_rx_pdev_mon_buf_attach(struct dp_pdev *pdev, int mac_id) {
  952. uint8_t pdev_id = pdev->pdev_id;
  953. struct dp_soc *soc = pdev->soc;
  954. union dp_rx_desc_list_elem_t *desc_list = NULL;
  955. union dp_rx_desc_list_elem_t *tail = NULL;
  956. struct dp_srng *rxdma_srng;
  957. uint32_t rxdma_entries;
  958. struct rx_desc_pool *rx_desc_pool;
  959. QDF_STATUS status;
  960. uint8_t mac_for_pdev = dp_get_mac_id_for_mac(soc, mac_id);
  961. rxdma_srng = &pdev->rxdma_mon_buf_ring[mac_for_pdev];
  962. rxdma_entries = rxdma_srng->alloc_size/hal_srng_get_entrysize(
  963. soc->hal_soc,
  964. RXDMA_MONITOR_BUF);
  965. rx_desc_pool = &soc->rx_desc_mon[mac_id];
  966. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  967. "%s: Mon RX Desc Pool[%d] allocation size=%d"
  968. , __func__, pdev_id, rxdma_entries*3);
  969. status = dp_rx_desc_pool_alloc(soc, mac_id,
  970. rxdma_entries*3, rx_desc_pool);
  971. if (!QDF_IS_STATUS_SUCCESS(status)) {
  972. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  973. "%s: dp_rx_desc_pool_alloc() failed ", __func__);
  974. return status;
  975. }
  976. rx_desc_pool->owner = HAL_RX_BUF_RBM_SW3_BM;
  977. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  978. "%s: Mon RX Buffers Replenish pdev_id=%d",
  979. __func__, pdev_id);
  980. status = dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  981. rxdma_entries, &desc_list, &tail);
  982. if (!QDF_IS_STATUS_SUCCESS(status)) {
  983. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  984. "%s: dp_rx_buffers_replenish() failed",
  985. __func__);
  986. return status;
  987. }
  988. return QDF_STATUS_SUCCESS;
  989. }
  990. static QDF_STATUS
  991. dp_rx_pdev_mon_buf_detach(struct dp_pdev *pdev, int mac_id)
  992. {
  993. struct dp_soc *soc = pdev->soc;
  994. struct rx_desc_pool *rx_desc_pool;
  995. rx_desc_pool = &soc->rx_desc_mon[mac_id];
  996. if (rx_desc_pool->pool_size != 0)
  997. dp_rx_desc_pool_free(soc, mac_id, rx_desc_pool);
  998. return QDF_STATUS_SUCCESS;
  999. }
  1000. /**
  1001. * dp_mon_link_desc_pool_setup(): Allocate and setup link descriptor pool
  1002. * that will be used by HW for various link
  1003. * and queue descriptorsand managed by WBM
  1004. *
  1005. * @soc: soc handle
  1006. * @mac_id: mac id
  1007. *
  1008. * Return: QDF_STATUS
  1009. */
  1010. static
  1011. QDF_STATUS dp_mon_link_desc_pool_setup(struct dp_soc *soc, uint32_t mac_id)
  1012. {
  1013. struct dp_pdev *dp_pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  1014. int mac_for_pdev = dp_get_mac_id_for_mac(soc, mac_id);
  1015. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1016. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1017. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1018. uint32_t total_link_descs, total_mem_size;
  1019. uint32_t num_link_desc_banks;
  1020. uint32_t last_bank_size = 0;
  1021. uint32_t entry_size, num_entries;
  1022. void *mon_desc_srng;
  1023. uint32_t num_replenish_buf;
  1024. struct dp_srng *dp_srng;
  1025. int i;
  1026. qdf_dma_addr_t *baseaddr = NULL;
  1027. dp_srng = &dp_pdev->rxdma_mon_desc_ring[mac_for_pdev];
  1028. num_entries = dp_srng->alloc_size/hal_srng_get_entrysize(
  1029. soc->hal_soc, RXDMA_MONITOR_DESC);
  1030. /* Round up to power of 2 */
  1031. total_link_descs = 1;
  1032. while (total_link_descs < num_entries)
  1033. total_link_descs <<= 1;
  1034. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  1035. "%s: total_link_descs: %u, link_desc_size: %d",
  1036. __func__, total_link_descs, link_desc_size);
  1037. total_mem_size = total_link_descs * link_desc_size;
  1038. total_mem_size += link_desc_align;
  1039. if (total_mem_size <= max_alloc_size) {
  1040. num_link_desc_banks = 0;
  1041. last_bank_size = total_mem_size;
  1042. } else {
  1043. num_link_desc_banks = (total_mem_size) /
  1044. (max_alloc_size - link_desc_align);
  1045. last_bank_size = total_mem_size %
  1046. (max_alloc_size - link_desc_align);
  1047. }
  1048. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1049. "%s: total_mem_size: %d, num_link_desc_banks: %u",
  1050. __func__, total_mem_size, num_link_desc_banks);
  1051. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1052. "%s: max_alloc_size: %d last_bank_size: %d",
  1053. __func__, max_alloc_size, last_bank_size);
  1054. for (i = 0; i < num_link_desc_banks; i++) {
  1055. baseaddr = &dp_pdev->link_desc_banks[mac_for_pdev][i].
  1056. base_paddr_unaligned;
  1057. if (!soc->dp_soc_reinit) {
  1058. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1059. base_vaddr_unaligned =
  1060. qdf_mem_alloc_consistent(soc->osdev,
  1061. soc->osdev->dev,
  1062. max_alloc_size,
  1063. baseaddr);
  1064. if (!dp_pdev->link_desc_banks[mac_for_pdev][i].
  1065. base_vaddr_unaligned) {
  1066. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1067. QDF_TRACE_LEVEL_ERROR,
  1068. "%s: Link desc mem alloc failed",
  1069. __func__);
  1070. goto fail;
  1071. }
  1072. }
  1073. dp_pdev->link_desc_banks[mac_for_pdev][i].size = max_alloc_size;
  1074. dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr =
  1075. (void *)((unsigned long)
  1076. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1077. base_vaddr_unaligned) +
  1078. ((unsigned long)
  1079. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1080. base_vaddr_unaligned) %
  1081. link_desc_align));
  1082. dp_pdev->link_desc_banks[mac_for_pdev][i].base_paddr =
  1083. (unsigned long)
  1084. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1085. base_paddr_unaligned) +
  1086. ((unsigned long)
  1087. (dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr) -
  1088. (unsigned long)
  1089. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1090. base_vaddr_unaligned));
  1091. }
  1092. if (last_bank_size) {
  1093. /* Allocate last bank in case total memory required is not exact
  1094. * multiple of max_alloc_size
  1095. */
  1096. baseaddr = &dp_pdev->link_desc_banks[mac_for_pdev][i].
  1097. base_paddr_unaligned;
  1098. if (!soc->dp_soc_reinit) {
  1099. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1100. base_vaddr_unaligned =
  1101. qdf_mem_alloc_consistent(soc->osdev,
  1102. soc->osdev->dev,
  1103. last_bank_size,
  1104. baseaddr);
  1105. if (!dp_pdev->link_desc_banks[mac_for_pdev][i].
  1106. base_vaddr_unaligned) {
  1107. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1108. QDF_TRACE_LEVEL_ERROR,
  1109. "%s: alloc fail:mon link desc pool",
  1110. __func__);
  1111. goto fail;
  1112. }
  1113. }
  1114. dp_pdev->link_desc_banks[mac_for_pdev][i].size = last_bank_size;
  1115. dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr =
  1116. (void *)((unsigned long)
  1117. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1118. base_vaddr_unaligned) +
  1119. ((unsigned long)
  1120. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1121. base_vaddr_unaligned) %
  1122. link_desc_align));
  1123. dp_pdev->link_desc_banks[mac_for_pdev][i].base_paddr =
  1124. (unsigned long)
  1125. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1126. base_paddr_unaligned) +
  1127. ((unsigned long)
  1128. (dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr) -
  1129. (unsigned long)
  1130. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1131. base_vaddr_unaligned));
  1132. }
  1133. /* Allocate and setup link descriptor idle list for HW internal use */
  1134. entry_size = hal_srng_get_entrysize(soc->hal_soc, RXDMA_MONITOR_DESC);
  1135. total_mem_size = entry_size * total_link_descs;
  1136. mon_desc_srng = dp_pdev->rxdma_mon_desc_ring[mac_for_pdev].hal_srng;
  1137. num_replenish_buf = 0;
  1138. if (total_mem_size <= max_alloc_size) {
  1139. void *desc;
  1140. for (i = 0;
  1141. i < MAX_MON_LINK_DESC_BANKS &&
  1142. dp_pdev->link_desc_banks[mac_for_pdev][i].base_paddr;
  1143. i++) {
  1144. uint32_t num_entries =
  1145. (dp_pdev->link_desc_banks[mac_for_pdev][i].size -
  1146. (unsigned long)
  1147. (dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr) -
  1148. (unsigned long)
  1149. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1150. base_vaddr_unaligned)) / link_desc_size;
  1151. unsigned long paddr =
  1152. (unsigned long)
  1153. (dp_pdev->link_desc_banks[mac_for_pdev][i].base_paddr);
  1154. unsigned long vaddr =
  1155. (unsigned long)
  1156. (dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr);
  1157. hal_srng_access_start_unlocked(soc->hal_soc,
  1158. mon_desc_srng);
  1159. while (num_entries && (desc =
  1160. hal_srng_src_get_next(soc->hal_soc,
  1161. mon_desc_srng))) {
  1162. hal_set_link_desc_addr(desc, i, paddr);
  1163. num_entries--;
  1164. num_replenish_buf++;
  1165. paddr += link_desc_size;
  1166. vaddr += link_desc_size;
  1167. }
  1168. hal_srng_access_end_unlocked(soc->hal_soc,
  1169. mon_desc_srng);
  1170. }
  1171. } else {
  1172. qdf_assert(0);
  1173. }
  1174. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1175. "%s: successfully replenished %d buffer",
  1176. __func__, num_replenish_buf);
  1177. return QDF_STATUS_SUCCESS;
  1178. fail:
  1179. for (i = 0; i < MAX_MON_LINK_DESC_BANKS; i++) {
  1180. if (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1181. base_vaddr_unaligned) {
  1182. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1183. dp_pdev->link_desc_banks[mac_for_pdev][i].size,
  1184. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1185. base_vaddr_unaligned,
  1186. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1187. base_paddr_unaligned, 0);
  1188. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1189. base_vaddr_unaligned = NULL;
  1190. }
  1191. }
  1192. return QDF_STATUS_E_FAILURE;
  1193. }
  1194. /*
  1195. * Free link descriptor pool that was setup HW
  1196. */
  1197. static
  1198. void dp_mon_link_desc_pool_cleanup(struct dp_soc *soc, uint32_t mac_id)
  1199. {
  1200. struct dp_pdev *dp_pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  1201. int mac_for_pdev = dp_get_mac_id_for_mac(soc, mac_id);
  1202. int i;
  1203. for (i = 0; i < MAX_MON_LINK_DESC_BANKS; i++) {
  1204. if (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1205. base_vaddr_unaligned) {
  1206. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1207. dp_pdev->link_desc_banks[mac_for_pdev][i].size,
  1208. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1209. base_vaddr_unaligned,
  1210. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1211. base_paddr_unaligned, 0);
  1212. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1213. base_vaddr_unaligned = NULL;
  1214. }
  1215. }
  1216. }
  1217. #else
  1218. static
  1219. QDF_STATUS dp_mon_link_desc_pool_setup(struct dp_soc *soc, uint32_t mac_id)
  1220. {
  1221. return QDF_STATUS_SUCCESS;
  1222. }
  1223. static QDF_STATUS
  1224. dp_rx_pdev_mon_buf_attach(struct dp_pdev *pdev, int mac_id)
  1225. {
  1226. return QDF_STATUS_SUCCESS;
  1227. }
  1228. static
  1229. void dp_mon_link_desc_pool_cleanup(struct dp_soc *soc, uint32_t mac_id)
  1230. {
  1231. }
  1232. static QDF_STATUS
  1233. dp_rx_pdev_mon_buf_detach(struct dp_pdev *pdev, int mac_id)
  1234. {
  1235. return QDF_STATUS_SUCCESS;
  1236. }
  1237. #endif
  1238. /**
  1239. * dp_rx_pdev_mon_attach() - attach DP RX for monitor mode
  1240. * @pdev: core txrx pdev context
  1241. *
  1242. * This function will attach a DP RX for monitor mode instance into
  1243. * the main device (SOC) context. Will allocate dp rx resource and
  1244. * initialize resources.
  1245. *
  1246. * Return: QDF_STATUS_SUCCESS: success
  1247. * QDF_STATUS_E_RESOURCES: Error return
  1248. */
  1249. #ifndef DISABLE_MON_CONFIG
  1250. QDF_STATUS
  1251. dp_rx_pdev_mon_attach(struct dp_pdev *pdev) {
  1252. struct dp_soc *soc = pdev->soc;
  1253. QDF_STATUS status;
  1254. uint8_t pdev_id = pdev->pdev_id;
  1255. int mac_id;
  1256. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1257. "%s: pdev attach id=%d", __func__, pdev_id);
  1258. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1259. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  1260. status = dp_rx_pdev_mon_buf_attach(pdev, mac_for_pdev);
  1261. if (!QDF_IS_STATUS_SUCCESS(status)) {
  1262. QDF_TRACE(QDF_MODULE_ID_DP,
  1263. QDF_TRACE_LEVEL_ERROR,
  1264. "%s: dp_rx_pdev_mon_buf_attach() failed\n",
  1265. __func__);
  1266. return status;
  1267. }
  1268. status = dp_rx_pdev_mon_status_attach(pdev, mac_for_pdev);
  1269. if (!QDF_IS_STATUS_SUCCESS(status)) {
  1270. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1271. "%s: dp_rx_pdev_mon_status_attach() failed",
  1272. __func__);
  1273. return status;
  1274. }
  1275. status = dp_mon_link_desc_pool_setup(soc, mac_for_pdev);
  1276. if (!QDF_IS_STATUS_SUCCESS(status)) {
  1277. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1278. "%s: dp_mon_link_desc_pool_setup() failed",
  1279. __func__);
  1280. return status;
  1281. }
  1282. }
  1283. pdev->mon_last_linkdesc_paddr = 0;
  1284. pdev->mon_last_buf_cookie = DP_RX_DESC_COOKIE_MAX + 1;
  1285. qdf_spinlock_create(&pdev->mon_lock);
  1286. return QDF_STATUS_SUCCESS;
  1287. }
  1288. QDF_STATUS
  1289. dp_mon_link_free(struct dp_pdev *pdev) {
  1290. uint8_t pdev_id = pdev->pdev_id;
  1291. struct dp_soc *soc = pdev->soc;
  1292. int mac_id;
  1293. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1294. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  1295. dp_mon_link_desc_pool_cleanup(soc, mac_for_pdev);
  1296. }
  1297. return QDF_STATUS_SUCCESS;
  1298. }
  1299. /**
  1300. * dp_rx_pdev_mon_detach() - detach dp rx for monitor mode
  1301. * @pdev: core txrx pdev context
  1302. *
  1303. * This function will detach DP RX for monitor mode from
  1304. * main device context. will free DP Rx resources for
  1305. * monitor mode
  1306. *
  1307. * Return: QDF_STATUS_SUCCESS: success
  1308. * QDF_STATUS_E_RESOURCES: Error return
  1309. */
  1310. QDF_STATUS
  1311. dp_rx_pdev_mon_detach(struct dp_pdev *pdev) {
  1312. uint8_t pdev_id = pdev->pdev_id;
  1313. int mac_id;
  1314. qdf_spinlock_destroy(&pdev->mon_lock);
  1315. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1316. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  1317. dp_rx_pdev_mon_status_detach(pdev, mac_for_pdev);
  1318. dp_rx_pdev_mon_buf_detach(pdev, mac_for_pdev);
  1319. }
  1320. return QDF_STATUS_SUCCESS;
  1321. }
  1322. #else
  1323. QDF_STATUS
  1324. dp_rx_pdev_mon_attach(struct dp_pdev *pdev) {
  1325. return QDF_STATUS_SUCCESS;
  1326. }
  1327. QDF_STATUS
  1328. dp_rx_pdev_mon_detach(struct dp_pdev *pdev) {
  1329. return QDF_STATUS_SUCCESS;
  1330. }
  1331. QDF_STATUS
  1332. dp_mon_link_free(struct dp_pdev *pdev) {
  1333. return QDF_STATUS_SUCCESS;
  1334. }
  1335. #endif /* DISABLE_MON_CONFIG */