dp_rx.c 84 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075
  1. /*
  2. * Copyright (c) 2016-2020 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "hal_hw_headers.h"
  19. #include "dp_types.h"
  20. #include "dp_rx.h"
  21. #include "dp_peer.h"
  22. #include "hal_rx.h"
  23. #include "hal_api.h"
  24. #include "qdf_nbuf.h"
  25. #ifdef MESH_MODE_SUPPORT
  26. #include "if_meta_hdr.h"
  27. #endif
  28. #include "dp_internal.h"
  29. #include "dp_rx_mon.h"
  30. #include "dp_ipa.h"
  31. #ifdef FEATURE_WDS
  32. #include "dp_txrx_wds.h"
  33. #endif
  34. #include "dp_hist.h"
  35. #ifdef ATH_RX_PRI_SAVE
  36. #define DP_RX_TID_SAVE(_nbuf, _tid) \
  37. (qdf_nbuf_set_priority(_nbuf, _tid))
  38. #else
  39. #define DP_RX_TID_SAVE(_nbuf, _tid)
  40. #endif
  41. #ifdef DP_RX_DISABLE_NDI_MDNS_FORWARDING
  42. static inline
  43. bool dp_rx_check_ndi_mdns_fwding(struct dp_peer *ta_peer, qdf_nbuf_t nbuf)
  44. {
  45. if (ta_peer->vdev->opmode == wlan_op_mode_ndi &&
  46. qdf_nbuf_is_ipv6_mdns_pkt(nbuf)) {
  47. DP_STATS_INC(ta_peer, rx.intra_bss.mdns_no_fwd, 1);
  48. return false;
  49. }
  50. return true;
  51. }
  52. #else
  53. static inline
  54. bool dp_rx_check_ndi_mdns_fwding(struct dp_peer *ta_peer, qdf_nbuf_t nbuf)
  55. {
  56. return true;
  57. }
  58. #endif
  59. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  60. {
  61. return vdev->ap_bridge_enabled;
  62. }
  63. #ifdef DUP_RX_DESC_WAR
  64. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  65. hal_ring_handle_t hal_ring,
  66. hal_ring_desc_t ring_desc,
  67. struct dp_rx_desc *rx_desc)
  68. {
  69. void *hal_soc = soc->hal_soc;
  70. hal_srng_dump_ring_desc(hal_soc, hal_ring, ring_desc);
  71. dp_rx_desc_dump(rx_desc);
  72. }
  73. #else
  74. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  75. hal_ring_handle_t hal_ring_hdl,
  76. hal_ring_desc_t ring_desc,
  77. struct dp_rx_desc *rx_desc)
  78. {
  79. hal_soc_handle_t hal_soc = soc->hal_soc;
  80. dp_rx_desc_dump(rx_desc);
  81. hal_srng_dump_ring_desc(hal_soc, hal_ring_hdl, ring_desc);
  82. hal_srng_dump_ring(hal_soc, hal_ring_hdl);
  83. qdf_assert_always(0);
  84. }
  85. #endif
  86. #ifdef RX_DESC_SANITY_WAR
  87. static inline
  88. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  89. hal_ring_handle_t hal_ring_hdl,
  90. hal_ring_desc_t ring_desc,
  91. struct dp_rx_desc *rx_desc)
  92. {
  93. uint8_t return_buffer_manager;
  94. if (qdf_unlikely(!rx_desc)) {
  95. /*
  96. * This is an unlikely case where the cookie obtained
  97. * from the ring_desc is invalid and hence we are not
  98. * able to find the corresponding rx_desc
  99. */
  100. goto fail;
  101. }
  102. return_buffer_manager = hal_rx_ret_buf_manager_get(ring_desc);
  103. if (qdf_unlikely(!(return_buffer_manager == HAL_RX_BUF_RBM_SW1_BM ||
  104. return_buffer_manager == HAL_RX_BUF_RBM_SW3_BM))) {
  105. goto fail;
  106. }
  107. return QDF_STATUS_SUCCESS;
  108. fail:
  109. DP_STATS_INC(soc, rx.err.invalid_cookie, 1);
  110. dp_err("Ring Desc:");
  111. hal_srng_dump_ring_desc(hal_soc, hal_ring_hdl,
  112. ring_desc);
  113. return QDF_STATUS_E_NULL_VALUE;
  114. }
  115. #else
  116. static inline
  117. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  118. hal_ring_handle_t hal_ring_hdl,
  119. hal_ring_desc_t ring_desc,
  120. struct dp_rx_desc *rx_desc)
  121. {
  122. return QDF_STATUS_SUCCESS;
  123. }
  124. #endif
  125. /*
  126. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  127. * called during dp rx initialization
  128. * and at the end of dp_rx_process.
  129. *
  130. * @soc: core txrx main context
  131. * @mac_id: mac_id which is one of 3 mac_ids
  132. * @dp_rxdma_srng: dp rxdma circular ring
  133. * @rx_desc_pool: Pointer to free Rx descriptor pool
  134. * @num_req_buffers: number of buffer to be replenished
  135. * @desc_list: list of descs if called from dp_rx_process
  136. * or NULL during dp rx initialization or out of buffer
  137. * interrupt.
  138. * @tail: tail of descs list
  139. * @func_name: name of the caller function
  140. * Return: return success or failure
  141. */
  142. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  143. struct dp_srng *dp_rxdma_srng,
  144. struct rx_desc_pool *rx_desc_pool,
  145. uint32_t num_req_buffers,
  146. union dp_rx_desc_list_elem_t **desc_list,
  147. union dp_rx_desc_list_elem_t **tail,
  148. const char *func_name)
  149. {
  150. uint32_t num_alloc_desc;
  151. uint16_t num_desc_to_free = 0;
  152. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(dp_soc, mac_id);
  153. uint32_t num_entries_avail;
  154. uint32_t count;
  155. int sync_hw_ptr = 1;
  156. qdf_dma_addr_t paddr;
  157. qdf_nbuf_t rx_netbuf;
  158. void *rxdma_ring_entry;
  159. union dp_rx_desc_list_elem_t *next;
  160. QDF_STATUS ret;
  161. uint16_t buf_size = rx_desc_pool->buf_size;
  162. uint8_t buf_alignment = rx_desc_pool->buf_alignment;
  163. void *rxdma_srng;
  164. rxdma_srng = dp_rxdma_srng->hal_srng;
  165. if (!rxdma_srng) {
  166. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  167. "rxdma srng not initialized");
  168. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  169. return QDF_STATUS_E_FAILURE;
  170. }
  171. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  172. "requested %d buffers for replenish", num_req_buffers);
  173. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  174. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  175. rxdma_srng,
  176. sync_hw_ptr);
  177. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  178. "no of available entries in rxdma ring: %d",
  179. num_entries_avail);
  180. if (!(*desc_list) && (num_entries_avail >
  181. ((dp_rxdma_srng->num_entries * 3) / 4))) {
  182. num_req_buffers = num_entries_avail;
  183. } else if (num_entries_avail < num_req_buffers) {
  184. num_desc_to_free = num_req_buffers - num_entries_avail;
  185. num_req_buffers = num_entries_avail;
  186. }
  187. if (qdf_unlikely(!num_req_buffers)) {
  188. num_desc_to_free = num_req_buffers;
  189. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  190. goto free_descs;
  191. }
  192. /*
  193. * if desc_list is NULL, allocate the descs from freelist
  194. */
  195. if (!(*desc_list)) {
  196. num_alloc_desc = dp_rx_get_free_desc_list(dp_soc, mac_id,
  197. rx_desc_pool,
  198. num_req_buffers,
  199. desc_list,
  200. tail);
  201. if (!num_alloc_desc) {
  202. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  203. "no free rx_descs in freelist");
  204. DP_STATS_INC(dp_pdev, err.desc_alloc_fail,
  205. num_req_buffers);
  206. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  207. return QDF_STATUS_E_NOMEM;
  208. }
  209. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  210. "%d rx desc allocated", num_alloc_desc);
  211. num_req_buffers = num_alloc_desc;
  212. }
  213. count = 0;
  214. while (count < num_req_buffers) {
  215. rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  216. buf_size,
  217. RX_BUFFER_RESERVATION,
  218. buf_alignment,
  219. FALSE);
  220. if (qdf_unlikely(!rx_netbuf)) {
  221. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  222. break;
  223. }
  224. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev, rx_netbuf,
  225. QDF_DMA_FROM_DEVICE, buf_size);
  226. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  227. qdf_nbuf_free(rx_netbuf);
  228. DP_STATS_INC(dp_pdev, replenish.map_err, 1);
  229. continue;
  230. }
  231. paddr = qdf_nbuf_get_frag_paddr(rx_netbuf, 0);
  232. dp_ipa_handle_rx_buf_smmu_mapping(dp_soc, rx_netbuf, true);
  233. /*
  234. * check if the physical address of nbuf->data is
  235. * less then 0x50000000 then free the nbuf and try
  236. * allocating new nbuf. We can try for 100 times.
  237. * this is a temp WAR till we fix it properly.
  238. */
  239. ret = check_x86_paddr(dp_soc, &rx_netbuf, &paddr, rx_desc_pool);
  240. if (ret == QDF_STATUS_E_FAILURE) {
  241. DP_STATS_INC(dp_pdev, replenish.x86_fail, 1);
  242. break;
  243. }
  244. count++;
  245. rxdma_ring_entry = hal_srng_src_get_next(dp_soc->hal_soc,
  246. rxdma_srng);
  247. qdf_assert_always(rxdma_ring_entry);
  248. next = (*desc_list)->next;
  249. dp_rx_desc_prep(&((*desc_list)->rx_desc), rx_netbuf);
  250. /* rx_desc.in_use should be zero at this time*/
  251. qdf_assert_always((*desc_list)->rx_desc.in_use == 0);
  252. (*desc_list)->rx_desc.in_use = 1;
  253. dp_rx_desc_update_dbg_info(&(*desc_list)->rx_desc,
  254. func_name, RX_DESC_REPLENISHED);
  255. dp_verbose_debug("rx_netbuf=%pK, buf=%pK, paddr=0x%llx, cookie=%d",
  256. rx_netbuf, qdf_nbuf_data(rx_netbuf),
  257. (unsigned long long)paddr,
  258. (*desc_list)->rx_desc.cookie);
  259. hal_rxdma_buff_addr_info_set(rxdma_ring_entry, paddr,
  260. (*desc_list)->rx_desc.cookie,
  261. rx_desc_pool->owner);
  262. *desc_list = next;
  263. }
  264. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  265. dp_verbose_debug("replenished buffers %d, rx desc added back to free list %u",
  266. count, num_desc_to_free);
  267. /* No need to count the number of bytes received during replenish.
  268. * Therefore set replenish.pkts.bytes as 0.
  269. */
  270. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, count, 0);
  271. free_descs:
  272. DP_STATS_INC(dp_pdev, buf_freelist, num_desc_to_free);
  273. /*
  274. * add any available free desc back to the free list
  275. */
  276. if (*desc_list)
  277. dp_rx_add_desc_list_to_free_list(dp_soc, desc_list, tail,
  278. mac_id, rx_desc_pool);
  279. return QDF_STATUS_SUCCESS;
  280. }
  281. /*
  282. * dp_rx_deliver_raw() - process RAW mode pkts and hand over the
  283. * pkts to RAW mode simulation to
  284. * decapsulate the pkt.
  285. *
  286. * @vdev: vdev on which RAW mode is enabled
  287. * @nbuf_list: list of RAW pkts to process
  288. * @peer: peer object from which the pkt is rx
  289. *
  290. * Return: void
  291. */
  292. void
  293. dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  294. struct dp_peer *peer)
  295. {
  296. qdf_nbuf_t deliver_list_head = NULL;
  297. qdf_nbuf_t deliver_list_tail = NULL;
  298. qdf_nbuf_t nbuf;
  299. nbuf = nbuf_list;
  300. while (nbuf) {
  301. qdf_nbuf_t next = qdf_nbuf_next(nbuf);
  302. DP_RX_LIST_APPEND(deliver_list_head, deliver_list_tail, nbuf);
  303. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  304. DP_STATS_INC_PKT(peer, rx.raw, 1, qdf_nbuf_len(nbuf));
  305. /*
  306. * reset the chfrag_start and chfrag_end bits in nbuf cb
  307. * as this is a non-amsdu pkt and RAW mode simulation expects
  308. * these bit s to be 0 for non-amsdu pkt.
  309. */
  310. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  311. qdf_nbuf_is_rx_chfrag_end(nbuf)) {
  312. qdf_nbuf_set_rx_chfrag_start(nbuf, 0);
  313. qdf_nbuf_set_rx_chfrag_end(nbuf, 0);
  314. }
  315. nbuf = next;
  316. }
  317. vdev->osif_rsim_rx_decap(vdev->osif_vdev, &deliver_list_head,
  318. &deliver_list_tail, peer->mac_addr.raw);
  319. vdev->osif_rx(vdev->osif_vdev, deliver_list_head);
  320. }
  321. #ifdef DP_LFR
  322. /*
  323. * In case of LFR, data of a new peer might be sent up
  324. * even before peer is added.
  325. */
  326. static inline struct dp_vdev *
  327. dp_get_vdev_from_peer(struct dp_soc *soc,
  328. uint16_t peer_id,
  329. struct dp_peer *peer,
  330. struct hal_rx_mpdu_desc_info mpdu_desc_info)
  331. {
  332. struct dp_vdev *vdev;
  333. uint8_t vdev_id;
  334. if (unlikely(!peer)) {
  335. if (peer_id != HTT_INVALID_PEER) {
  336. vdev_id = DP_PEER_METADATA_VDEV_ID_GET(
  337. mpdu_desc_info.peer_meta_data);
  338. QDF_TRACE(QDF_MODULE_ID_DP,
  339. QDF_TRACE_LEVEL_DEBUG,
  340. FL("PeerID %d not found use vdevID %d"),
  341. peer_id, vdev_id);
  342. vdev = dp_get_vdev_from_soc_vdev_id_wifi3(soc,
  343. vdev_id);
  344. } else {
  345. QDF_TRACE(QDF_MODULE_ID_DP,
  346. QDF_TRACE_LEVEL_DEBUG,
  347. FL("Invalid PeerID %d"),
  348. peer_id);
  349. return NULL;
  350. }
  351. } else {
  352. vdev = peer->vdev;
  353. }
  354. return vdev;
  355. }
  356. #else
  357. static inline struct dp_vdev *
  358. dp_get_vdev_from_peer(struct dp_soc *soc,
  359. uint16_t peer_id,
  360. struct dp_peer *peer,
  361. struct hal_rx_mpdu_desc_info mpdu_desc_info)
  362. {
  363. if (unlikely(!peer)) {
  364. QDF_TRACE(QDF_MODULE_ID_DP,
  365. QDF_TRACE_LEVEL_DEBUG,
  366. FL("Peer not found for peerID %d"),
  367. peer_id);
  368. return NULL;
  369. } else {
  370. return peer->vdev;
  371. }
  372. }
  373. #endif
  374. #ifndef FEATURE_WDS
  375. static void
  376. dp_rx_da_learn(struct dp_soc *soc,
  377. uint8_t *rx_tlv_hdr,
  378. struct dp_peer *ta_peer,
  379. qdf_nbuf_t nbuf)
  380. {
  381. }
  382. #endif
  383. /*
  384. * dp_rx_intrabss_fwd() - Implements the Intra-BSS forwarding logic
  385. *
  386. * @soc: core txrx main context
  387. * @ta_peer : source peer entry
  388. * @rx_tlv_hdr : start address of rx tlvs
  389. * @nbuf : nbuf that has to be intrabss forwarded
  390. *
  391. * Return: bool: true if it is forwarded else false
  392. */
  393. static bool
  394. dp_rx_intrabss_fwd(struct dp_soc *soc,
  395. struct dp_peer *ta_peer,
  396. uint8_t *rx_tlv_hdr,
  397. qdf_nbuf_t nbuf,
  398. struct hal_rx_msdu_metadata msdu_metadata)
  399. {
  400. uint16_t len;
  401. uint8_t is_frag;
  402. struct dp_peer *da_peer;
  403. struct dp_ast_entry *ast_entry;
  404. qdf_nbuf_t nbuf_copy;
  405. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  406. uint8_t ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  407. struct cdp_tid_rx_stats *tid_stats = &ta_peer->vdev->pdev->stats.
  408. tid_stats.tid_rx_stats[ring_id][tid];
  409. /* check if the destination peer is available in peer table
  410. * and also check if the source peer and destination peer
  411. * belong to the same vap and destination peer is not bss peer.
  412. */
  413. if ((qdf_nbuf_is_da_valid(nbuf) && !qdf_nbuf_is_da_mcbc(nbuf))) {
  414. ast_entry = soc->ast_table[msdu_metadata.da_idx];
  415. if (!ast_entry)
  416. return false;
  417. if (ast_entry->type == CDP_TXRX_AST_TYPE_DA) {
  418. ast_entry->is_active = TRUE;
  419. return false;
  420. }
  421. da_peer = ast_entry->peer;
  422. if (!da_peer)
  423. return false;
  424. /* TA peer cannot be same as peer(DA) on which AST is present
  425. * this indicates a change in topology and that AST entries
  426. * are yet to be updated.
  427. */
  428. if (da_peer == ta_peer)
  429. return false;
  430. if (da_peer->vdev == ta_peer->vdev && !da_peer->bss_peer) {
  431. len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  432. is_frag = qdf_nbuf_is_frag(nbuf);
  433. memset(nbuf->cb, 0x0, sizeof(nbuf->cb));
  434. /* If the source or destination peer in the isolation
  435. * list then dont forward instead push to bridge stack.
  436. */
  437. if (dp_get_peer_isolation(ta_peer) ||
  438. dp_get_peer_isolation(da_peer))
  439. return false;
  440. /* linearize the nbuf just before we send to
  441. * dp_tx_send()
  442. */
  443. if (qdf_unlikely(is_frag)) {
  444. if (qdf_nbuf_linearize(nbuf) == -ENOMEM)
  445. return false;
  446. nbuf = qdf_nbuf_unshare(nbuf);
  447. if (!nbuf) {
  448. DP_STATS_INC_PKT(ta_peer,
  449. rx.intra_bss.fail,
  450. 1,
  451. len);
  452. /* return true even though the pkt is
  453. * not forwarded. Basically skb_unshare
  454. * failed and we want to continue with
  455. * next nbuf.
  456. */
  457. tid_stats->fail_cnt[INTRABSS_DROP]++;
  458. return true;
  459. }
  460. }
  461. if (!dp_tx_send((struct cdp_soc_t *)soc,
  462. ta_peer->vdev->vdev_id, nbuf)) {
  463. DP_STATS_INC_PKT(ta_peer, rx.intra_bss.pkts, 1,
  464. len);
  465. return true;
  466. } else {
  467. DP_STATS_INC_PKT(ta_peer, rx.intra_bss.fail, 1,
  468. len);
  469. tid_stats->fail_cnt[INTRABSS_DROP]++;
  470. return false;
  471. }
  472. }
  473. }
  474. /* if it is a broadcast pkt (eg: ARP) and it is not its own
  475. * source, then clone the pkt and send the cloned pkt for
  476. * intra BSS forwarding and original pkt up the network stack
  477. * Note: how do we handle multicast pkts. do we forward
  478. * all multicast pkts as is or let a higher layer module
  479. * like igmpsnoop decide whether to forward or not with
  480. * Mcast enhancement.
  481. */
  482. else if (qdf_unlikely((qdf_nbuf_is_da_mcbc(nbuf) &&
  483. !ta_peer->bss_peer))) {
  484. if (!dp_rx_check_ndi_mdns_fwding(ta_peer, nbuf))
  485. goto end;
  486. /* If the source peer in the isolation list
  487. * then dont forward instead push to bridge stack
  488. */
  489. if (dp_get_peer_isolation(ta_peer))
  490. goto end;
  491. nbuf_copy = qdf_nbuf_copy(nbuf);
  492. if (!nbuf_copy)
  493. goto end;
  494. len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  495. memset(nbuf_copy->cb, 0x0, sizeof(nbuf_copy->cb));
  496. /* Set cb->ftype to intrabss FWD */
  497. qdf_nbuf_set_tx_ftype(nbuf_copy, CB_FTYPE_INTRABSS_FWD);
  498. if (dp_tx_send((struct cdp_soc_t *)soc,
  499. ta_peer->vdev->vdev_id, nbuf_copy)) {
  500. DP_STATS_INC_PKT(ta_peer, rx.intra_bss.fail, 1, len);
  501. tid_stats->fail_cnt[INTRABSS_DROP]++;
  502. qdf_nbuf_free(nbuf_copy);
  503. } else {
  504. DP_STATS_INC_PKT(ta_peer, rx.intra_bss.pkts, 1, len);
  505. tid_stats->intrabss_cnt++;
  506. }
  507. }
  508. end:
  509. /* return false as we have to still send the original pkt
  510. * up the stack
  511. */
  512. return false;
  513. }
  514. #ifdef MESH_MODE_SUPPORT
  515. /**
  516. * dp_rx_fill_mesh_stats() - Fills the mesh per packet receive stats
  517. *
  518. * @vdev: DP Virtual device handle
  519. * @nbuf: Buffer pointer
  520. * @rx_tlv_hdr: start of rx tlv header
  521. * @peer: pointer to peer
  522. *
  523. * This function allocated memory for mesh receive stats and fill the
  524. * required stats. Stores the memory address in skb cb.
  525. *
  526. * Return: void
  527. */
  528. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  529. uint8_t *rx_tlv_hdr, struct dp_peer *peer)
  530. {
  531. struct mesh_recv_hdr_s *rx_info = NULL;
  532. uint32_t pkt_type;
  533. uint32_t nss;
  534. uint32_t rate_mcs;
  535. uint32_t bw;
  536. uint8_t primary_chan_num;
  537. uint32_t center_chan_freq;
  538. struct dp_soc *soc;
  539. /* fill recv mesh stats */
  540. rx_info = qdf_mem_malloc(sizeof(struct mesh_recv_hdr_s));
  541. /* upper layers are resposible to free this memory */
  542. if (!rx_info) {
  543. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  544. "Memory allocation failed for mesh rx stats");
  545. DP_STATS_INC(vdev->pdev, mesh_mem_alloc, 1);
  546. return;
  547. }
  548. rx_info->rs_flags = MESH_RXHDR_VER1;
  549. if (qdf_nbuf_is_rx_chfrag_start(nbuf))
  550. rx_info->rs_flags |= MESH_RX_FIRST_MSDU;
  551. if (qdf_nbuf_is_rx_chfrag_end(nbuf))
  552. rx_info->rs_flags |= MESH_RX_LAST_MSDU;
  553. if (hal_rx_attn_msdu_get_is_decrypted(rx_tlv_hdr)) {
  554. rx_info->rs_flags |= MESH_RX_DECRYPTED;
  555. rx_info->rs_keyix = hal_rx_msdu_get_keyid(rx_tlv_hdr);
  556. if (vdev->osif_get_key)
  557. vdev->osif_get_key(vdev->osif_vdev,
  558. &rx_info->rs_decryptkey[0],
  559. &peer->mac_addr.raw[0],
  560. rx_info->rs_keyix);
  561. }
  562. rx_info->rs_rssi = hal_rx_msdu_start_get_rssi(rx_tlv_hdr);
  563. soc = vdev->pdev->soc;
  564. primary_chan_num = hal_rx_msdu_start_get_freq(rx_tlv_hdr);
  565. center_chan_freq = hal_rx_msdu_start_get_freq(rx_tlv_hdr) >> 16;
  566. if (soc->cdp_soc.ol_ops && soc->cdp_soc.ol_ops->freq_to_band) {
  567. rx_info->rs_band = soc->cdp_soc.ol_ops->freq_to_band(
  568. soc->ctrl_psoc,
  569. vdev->pdev->pdev_id,
  570. center_chan_freq);
  571. }
  572. rx_info->rs_channel = primary_chan_num;
  573. pkt_type = hal_rx_msdu_start_get_pkt_type(rx_tlv_hdr);
  574. rate_mcs = hal_rx_msdu_start_rate_mcs_get(rx_tlv_hdr);
  575. bw = hal_rx_msdu_start_bw_get(rx_tlv_hdr);
  576. nss = hal_rx_msdu_start_nss_get(vdev->pdev->soc->hal_soc, rx_tlv_hdr);
  577. rx_info->rs_ratephy1 = rate_mcs | (nss << 0x8) | (pkt_type << 16) |
  578. (bw << 24);
  579. qdf_nbuf_set_rx_fctx_type(nbuf, (void *)rx_info, CB_FTYPE_MESH_RX_INFO);
  580. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_MED,
  581. FL("Mesh rx stats: flags %x, rssi %x, chn %x, rate %x, kix %x"),
  582. rx_info->rs_flags,
  583. rx_info->rs_rssi,
  584. rx_info->rs_channel,
  585. rx_info->rs_ratephy1,
  586. rx_info->rs_keyix);
  587. }
  588. /**
  589. * dp_rx_filter_mesh_packets() - Filters mesh unwanted packets
  590. *
  591. * @vdev: DP Virtual device handle
  592. * @nbuf: Buffer pointer
  593. * @rx_tlv_hdr: start of rx tlv header
  594. *
  595. * This checks if the received packet is matching any filter out
  596. * catogery and and drop the packet if it matches.
  597. *
  598. * Return: status(0 indicates drop, 1 indicate to no drop)
  599. */
  600. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  601. uint8_t *rx_tlv_hdr)
  602. {
  603. union dp_align_mac_addr mac_addr;
  604. struct dp_soc *soc = vdev->pdev->soc;
  605. if (qdf_unlikely(vdev->mesh_rx_filter)) {
  606. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_FROMDS)
  607. if (hal_rx_mpdu_get_fr_ds(soc->hal_soc,
  608. rx_tlv_hdr))
  609. return QDF_STATUS_SUCCESS;
  610. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TODS)
  611. if (hal_rx_mpdu_get_to_ds(soc->hal_soc,
  612. rx_tlv_hdr))
  613. return QDF_STATUS_SUCCESS;
  614. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_NODS)
  615. if (!hal_rx_mpdu_get_fr_ds(soc->hal_soc,
  616. rx_tlv_hdr) &&
  617. !hal_rx_mpdu_get_to_ds(soc->hal_soc,
  618. rx_tlv_hdr))
  619. return QDF_STATUS_SUCCESS;
  620. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_RA) {
  621. if (hal_rx_mpdu_get_addr1(soc->hal_soc,
  622. rx_tlv_hdr,
  623. &mac_addr.raw[0]))
  624. return QDF_STATUS_E_FAILURE;
  625. if (!qdf_mem_cmp(&mac_addr.raw[0],
  626. &vdev->mac_addr.raw[0],
  627. QDF_MAC_ADDR_SIZE))
  628. return QDF_STATUS_SUCCESS;
  629. }
  630. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TA) {
  631. if (hal_rx_mpdu_get_addr2(soc->hal_soc,
  632. rx_tlv_hdr,
  633. &mac_addr.raw[0]))
  634. return QDF_STATUS_E_FAILURE;
  635. if (!qdf_mem_cmp(&mac_addr.raw[0],
  636. &vdev->mac_addr.raw[0],
  637. QDF_MAC_ADDR_SIZE))
  638. return QDF_STATUS_SUCCESS;
  639. }
  640. }
  641. return QDF_STATUS_E_FAILURE;
  642. }
  643. #else
  644. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  645. uint8_t *rx_tlv_hdr, struct dp_peer *peer)
  646. {
  647. }
  648. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  649. uint8_t *rx_tlv_hdr)
  650. {
  651. return QDF_STATUS_E_FAILURE;
  652. }
  653. #endif
  654. #ifdef FEATURE_NAC_RSSI
  655. /**
  656. * dp_rx_nac_filter(): Function to perform filtering of non-associated
  657. * clients
  658. * @pdev: DP pdev handle
  659. * @rx_pkt_hdr: Rx packet Header
  660. *
  661. * return: dp_vdev*
  662. */
  663. static
  664. struct dp_vdev *dp_rx_nac_filter(struct dp_pdev *pdev,
  665. uint8_t *rx_pkt_hdr)
  666. {
  667. struct ieee80211_frame *wh;
  668. struct dp_neighbour_peer *peer = NULL;
  669. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  670. if ((wh->i_fc[1] & IEEE80211_FC1_DIR_MASK) != IEEE80211_FC1_DIR_TODS)
  671. return NULL;
  672. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  673. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  674. neighbour_peer_list_elem) {
  675. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  676. wh->i_addr2, QDF_MAC_ADDR_SIZE) == 0) {
  677. QDF_TRACE(
  678. QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  679. FL("NAC configuration matched for mac-%2x:%2x:%2x:%2x:%2x:%2x"),
  680. peer->neighbour_peers_macaddr.raw[0],
  681. peer->neighbour_peers_macaddr.raw[1],
  682. peer->neighbour_peers_macaddr.raw[2],
  683. peer->neighbour_peers_macaddr.raw[3],
  684. peer->neighbour_peers_macaddr.raw[4],
  685. peer->neighbour_peers_macaddr.raw[5]);
  686. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  687. return pdev->monitor_vdev;
  688. }
  689. }
  690. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  691. return NULL;
  692. }
  693. /**
  694. * dp_rx_process_invalid_peer(): Function to pass invalid peer list to umac
  695. * @soc: DP SOC handle
  696. * @mpdu: mpdu for which peer is invalid
  697. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  698. * pool_id has same mapping)
  699. *
  700. * return: integer type
  701. */
  702. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu,
  703. uint8_t mac_id)
  704. {
  705. struct dp_invalid_peer_msg msg;
  706. struct dp_vdev *vdev = NULL;
  707. struct dp_pdev *pdev = NULL;
  708. struct ieee80211_frame *wh;
  709. qdf_nbuf_t curr_nbuf, next_nbuf;
  710. uint8_t *rx_tlv_hdr = qdf_nbuf_data(mpdu);
  711. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(rx_tlv_hdr);
  712. rx_pkt_hdr = hal_rx_pkt_hdr_get(rx_tlv_hdr);
  713. if (!HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, rx_tlv_hdr)) {
  714. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  715. "Drop decapped frames");
  716. goto free;
  717. }
  718. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  719. if (!DP_FRAME_IS_DATA(wh)) {
  720. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  721. "NAWDS valid only for data frames");
  722. goto free;
  723. }
  724. if (qdf_nbuf_len(mpdu) < sizeof(struct ieee80211_frame)) {
  725. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  726. "Invalid nbuf length");
  727. goto free;
  728. }
  729. pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  730. if (!pdev || qdf_unlikely(pdev->is_pdev_down)) {
  731. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  732. "PDEV %s", !pdev ? "not found" : "down");
  733. goto free;
  734. }
  735. if (pdev->filter_neighbour_peers) {
  736. /* Next Hop scenario not yet handle */
  737. vdev = dp_rx_nac_filter(pdev, rx_pkt_hdr);
  738. if (vdev) {
  739. dp_rx_mon_deliver(soc, pdev->pdev_id,
  740. pdev->invalid_peer_head_msdu,
  741. pdev->invalid_peer_tail_msdu);
  742. pdev->invalid_peer_head_msdu = NULL;
  743. pdev->invalid_peer_tail_msdu = NULL;
  744. return 0;
  745. }
  746. }
  747. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  748. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  749. QDF_MAC_ADDR_SIZE) == 0) {
  750. goto out;
  751. }
  752. }
  753. if (!vdev) {
  754. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  755. "VDEV not found");
  756. goto free;
  757. }
  758. out:
  759. msg.wh = wh;
  760. qdf_nbuf_pull_head(mpdu, RX_PKT_TLVS_LEN);
  761. msg.nbuf = mpdu;
  762. msg.vdev_id = vdev->vdev_id;
  763. if (pdev->soc->cdp_soc.ol_ops->rx_invalid_peer)
  764. pdev->soc->cdp_soc.ol_ops->rx_invalid_peer(
  765. (struct cdp_ctrl_objmgr_psoc *)soc->ctrl_psoc,
  766. pdev->pdev_id, &msg);
  767. free:
  768. /* Drop and free packet */
  769. curr_nbuf = mpdu;
  770. while (curr_nbuf) {
  771. next_nbuf = qdf_nbuf_next(curr_nbuf);
  772. qdf_nbuf_free(curr_nbuf);
  773. curr_nbuf = next_nbuf;
  774. }
  775. return 0;
  776. }
  777. /**
  778. * dp_rx_process_invalid_peer_wrapper(): Function to wrap invalid peer handler
  779. * @soc: DP SOC handle
  780. * @mpdu: mpdu for which peer is invalid
  781. * @mpdu_done: if an mpdu is completed
  782. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  783. * pool_id has same mapping)
  784. *
  785. * return: integer type
  786. */
  787. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  788. qdf_nbuf_t mpdu, bool mpdu_done,
  789. uint8_t mac_id)
  790. {
  791. /* Only trigger the process when mpdu is completed */
  792. if (mpdu_done)
  793. dp_rx_process_invalid_peer(soc, mpdu, mac_id);
  794. }
  795. #else
  796. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu,
  797. uint8_t mac_id)
  798. {
  799. qdf_nbuf_t curr_nbuf, next_nbuf;
  800. struct dp_pdev *pdev;
  801. struct dp_vdev *vdev = NULL;
  802. struct ieee80211_frame *wh;
  803. uint8_t *rx_tlv_hdr = qdf_nbuf_data(mpdu);
  804. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(rx_tlv_hdr);
  805. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  806. if (!DP_FRAME_IS_DATA(wh)) {
  807. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP,
  808. "only for data frames");
  809. goto free;
  810. }
  811. if (qdf_nbuf_len(mpdu) < sizeof(struct ieee80211_frame)) {
  812. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  813. "Invalid nbuf length");
  814. goto free;
  815. }
  816. pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  817. if (!pdev) {
  818. QDF_TRACE(QDF_MODULE_ID_DP,
  819. QDF_TRACE_LEVEL_ERROR,
  820. "PDEV not found");
  821. goto free;
  822. }
  823. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  824. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  825. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  826. QDF_MAC_ADDR_SIZE) == 0) {
  827. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  828. goto out;
  829. }
  830. }
  831. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  832. if (!vdev) {
  833. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  834. "VDEV not found");
  835. goto free;
  836. }
  837. out:
  838. if (soc->cdp_soc.ol_ops->rx_invalid_peer)
  839. soc->cdp_soc.ol_ops->rx_invalid_peer(vdev->vdev_id, wh);
  840. free:
  841. /* reset the head and tail pointers */
  842. pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  843. if (pdev) {
  844. pdev->invalid_peer_head_msdu = NULL;
  845. pdev->invalid_peer_tail_msdu = NULL;
  846. }
  847. /* Drop and free packet */
  848. curr_nbuf = mpdu;
  849. while (curr_nbuf) {
  850. next_nbuf = qdf_nbuf_next(curr_nbuf);
  851. qdf_nbuf_free(curr_nbuf);
  852. curr_nbuf = next_nbuf;
  853. }
  854. /* Reset the head and tail pointers */
  855. pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  856. if (pdev) {
  857. pdev->invalid_peer_head_msdu = NULL;
  858. pdev->invalid_peer_tail_msdu = NULL;
  859. }
  860. return 0;
  861. }
  862. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  863. qdf_nbuf_t mpdu, bool mpdu_done,
  864. uint8_t mac_id)
  865. {
  866. /* Process the nbuf */
  867. dp_rx_process_invalid_peer(soc, mpdu, mac_id);
  868. }
  869. #endif
  870. #ifdef RECEIVE_OFFLOAD
  871. /**
  872. * dp_rx_print_offload_info() - Print offload info from RX TLV
  873. * @soc: dp soc handle
  874. * @rx_tlv: RX TLV for which offload information is to be printed
  875. *
  876. * Return: None
  877. */
  878. static void dp_rx_print_offload_info(struct dp_soc *soc, uint8_t *rx_tlv)
  879. {
  880. dp_verbose_debug("----------------------RX DESC LRO/GRO----------------------");
  881. dp_verbose_debug("lro_eligible 0x%x", HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_tlv));
  882. dp_verbose_debug("pure_ack 0x%x", HAL_RX_TLV_GET_TCP_PURE_ACK(rx_tlv));
  883. dp_verbose_debug("chksum 0x%x", hal_rx_tlv_get_tcp_chksum(soc->hal_soc,
  884. rx_tlv));
  885. dp_verbose_debug("TCP seq num 0x%x", HAL_RX_TLV_GET_TCP_SEQ(rx_tlv));
  886. dp_verbose_debug("TCP ack num 0x%x", HAL_RX_TLV_GET_TCP_ACK(rx_tlv));
  887. dp_verbose_debug("TCP window 0x%x", HAL_RX_TLV_GET_TCP_WIN(rx_tlv));
  888. dp_verbose_debug("TCP protocol 0x%x", HAL_RX_TLV_GET_TCP_PROTO(rx_tlv));
  889. dp_verbose_debug("TCP offset 0x%x", HAL_RX_TLV_GET_TCP_OFFSET(rx_tlv));
  890. dp_verbose_debug("toeplitz 0x%x", HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_tlv));
  891. dp_verbose_debug("---------------------------------------------------------");
  892. }
  893. /**
  894. * dp_rx_fill_gro_info() - Fill GRO info from RX TLV into skb->cb
  895. * @soc: DP SOC handle
  896. * @rx_tlv: RX TLV received for the msdu
  897. * @msdu: msdu for which GRO info needs to be filled
  898. * @rx_ol_pkt_cnt: counter to be incremented for GRO eligible packets
  899. *
  900. * Return: None
  901. */
  902. static
  903. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  904. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  905. {
  906. if (!wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx))
  907. return;
  908. /* Filling up RX offload info only for TCP packets */
  909. if (!HAL_RX_TLV_GET_TCP_PROTO(rx_tlv))
  910. return;
  911. *rx_ol_pkt_cnt = *rx_ol_pkt_cnt + 1;
  912. QDF_NBUF_CB_RX_LRO_ELIGIBLE(msdu) =
  913. HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_tlv);
  914. QDF_NBUF_CB_RX_TCP_PURE_ACK(msdu) =
  915. HAL_RX_TLV_GET_TCP_PURE_ACK(rx_tlv);
  916. QDF_NBUF_CB_RX_TCP_CHKSUM(msdu) =
  917. hal_rx_tlv_get_tcp_chksum(soc->hal_soc,
  918. rx_tlv);
  919. QDF_NBUF_CB_RX_TCP_SEQ_NUM(msdu) =
  920. HAL_RX_TLV_GET_TCP_SEQ(rx_tlv);
  921. QDF_NBUF_CB_RX_TCP_ACK_NUM(msdu) =
  922. HAL_RX_TLV_GET_TCP_ACK(rx_tlv);
  923. QDF_NBUF_CB_RX_TCP_WIN(msdu) =
  924. HAL_RX_TLV_GET_TCP_WIN(rx_tlv);
  925. QDF_NBUF_CB_RX_TCP_PROTO(msdu) =
  926. HAL_RX_TLV_GET_TCP_PROTO(rx_tlv);
  927. QDF_NBUF_CB_RX_IPV6_PROTO(msdu) =
  928. HAL_RX_TLV_GET_IPV6(rx_tlv);
  929. QDF_NBUF_CB_RX_TCP_OFFSET(msdu) =
  930. HAL_RX_TLV_GET_TCP_OFFSET(rx_tlv);
  931. QDF_NBUF_CB_RX_FLOW_ID(msdu) =
  932. HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_tlv);
  933. dp_rx_print_offload_info(soc, rx_tlv);
  934. }
  935. #else
  936. static void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  937. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  938. {
  939. }
  940. #endif /* RECEIVE_OFFLOAD */
  941. /**
  942. * dp_rx_adjust_nbuf_len() - set appropriate msdu length in nbuf.
  943. *
  944. * @nbuf: pointer to msdu.
  945. * @mpdu_len: mpdu length
  946. *
  947. * Return: returns true if nbuf is last msdu of mpdu else retuns false.
  948. */
  949. static inline bool dp_rx_adjust_nbuf_len(qdf_nbuf_t nbuf, uint16_t *mpdu_len)
  950. {
  951. bool last_nbuf;
  952. if (*mpdu_len > (RX_DATA_BUFFER_SIZE - RX_PKT_TLVS_LEN)) {
  953. qdf_nbuf_set_pktlen(nbuf, RX_DATA_BUFFER_SIZE);
  954. last_nbuf = false;
  955. } else {
  956. qdf_nbuf_set_pktlen(nbuf, (*mpdu_len + RX_PKT_TLVS_LEN));
  957. last_nbuf = true;
  958. }
  959. *mpdu_len -= (RX_DATA_BUFFER_SIZE - RX_PKT_TLVS_LEN);
  960. return last_nbuf;
  961. }
  962. /**
  963. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  964. * multiple nbufs.
  965. * @nbuf: pointer to the first msdu of an amsdu.
  966. *
  967. * This function implements the creation of RX frag_list for cases
  968. * where an MSDU is spread across multiple nbufs.
  969. *
  970. * Return: returns the head nbuf which contains complete frag_list.
  971. */
  972. qdf_nbuf_t dp_rx_sg_create(qdf_nbuf_t nbuf)
  973. {
  974. qdf_nbuf_t parent, frag_list, next = NULL;
  975. uint16_t frag_list_len = 0;
  976. uint16_t mpdu_len;
  977. bool last_nbuf;
  978. /*
  979. * Use msdu len got from REO entry descriptor instead since
  980. * there is case the RX PKT TLV is corrupted while msdu_len
  981. * from REO descriptor is right for non-raw RX scatter msdu.
  982. */
  983. mpdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  984. /*
  985. * this is a case where the complete msdu fits in one single nbuf.
  986. * in this case HW sets both start and end bit and we only need to
  987. * reset these bits for RAW mode simulator to decap the pkt
  988. */
  989. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  990. qdf_nbuf_is_rx_chfrag_end(nbuf)) {
  991. qdf_nbuf_set_pktlen(nbuf, mpdu_len + RX_PKT_TLVS_LEN);
  992. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  993. return nbuf;
  994. }
  995. /*
  996. * This is a case where we have multiple msdus (A-MSDU) spread across
  997. * multiple nbufs. here we create a fraglist out of these nbufs.
  998. *
  999. * the moment we encounter a nbuf with continuation bit set we
  1000. * know for sure we have an MSDU which is spread across multiple
  1001. * nbufs. We loop through and reap nbufs till we reach last nbuf.
  1002. */
  1003. parent = nbuf;
  1004. frag_list = nbuf->next;
  1005. nbuf = nbuf->next;
  1006. /*
  1007. * set the start bit in the first nbuf we encounter with continuation
  1008. * bit set. This has the proper mpdu length set as it is the first
  1009. * msdu of the mpdu. this becomes the parent nbuf and the subsequent
  1010. * nbufs will form the frag_list of the parent nbuf.
  1011. */
  1012. qdf_nbuf_set_rx_chfrag_start(parent, 1);
  1013. last_nbuf = dp_rx_adjust_nbuf_len(parent, &mpdu_len);
  1014. /*
  1015. * this is where we set the length of the fragments which are
  1016. * associated to the parent nbuf. We iterate through the frag_list
  1017. * till we hit the last_nbuf of the list.
  1018. */
  1019. do {
  1020. last_nbuf = dp_rx_adjust_nbuf_len(nbuf, &mpdu_len);
  1021. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  1022. frag_list_len += qdf_nbuf_len(nbuf);
  1023. if (last_nbuf) {
  1024. next = nbuf->next;
  1025. nbuf->next = NULL;
  1026. break;
  1027. }
  1028. nbuf = nbuf->next;
  1029. } while (!last_nbuf);
  1030. qdf_nbuf_set_rx_chfrag_start(nbuf, 0);
  1031. qdf_nbuf_append_ext_list(parent, frag_list, frag_list_len);
  1032. parent->next = next;
  1033. qdf_nbuf_pull_head(parent, RX_PKT_TLVS_LEN);
  1034. return parent;
  1035. }
  1036. #ifdef QCA_PEER_EXT_STATS
  1037. /*
  1038. * dp_rx_compute_tid_delay - Computer per TID delay stats
  1039. * @peer: DP soc context
  1040. * @nbuf: NBuffer
  1041. *
  1042. * Return: Void
  1043. */
  1044. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1045. qdf_nbuf_t nbuf)
  1046. {
  1047. struct cdp_delay_rx_stats *rx_delay = &stats->rx_delay;
  1048. uint32_t to_stack = qdf_nbuf_get_timedelta_ms(nbuf);
  1049. dp_hist_update_stats(&rx_delay->to_stack_delay, to_stack);
  1050. }
  1051. #endif /* QCA_PEER_EXT_STATS */
  1052. /**
  1053. * dp_rx_compute_delay() - Compute and fill in all timestamps
  1054. * to pass in correct fields
  1055. *
  1056. * @vdev: pdev handle
  1057. * @tx_desc: tx descriptor
  1058. * @tid: tid value
  1059. * Return: none
  1060. */
  1061. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  1062. {
  1063. uint8_t ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  1064. int64_t current_ts = qdf_ktime_to_ms(qdf_ktime_get());
  1065. uint32_t to_stack = qdf_nbuf_get_timedelta_ms(nbuf);
  1066. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1067. uint32_t interframe_delay =
  1068. (uint32_t)(current_ts - vdev->prev_rx_deliver_tstamp);
  1069. dp_update_delay_stats(vdev->pdev, to_stack, tid,
  1070. CDP_DELAY_STATS_REAP_STACK, ring_id);
  1071. /*
  1072. * Update interframe delay stats calculated at deliver_data_ol point.
  1073. * Value of vdev->prev_rx_deliver_tstamp will be 0 for 1st frame, so
  1074. * interframe delay will not be calculate correctly for 1st frame.
  1075. * On the other side, this will help in avoiding extra per packet check
  1076. * of vdev->prev_rx_deliver_tstamp.
  1077. */
  1078. dp_update_delay_stats(vdev->pdev, interframe_delay, tid,
  1079. CDP_DELAY_STATS_RX_INTERFRAME, ring_id);
  1080. vdev->prev_rx_deliver_tstamp = current_ts;
  1081. }
  1082. /**
  1083. * dp_rx_drop_nbuf_list() - drop an nbuf list
  1084. * @pdev: dp pdev reference
  1085. * @buf_list: buffer list to be dropepd
  1086. *
  1087. * Return: int (number of bufs dropped)
  1088. */
  1089. static inline int dp_rx_drop_nbuf_list(struct dp_pdev *pdev,
  1090. qdf_nbuf_t buf_list)
  1091. {
  1092. struct cdp_tid_rx_stats *stats = NULL;
  1093. uint8_t tid = 0, ring_id = 0;
  1094. int num_dropped = 0;
  1095. qdf_nbuf_t buf, next_buf;
  1096. buf = buf_list;
  1097. while (buf) {
  1098. ring_id = QDF_NBUF_CB_RX_CTX_ID(buf);
  1099. next_buf = qdf_nbuf_queue_next(buf);
  1100. tid = qdf_nbuf_get_tid_val(buf);
  1101. if (qdf_likely(pdev)) {
  1102. stats = &pdev->stats.tid_stats.tid_rx_stats[ring_id][tid];
  1103. stats->fail_cnt[INVALID_PEER_VDEV]++;
  1104. stats->delivered_to_stack--;
  1105. }
  1106. qdf_nbuf_free(buf);
  1107. buf = next_buf;
  1108. num_dropped++;
  1109. }
  1110. return num_dropped;
  1111. }
  1112. #ifdef PEER_CACHE_RX_PKTS
  1113. /**
  1114. * dp_rx_flush_rx_cached() - flush cached rx frames
  1115. * @peer: peer
  1116. * @drop: flag to drop frames or forward to net stack
  1117. *
  1118. * Return: None
  1119. */
  1120. void dp_rx_flush_rx_cached(struct dp_peer *peer, bool drop)
  1121. {
  1122. struct dp_peer_cached_bufq *bufqi;
  1123. struct dp_rx_cached_buf *cache_buf = NULL;
  1124. ol_txrx_rx_fp data_rx = NULL;
  1125. int num_buff_elem;
  1126. QDF_STATUS status;
  1127. if (qdf_atomic_inc_return(&peer->flush_in_progress) > 1) {
  1128. qdf_atomic_dec(&peer->flush_in_progress);
  1129. return;
  1130. }
  1131. qdf_spin_lock_bh(&peer->peer_info_lock);
  1132. if (peer->state >= OL_TXRX_PEER_STATE_CONN && peer->vdev->osif_rx)
  1133. data_rx = peer->vdev->osif_rx;
  1134. else
  1135. drop = true;
  1136. qdf_spin_unlock_bh(&peer->peer_info_lock);
  1137. bufqi = &peer->bufq_info;
  1138. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1139. qdf_list_remove_front(&bufqi->cached_bufq,
  1140. (qdf_list_node_t **)&cache_buf);
  1141. while (cache_buf) {
  1142. num_buff_elem = QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(
  1143. cache_buf->buf);
  1144. bufqi->entries -= num_buff_elem;
  1145. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1146. if (drop) {
  1147. bufqi->dropped = dp_rx_drop_nbuf_list(peer->vdev->pdev,
  1148. cache_buf->buf);
  1149. } else {
  1150. /* Flush the cached frames to OSIF DEV */
  1151. status = data_rx(peer->vdev->osif_vdev, cache_buf->buf);
  1152. if (status != QDF_STATUS_SUCCESS)
  1153. bufqi->dropped = dp_rx_drop_nbuf_list(
  1154. peer->vdev->pdev,
  1155. cache_buf->buf);
  1156. }
  1157. qdf_mem_free(cache_buf);
  1158. cache_buf = NULL;
  1159. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1160. qdf_list_remove_front(&bufqi->cached_bufq,
  1161. (qdf_list_node_t **)&cache_buf);
  1162. }
  1163. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1164. qdf_atomic_dec(&peer->flush_in_progress);
  1165. }
  1166. /**
  1167. * dp_rx_enqueue_rx() - cache rx frames
  1168. * @peer: peer
  1169. * @rx_buf_list: cache buffer list
  1170. *
  1171. * Return: None
  1172. */
  1173. static QDF_STATUS
  1174. dp_rx_enqueue_rx(struct dp_peer *peer, qdf_nbuf_t rx_buf_list)
  1175. {
  1176. struct dp_rx_cached_buf *cache_buf;
  1177. struct dp_peer_cached_bufq *bufqi = &peer->bufq_info;
  1178. int num_buff_elem;
  1179. dp_debug_rl("bufq->curr %d bufq->drops %d", bufqi->entries,
  1180. bufqi->dropped);
  1181. if (!peer->valid) {
  1182. bufqi->dropped = dp_rx_drop_nbuf_list(peer->vdev->pdev,
  1183. rx_buf_list);
  1184. return QDF_STATUS_E_INVAL;
  1185. }
  1186. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1187. if (bufqi->entries >= bufqi->thresh) {
  1188. bufqi->dropped = dp_rx_drop_nbuf_list(peer->vdev->pdev,
  1189. rx_buf_list);
  1190. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1191. return QDF_STATUS_E_RESOURCES;
  1192. }
  1193. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1194. num_buff_elem = QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(rx_buf_list);
  1195. cache_buf = qdf_mem_malloc_atomic(sizeof(*cache_buf));
  1196. if (!cache_buf) {
  1197. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1198. "Failed to allocate buf to cache rx frames");
  1199. bufqi->dropped = dp_rx_drop_nbuf_list(peer->vdev->pdev,
  1200. rx_buf_list);
  1201. return QDF_STATUS_E_NOMEM;
  1202. }
  1203. cache_buf->buf = rx_buf_list;
  1204. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1205. qdf_list_insert_back(&bufqi->cached_bufq,
  1206. &cache_buf->node);
  1207. bufqi->entries += num_buff_elem;
  1208. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1209. return QDF_STATUS_SUCCESS;
  1210. }
  1211. static inline
  1212. bool dp_rx_is_peer_cache_bufq_supported(void)
  1213. {
  1214. return true;
  1215. }
  1216. #else
  1217. static inline
  1218. bool dp_rx_is_peer_cache_bufq_supported(void)
  1219. {
  1220. return false;
  1221. }
  1222. static inline QDF_STATUS
  1223. dp_rx_enqueue_rx(struct dp_peer *peer, qdf_nbuf_t rx_buf_list)
  1224. {
  1225. return QDF_STATUS_SUCCESS;
  1226. }
  1227. #endif
  1228. #ifndef DELIVERY_TO_STACK_STATUS_CHECK
  1229. /**
  1230. * dp_rx_check_delivery_to_stack() - Deliver pkts to network
  1231. * using the appropriate call back functions.
  1232. * @soc: soc
  1233. * @vdev: vdev
  1234. * @peer: peer
  1235. * @nbuf_head: skb list head
  1236. * @nbuf_tail: skb list tail
  1237. *
  1238. * Return: None
  1239. */
  1240. static void dp_rx_check_delivery_to_stack(struct dp_soc *soc,
  1241. struct dp_vdev *vdev,
  1242. struct dp_peer *peer,
  1243. qdf_nbuf_t nbuf_head)
  1244. {
  1245. /* Function pointer initialized only when FISA is enabled */
  1246. if (vdev->osif_fisa_rx)
  1247. /* on failure send it via regular path */
  1248. vdev->osif_fisa_rx(soc, vdev, nbuf_head);
  1249. else
  1250. vdev->osif_rx(vdev->osif_vdev, nbuf_head);
  1251. }
  1252. #else
  1253. /**
  1254. * dp_rx_check_delivery_to_stack() - Deliver pkts to network
  1255. * using the appropriate call back functions.
  1256. * @soc: soc
  1257. * @vdev: vdev
  1258. * @peer: peer
  1259. * @nbuf_head: skb list head
  1260. * @nbuf_tail: skb list tail
  1261. *
  1262. * Check the return status of the call back function and drop
  1263. * the packets if the return status indicates a failure.
  1264. *
  1265. * Return: None
  1266. */
  1267. static void dp_rx_check_delivery_to_stack(struct dp_soc *soc,
  1268. struct dp_vdev *vdev,
  1269. struct dp_peer *peer,
  1270. qdf_nbuf_t nbuf_head)
  1271. {
  1272. int num_nbuf = 0;
  1273. QDF_STATUS ret_val = QDF_STATUS_E_FAILURE;
  1274. /* Function pointer initialized only when FISA is enabled */
  1275. if (vdev->osif_fisa_rx)
  1276. /* on failure send it via regular path */
  1277. ret_val = vdev->osif_fisa_rx(soc, vdev, nbuf_head);
  1278. else if (vdev->osif_rx)
  1279. ret_val = vdev->osif_rx(vdev->osif_vdev, nbuf_head);
  1280. if (!QDF_IS_STATUS_SUCCESS(ret_val)) {
  1281. num_nbuf = dp_rx_drop_nbuf_list(vdev->pdev, nbuf_head);
  1282. DP_STATS_INC(soc, rx.err.rejected, num_nbuf);
  1283. if (peer)
  1284. DP_STATS_DEC(peer, rx.to_stack.num, num_nbuf);
  1285. }
  1286. }
  1287. #endif /* ifdef DELIVERY_TO_STACK_STATUS_CHECK */
  1288. void dp_rx_deliver_to_stack(struct dp_soc *soc,
  1289. struct dp_vdev *vdev,
  1290. struct dp_peer *peer,
  1291. qdf_nbuf_t nbuf_head,
  1292. qdf_nbuf_t nbuf_tail)
  1293. {
  1294. int num_nbuf = 0;
  1295. if (qdf_unlikely(!vdev || vdev->delete.pending)) {
  1296. num_nbuf = dp_rx_drop_nbuf_list(NULL, nbuf_head);
  1297. /*
  1298. * This is a special case where vdev is invalid,
  1299. * so we cannot know the pdev to which this packet
  1300. * belonged. Hence we update the soc rx error stats.
  1301. */
  1302. DP_STATS_INC(soc, rx.err.invalid_vdev, num_nbuf);
  1303. return;
  1304. }
  1305. /*
  1306. * highly unlikely to have a vdev without a registered rx
  1307. * callback function. if so let us free the nbuf_list.
  1308. */
  1309. if (qdf_unlikely(!vdev->osif_rx)) {
  1310. if (peer && dp_rx_is_peer_cache_bufq_supported()) {
  1311. dp_rx_enqueue_rx(peer, nbuf_head);
  1312. } else {
  1313. num_nbuf = dp_rx_drop_nbuf_list(vdev->pdev,
  1314. nbuf_head);
  1315. DP_STATS_DEC(peer, rx.to_stack.num, num_nbuf);
  1316. }
  1317. return;
  1318. }
  1319. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw) ||
  1320. (vdev->rx_decap_type == htt_cmn_pkt_type_native_wifi)) {
  1321. vdev->osif_rsim_rx_decap(vdev->osif_vdev, &nbuf_head,
  1322. &nbuf_tail, peer->mac_addr.raw);
  1323. }
  1324. dp_rx_check_delivery_to_stack(soc, vdev, peer, nbuf_head);
  1325. }
  1326. /**
  1327. * dp_rx_cksum_offload() - set the nbuf checksum as defined by hardware.
  1328. * @nbuf: pointer to the first msdu of an amsdu.
  1329. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  1330. *
  1331. * The ipsumed field of the skb is set based on whether HW validated the
  1332. * IP/TCP/UDP checksum.
  1333. *
  1334. * Return: void
  1335. */
  1336. static inline void dp_rx_cksum_offload(struct dp_pdev *pdev,
  1337. qdf_nbuf_t nbuf,
  1338. uint8_t *rx_tlv_hdr)
  1339. {
  1340. qdf_nbuf_rx_cksum_t cksum = {0};
  1341. bool ip_csum_err = hal_rx_attn_ip_cksum_fail_get(rx_tlv_hdr);
  1342. bool tcp_udp_csum_er = hal_rx_attn_tcp_udp_cksum_fail_get(rx_tlv_hdr);
  1343. if (qdf_likely(!ip_csum_err && !tcp_udp_csum_er)) {
  1344. cksum.l4_result = QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  1345. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  1346. } else {
  1347. DP_STATS_INCC(pdev, err.ip_csum_err, 1, ip_csum_err);
  1348. DP_STATS_INCC(pdev, err.tcp_udp_csum_err, 1, tcp_udp_csum_er);
  1349. }
  1350. }
  1351. #ifdef VDEV_PEER_PROTOCOL_COUNT
  1352. #define dp_rx_msdu_stats_update_prot_cnts(vdev_hdl, nbuf, peer) \
  1353. { \
  1354. qdf_nbuf_t nbuf_local; \
  1355. struct dp_peer *peer_local; \
  1356. struct dp_vdev *vdev_local = vdev_hdl; \
  1357. do { \
  1358. if (qdf_likely(!((vdev_local)->peer_protocol_count_track))) \
  1359. break; \
  1360. nbuf_local = nbuf; \
  1361. peer_local = peer; \
  1362. if (qdf_unlikely(qdf_nbuf_is_frag((nbuf_local)))) \
  1363. break; \
  1364. else if (qdf_unlikely(qdf_nbuf_is_raw_frame((nbuf_local)))) \
  1365. break; \
  1366. dp_vdev_peer_stats_update_protocol_cnt((vdev_local), \
  1367. (nbuf_local), \
  1368. (peer_local), 0, 1); \
  1369. } while (0); \
  1370. }
  1371. #else
  1372. #define dp_rx_msdu_stats_update_prot_cnts(vdev_hdl, nbuf, peer)
  1373. #endif
  1374. /**
  1375. * dp_rx_msdu_stats_update() - update per msdu stats.
  1376. * @soc: core txrx main context
  1377. * @nbuf: pointer to the first msdu of an amsdu.
  1378. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  1379. * @peer: pointer to the peer object.
  1380. * @ring_id: reo dest ring number on which pkt is reaped.
  1381. * @tid_stats: per tid rx stats.
  1382. *
  1383. * update all the per msdu stats for that nbuf.
  1384. * Return: void
  1385. */
  1386. static void dp_rx_msdu_stats_update(struct dp_soc *soc,
  1387. qdf_nbuf_t nbuf,
  1388. uint8_t *rx_tlv_hdr,
  1389. struct dp_peer *peer,
  1390. uint8_t ring_id,
  1391. struct cdp_tid_rx_stats *tid_stats)
  1392. {
  1393. bool is_ampdu, is_not_amsdu;
  1394. uint32_t sgi, mcs, tid, nss, bw, reception_type, pkt_type;
  1395. struct dp_vdev *vdev = peer->vdev;
  1396. qdf_ether_header_t *eh;
  1397. uint16_t msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  1398. dp_rx_msdu_stats_update_prot_cnts(vdev, nbuf, peer);
  1399. is_not_amsdu = qdf_nbuf_is_rx_chfrag_start(nbuf) &
  1400. qdf_nbuf_is_rx_chfrag_end(nbuf);
  1401. DP_STATS_INC_PKT(peer, rx.rcvd_reo[ring_id], 1, msdu_len);
  1402. DP_STATS_INCC(peer, rx.non_amsdu_cnt, 1, is_not_amsdu);
  1403. DP_STATS_INCC(peer, rx.amsdu_cnt, 1, !is_not_amsdu);
  1404. DP_STATS_INCC(peer, rx.rx_retries, 1, qdf_nbuf_is_rx_retry_flag(nbuf));
  1405. tid_stats->msdu_cnt++;
  1406. if (qdf_unlikely(qdf_nbuf_is_da_mcbc(nbuf) &&
  1407. (vdev->rx_decap_type == htt_cmn_pkt_type_ethernet))) {
  1408. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1409. DP_STATS_INC_PKT(peer, rx.multicast, 1, msdu_len);
  1410. tid_stats->mcast_msdu_cnt++;
  1411. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost)) {
  1412. DP_STATS_INC_PKT(peer, rx.bcast, 1, msdu_len);
  1413. tid_stats->bcast_msdu_cnt++;
  1414. }
  1415. }
  1416. /*
  1417. * currently we can return from here as we have similar stats
  1418. * updated at per ppdu level instead of msdu level
  1419. */
  1420. if (!soc->process_rx_status)
  1421. return;
  1422. is_ampdu = hal_rx_mpdu_info_ampdu_flag_get(rx_tlv_hdr);
  1423. DP_STATS_INCC(peer, rx.ampdu_cnt, 1, is_ampdu);
  1424. DP_STATS_INCC(peer, rx.non_ampdu_cnt, 1, !(is_ampdu));
  1425. sgi = hal_rx_msdu_start_sgi_get(rx_tlv_hdr);
  1426. mcs = hal_rx_msdu_start_rate_mcs_get(rx_tlv_hdr);
  1427. tid = qdf_nbuf_get_tid_val(nbuf);
  1428. bw = hal_rx_msdu_start_bw_get(rx_tlv_hdr);
  1429. reception_type = hal_rx_msdu_start_reception_type_get(soc->hal_soc,
  1430. rx_tlv_hdr);
  1431. nss = hal_rx_msdu_start_nss_get(soc->hal_soc, rx_tlv_hdr);
  1432. pkt_type = hal_rx_msdu_start_get_pkt_type(rx_tlv_hdr);
  1433. DP_STATS_INCC(peer, rx.rx_mpdu_cnt[mcs], 1,
  1434. ((mcs < MAX_MCS) && QDF_NBUF_CB_RX_CHFRAG_START(nbuf)));
  1435. DP_STATS_INCC(peer, rx.rx_mpdu_cnt[MAX_MCS - 1], 1,
  1436. ((mcs >= MAX_MCS) && QDF_NBUF_CB_RX_CHFRAG_START(nbuf)));
  1437. DP_STATS_INC(peer, rx.bw[bw], 1);
  1438. /*
  1439. * only if nss > 0 and pkt_type is 11N/AC/AX,
  1440. * then increase index [nss - 1] in array counter.
  1441. */
  1442. if (nss > 0 && (pkt_type == DOT11_N ||
  1443. pkt_type == DOT11_AC ||
  1444. pkt_type == DOT11_AX))
  1445. DP_STATS_INC(peer, rx.nss[nss - 1], 1);
  1446. DP_STATS_INC(peer, rx.sgi_count[sgi], 1);
  1447. DP_STATS_INCC(peer, rx.err.mic_err, 1,
  1448. hal_rx_mpdu_end_mic_err_get(rx_tlv_hdr));
  1449. DP_STATS_INCC(peer, rx.err.decrypt_err, 1,
  1450. hal_rx_mpdu_end_decrypt_err_get(rx_tlv_hdr));
  1451. DP_STATS_INC(peer, rx.wme_ac_type[TID_TO_WME_AC(tid)], 1);
  1452. DP_STATS_INC(peer, rx.reception_type[reception_type], 1);
  1453. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  1454. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_A)));
  1455. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1456. ((mcs <= MAX_MCS_11A) && (pkt_type == DOT11_A)));
  1457. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  1458. ((mcs >= MAX_MCS_11B) && (pkt_type == DOT11_B)));
  1459. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1460. ((mcs <= MAX_MCS_11B) && (pkt_type == DOT11_B)));
  1461. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  1462. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_N)));
  1463. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1464. ((mcs <= MAX_MCS_11A) && (pkt_type == DOT11_N)));
  1465. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  1466. ((mcs >= MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  1467. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1468. ((mcs <= MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  1469. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  1470. ((mcs >= MAX_MCS) && (pkt_type == DOT11_AX)));
  1471. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1472. ((mcs < MAX_MCS) && (pkt_type == DOT11_AX)));
  1473. if ((soc->process_rx_status) &&
  1474. hal_rx_attn_first_mpdu_get(rx_tlv_hdr)) {
  1475. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  1476. if (!vdev->pdev)
  1477. return;
  1478. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  1479. &peer->stats, peer->peer_id,
  1480. UPDATE_PEER_STATS,
  1481. vdev->pdev->pdev_id);
  1482. #endif
  1483. }
  1484. }
  1485. static inline bool is_sa_da_idx_valid(struct dp_soc *soc,
  1486. uint8_t *rx_tlv_hdr,
  1487. qdf_nbuf_t nbuf,
  1488. struct hal_rx_msdu_metadata msdu_info)
  1489. {
  1490. if ((qdf_nbuf_is_sa_valid(nbuf) &&
  1491. (msdu_info.sa_idx > wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) ||
  1492. (!qdf_nbuf_is_da_mcbc(nbuf) &&
  1493. qdf_nbuf_is_da_valid(nbuf) &&
  1494. (msdu_info.da_idx > wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))))
  1495. return false;
  1496. return true;
  1497. }
  1498. #ifndef WDS_VENDOR_EXTENSION
  1499. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr,
  1500. struct dp_vdev *vdev,
  1501. struct dp_peer *peer)
  1502. {
  1503. return 1;
  1504. }
  1505. #endif
  1506. #ifdef RX_DESC_DEBUG_CHECK
  1507. /**
  1508. * dp_rx_desc_nbuf_sanity_check - Add sanity check to catch REO rx_desc paddr
  1509. * corruption
  1510. *
  1511. * @ring_desc: REO ring descriptor
  1512. * @rx_desc: Rx descriptor
  1513. *
  1514. * Return: NONE
  1515. */
  1516. static inline
  1517. void dp_rx_desc_nbuf_sanity_check(hal_ring_desc_t ring_desc,
  1518. struct dp_rx_desc *rx_desc)
  1519. {
  1520. struct hal_buf_info hbi;
  1521. hal_rx_reo_buf_paddr_get(ring_desc, &hbi);
  1522. /* Sanity check for possible buffer paddr corruption */
  1523. qdf_assert_always((&hbi)->paddr ==
  1524. qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0));
  1525. }
  1526. #else
  1527. static inline
  1528. void dp_rx_desc_nbuf_sanity_check(hal_ring_desc_t ring_desc,
  1529. struct dp_rx_desc *rx_desc)
  1530. {
  1531. }
  1532. #endif
  1533. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  1534. static inline
  1535. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped)
  1536. {
  1537. bool limit_hit = false;
  1538. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  1539. limit_hit =
  1540. (num_reaped >= cfg->rx_reap_loop_pkt_limit) ? true : false;
  1541. if (limit_hit)
  1542. DP_STATS_INC(soc, rx.reap_loop_pkt_limit_hit, 1)
  1543. return limit_hit;
  1544. }
  1545. static inline bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1546. {
  1547. return soc->wlan_cfg_ctx->rx_enable_eol_data_check;
  1548. }
  1549. #else
  1550. static inline
  1551. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped)
  1552. {
  1553. return false;
  1554. }
  1555. static inline bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1556. {
  1557. return false;
  1558. }
  1559. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  1560. #ifdef DP_RX_PKT_NO_PEER_DELIVER
  1561. /**
  1562. * dp_rx_deliver_to_stack_no_peer() - try deliver rx data even if
  1563. * no corresbonding peer found
  1564. * @soc: core txrx main context
  1565. * @nbuf: pkt skb pointer
  1566. *
  1567. * This function will try to deliver some RX special frames to stack
  1568. * even there is no peer matched found. for instance, LFR case, some
  1569. * eapol data will be sent to host before peer_map done.
  1570. *
  1571. * Return: None
  1572. */
  1573. static
  1574. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1575. {
  1576. uint16_t peer_id;
  1577. uint8_t vdev_id;
  1578. struct dp_vdev *vdev;
  1579. uint32_t l2_hdr_offset = 0;
  1580. uint16_t msdu_len = 0;
  1581. uint32_t pkt_len = 0;
  1582. uint8_t *rx_tlv_hdr;
  1583. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  1584. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  1585. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  1586. if (peer_id > soc->max_peers)
  1587. goto deliver_fail;
  1588. vdev_id = QDF_NBUF_CB_RX_VDEV_ID(nbuf);
  1589. vdev = dp_get_vdev_from_soc_vdev_id_wifi3(soc, vdev_id);
  1590. if (!vdev || vdev->delete.pending || !vdev->osif_rx)
  1591. goto deliver_fail;
  1592. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf)))
  1593. goto deliver_fail;
  1594. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  1595. l2_hdr_offset =
  1596. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  1597. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  1598. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  1599. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  1600. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1601. qdf_nbuf_pull_head(nbuf,
  1602. RX_PKT_TLVS_LEN +
  1603. l2_hdr_offset);
  1604. if (dp_rx_is_special_frame(nbuf, frame_mask)) {
  1605. qdf_nbuf_set_exc_frame(nbuf, 1);
  1606. if (QDF_STATUS_SUCCESS !=
  1607. vdev->osif_rx(vdev->osif_vdev, nbuf))
  1608. goto deliver_fail;
  1609. DP_STATS_INC(soc, rx.err.pkt_delivered_no_peer, 1);
  1610. return;
  1611. }
  1612. deliver_fail:
  1613. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1614. QDF_NBUF_CB_RX_PKT_LEN(nbuf));
  1615. qdf_nbuf_free(nbuf);
  1616. }
  1617. #else
  1618. static inline
  1619. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1620. {
  1621. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1622. QDF_NBUF_CB_RX_PKT_LEN(nbuf));
  1623. qdf_nbuf_free(nbuf);
  1624. }
  1625. #endif
  1626. /**
  1627. * dp_rx_srng_get_num_pending() - get number of pending entries
  1628. * @hal_soc: hal soc opaque pointer
  1629. * @hal_ring: opaque pointer to the HAL Rx Ring
  1630. * @num_entries: number of entries in the hal_ring.
  1631. * @near_full: pointer to a boolean. This is set if ring is near full.
  1632. *
  1633. * The function returns the number of entries in a destination ring which are
  1634. * yet to be reaped. The function also checks if the ring is near full.
  1635. * If more than half of the ring needs to be reaped, the ring is considered
  1636. * approaching full.
  1637. * The function useses hal_srng_dst_num_valid_locked to get the number of valid
  1638. * entries. It should not be called within a SRNG lock. HW pointer value is
  1639. * synced into cached_hp.
  1640. *
  1641. * Return: Number of pending entries if any
  1642. */
  1643. static
  1644. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  1645. hal_ring_handle_t hal_ring_hdl,
  1646. uint32_t num_entries,
  1647. bool *near_full)
  1648. {
  1649. uint32_t num_pending = 0;
  1650. num_pending = hal_srng_dst_num_valid_locked(hal_soc,
  1651. hal_ring_hdl,
  1652. true);
  1653. if (num_entries && (num_pending >= num_entries >> 1))
  1654. *near_full = true;
  1655. else
  1656. *near_full = false;
  1657. return num_pending;
  1658. }
  1659. #ifdef WLAN_SUPPORT_RX_FISA
  1660. void dp_rx_skip_tlvs(qdf_nbuf_t nbuf, uint32_t l3_padding)
  1661. {
  1662. QDF_NBUF_CB_RX_PACKET_L3_HDR_PAD(nbuf) = l3_padding;
  1663. qdf_nbuf_pull_head(nbuf, l3_padding + RX_PKT_TLVS_LEN);
  1664. }
  1665. /**
  1666. * dp_rx_set_hdr_pad() - set l3 padding in nbuf cb
  1667. * @nbuf: pkt skb pointer
  1668. * @l3_padding: l3 padding
  1669. *
  1670. * Return: None
  1671. */
  1672. static inline
  1673. void dp_rx_set_hdr_pad(qdf_nbuf_t nbuf, uint32_t l3_padding)
  1674. {
  1675. QDF_NBUF_CB_RX_PACKET_L3_HDR_PAD(nbuf) = l3_padding;
  1676. }
  1677. #else
  1678. void dp_rx_skip_tlvs(qdf_nbuf_t nbuf, uint32_t l3_padding)
  1679. {
  1680. qdf_nbuf_pull_head(nbuf, l3_padding + RX_PKT_TLVS_LEN);
  1681. }
  1682. static inline
  1683. void dp_rx_set_hdr_pad(qdf_nbuf_t nbuf, uint32_t l3_padding)
  1684. {
  1685. }
  1686. #endif
  1687. #ifdef DP_RX_DROP_RAW_FRM
  1688. /**
  1689. * dp_rx_is_raw_frame_dropped() - if raw frame nbuf, free and drop
  1690. * @nbuf: pkt skb pointer
  1691. *
  1692. * Return: true - raw frame, dropped
  1693. * false - not raw frame, do nothing
  1694. */
  1695. static inline
  1696. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  1697. {
  1698. if (qdf_nbuf_is_raw_frame(nbuf)) {
  1699. qdf_nbuf_free(nbuf);
  1700. return true;
  1701. }
  1702. return false;
  1703. }
  1704. #else
  1705. static inline
  1706. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  1707. {
  1708. return false;
  1709. }
  1710. #endif
  1711. /**
  1712. * dp_rx_process() - Brain of the Rx processing functionality
  1713. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  1714. * @int_ctx: per interrupt context
  1715. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1716. * @reo_ring_num: ring number (0, 1, 2 or 3) of the reo ring.
  1717. * @quota: No. of units (packets) that can be serviced in one shot.
  1718. *
  1719. * This function implements the core of Rx functionality. This is
  1720. * expected to handle only non-error frames.
  1721. *
  1722. * Return: uint32_t: No. of elements processed
  1723. */
  1724. uint32_t dp_rx_process(struct dp_intr *int_ctx, hal_ring_handle_t hal_ring_hdl,
  1725. uint8_t reo_ring_num, uint32_t quota)
  1726. {
  1727. hal_ring_desc_t ring_desc;
  1728. hal_soc_handle_t hal_soc;
  1729. struct dp_rx_desc *rx_desc = NULL;
  1730. qdf_nbuf_t nbuf, next;
  1731. bool near_full;
  1732. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT];
  1733. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT];
  1734. uint32_t num_pending;
  1735. uint32_t rx_bufs_used = 0, rx_buf_cookie;
  1736. uint16_t msdu_len = 0;
  1737. uint16_t peer_id;
  1738. uint8_t vdev_id;
  1739. struct dp_peer *peer;
  1740. struct dp_vdev *vdev;
  1741. uint32_t pkt_len = 0;
  1742. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1743. struct hal_rx_msdu_desc_info msdu_desc_info;
  1744. enum hal_reo_error_status error;
  1745. uint32_t peer_mdata;
  1746. uint8_t *rx_tlv_hdr;
  1747. uint32_t rx_bufs_reaped[MAX_PDEV_CNT];
  1748. uint8_t mac_id = 0;
  1749. struct dp_pdev *rx_pdev;
  1750. struct dp_srng *dp_rxdma_srng;
  1751. struct rx_desc_pool *rx_desc_pool;
  1752. struct dp_soc *soc = int_ctx->soc;
  1753. uint8_t ring_id = 0;
  1754. uint8_t core_id = 0;
  1755. struct cdp_tid_rx_stats *tid_stats;
  1756. qdf_nbuf_t nbuf_head;
  1757. qdf_nbuf_t nbuf_tail;
  1758. qdf_nbuf_t deliver_list_head;
  1759. qdf_nbuf_t deliver_list_tail;
  1760. uint32_t num_rx_bufs_reaped = 0;
  1761. uint32_t intr_id;
  1762. struct hif_opaque_softc *scn;
  1763. int32_t tid = 0;
  1764. bool is_prev_msdu_last = true;
  1765. uint32_t num_entries_avail = 0;
  1766. uint32_t rx_ol_pkt_cnt = 0;
  1767. uint32_t num_entries = 0;
  1768. struct hal_rx_msdu_metadata msdu_metadata;
  1769. QDF_STATUS status;
  1770. DP_HIST_INIT();
  1771. qdf_assert_always(soc && hal_ring_hdl);
  1772. hal_soc = soc->hal_soc;
  1773. qdf_assert_always(hal_soc);
  1774. scn = soc->hif_handle;
  1775. hif_pm_runtime_mark_dp_rx_busy(scn);
  1776. intr_id = int_ctx->dp_intr_id;
  1777. num_entries = hal_srng_get_num_entries(hal_soc, hal_ring_hdl);
  1778. more_data:
  1779. /* reset local variables here to be re-used in the function */
  1780. nbuf_head = NULL;
  1781. nbuf_tail = NULL;
  1782. deliver_list_head = NULL;
  1783. deliver_list_tail = NULL;
  1784. peer = NULL;
  1785. vdev = NULL;
  1786. num_rx_bufs_reaped = 0;
  1787. qdf_mem_zero(rx_bufs_reaped, sizeof(rx_bufs_reaped));
  1788. qdf_mem_zero(&mpdu_desc_info, sizeof(mpdu_desc_info));
  1789. qdf_mem_zero(&msdu_desc_info, sizeof(msdu_desc_info));
  1790. qdf_mem_zero(head, sizeof(head));
  1791. qdf_mem_zero(tail, sizeof(tail));
  1792. if (qdf_unlikely(dp_rx_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1793. /*
  1794. * Need API to convert from hal_ring pointer to
  1795. * Ring Type / Ring Id combo
  1796. */
  1797. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1798. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1799. FL("HAL RING Access Failed -- %pK"), hal_ring_hdl);
  1800. goto done;
  1801. }
  1802. /*
  1803. * start reaping the buffers from reo ring and queue
  1804. * them in per vdev queue.
  1805. * Process the received pkts in a different per vdev loop.
  1806. */
  1807. while (qdf_likely(quota &&
  1808. (ring_desc = hal_srng_dst_peek(hal_soc,
  1809. hal_ring_hdl)))) {
  1810. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  1811. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  1812. if (qdf_unlikely(error == HAL_REO_ERROR_DETECTED)) {
  1813. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1814. FL("HAL RING 0x%pK:error %d"), hal_ring_hdl, error);
  1815. DP_STATS_INC(soc, rx.err.hal_reo_error[ring_id], 1);
  1816. /* Don't know how to deal with this -- assert */
  1817. qdf_assert(0);
  1818. }
  1819. rx_buf_cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  1820. status = dp_rx_cookie_check_and_invalidate(ring_desc);
  1821. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status)))
  1822. break;
  1823. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  1824. status = dp_rx_desc_sanity(soc, hal_soc, hal_ring_hdl,
  1825. ring_desc, rx_desc);
  1826. if (QDF_IS_STATUS_ERROR(status)) {
  1827. if (qdf_unlikely(rx_desc && rx_desc->nbuf)) {
  1828. qdf_assert_always(rx_desc->unmapped);
  1829. qdf_nbuf_unmap_nbytes_single(
  1830. soc->osdev,
  1831. rx_desc->nbuf,
  1832. QDF_DMA_FROM_DEVICE,
  1833. RX_DATA_BUFFER_SIZE);
  1834. rx_desc->unmapped = 1;
  1835. qdf_nbuf_free(rx_desc->nbuf);
  1836. dp_rx_add_to_free_desc_list(
  1837. &head[rx_desc->pool_id],
  1838. &tail[rx_desc->pool_id],
  1839. rx_desc);
  1840. }
  1841. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1842. continue;
  1843. }
  1844. /*
  1845. * this is a unlikely scenario where the host is reaping
  1846. * a descriptor which it already reaped just a while ago
  1847. * but is yet to replenish it back to HW.
  1848. * In this case host will dump the last 128 descriptors
  1849. * including the software descriptor rx_desc and assert.
  1850. */
  1851. if (qdf_unlikely(!rx_desc->in_use)) {
  1852. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1853. dp_info_rl("Reaping rx_desc not in use!");
  1854. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1855. ring_desc, rx_desc);
  1856. /* ignore duplicate RX desc and continue to process */
  1857. /* Pop out the descriptor */
  1858. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1859. continue;
  1860. }
  1861. dp_rx_desc_nbuf_sanity_check(ring_desc, rx_desc);
  1862. if (qdf_unlikely(!dp_rx_desc_check_magic(rx_desc))) {
  1863. dp_err("Invalid rx_desc cookie=%d", rx_buf_cookie);
  1864. DP_STATS_INC(soc, rx.err.rx_desc_invalid_magic, 1);
  1865. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1866. ring_desc, rx_desc);
  1867. }
  1868. /* Get MPDU DESC info */
  1869. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  1870. /* Get MSDU DESC info */
  1871. hal_rx_msdu_desc_info_get(ring_desc, &msdu_desc_info);
  1872. if (qdf_unlikely(msdu_desc_info.msdu_flags &
  1873. HAL_MSDU_F_MSDU_CONTINUATION)) {
  1874. /* previous msdu has end bit set, so current one is
  1875. * the new MPDU
  1876. */
  1877. if (is_prev_msdu_last) {
  1878. /* Get number of entries available in HW ring */
  1879. num_entries_avail =
  1880. hal_srng_dst_num_valid(hal_soc,
  1881. hal_ring_hdl, 1);
  1882. /* For new MPDU check if we can read complete
  1883. * MPDU by comparing the number of buffers
  1884. * available and number of buffers needed to
  1885. * reap this MPDU
  1886. */
  1887. if (((msdu_desc_info.msdu_len /
  1888. (RX_DATA_BUFFER_SIZE - RX_PKT_TLVS_LEN) +
  1889. 1)) > num_entries_avail) {
  1890. DP_STATS_INC(
  1891. soc,
  1892. rx.msdu_scatter_wait_break,
  1893. 1);
  1894. break;
  1895. }
  1896. is_prev_msdu_last = false;
  1897. }
  1898. }
  1899. core_id = smp_processor_id();
  1900. DP_STATS_INC(soc, rx.ring_packets[core_id][ring_id], 1);
  1901. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_RETRY_BIT)
  1902. qdf_nbuf_set_rx_retry_flag(rx_desc->nbuf, 1);
  1903. if (qdf_unlikely(mpdu_desc_info.mpdu_flags &
  1904. HAL_MPDU_F_RAW_AMPDU))
  1905. qdf_nbuf_set_raw_frame(rx_desc->nbuf, 1);
  1906. if (!is_prev_msdu_last &&
  1907. msdu_desc_info.msdu_flags & HAL_MSDU_F_LAST_MSDU_IN_MPDU)
  1908. is_prev_msdu_last = true;
  1909. /* Pop out the descriptor*/
  1910. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1911. rx_bufs_reaped[rx_desc->pool_id]++;
  1912. peer_mdata = mpdu_desc_info.peer_meta_data;
  1913. QDF_NBUF_CB_RX_PEER_ID(rx_desc->nbuf) =
  1914. DP_PEER_METADATA_PEER_ID_GET(peer_mdata);
  1915. QDF_NBUF_CB_RX_VDEV_ID(rx_desc->nbuf) =
  1916. DP_PEER_METADATA_VDEV_ID_GET(peer_mdata);
  1917. /*
  1918. * save msdu flags first, last and continuation msdu in
  1919. * nbuf->cb, also save mcbc, is_da_valid, is_sa_valid and
  1920. * length to nbuf->cb. This ensures the info required for
  1921. * per pkt processing is always in the same cache line.
  1922. * This helps in improving throughput for smaller pkt
  1923. * sizes.
  1924. */
  1925. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_FIRST_MSDU_IN_MPDU)
  1926. qdf_nbuf_set_rx_chfrag_start(rx_desc->nbuf, 1);
  1927. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_MSDU_CONTINUATION)
  1928. qdf_nbuf_set_rx_chfrag_cont(rx_desc->nbuf, 1);
  1929. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_LAST_MSDU_IN_MPDU)
  1930. qdf_nbuf_set_rx_chfrag_end(rx_desc->nbuf, 1);
  1931. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_DA_IS_MCBC)
  1932. qdf_nbuf_set_da_mcbc(rx_desc->nbuf, 1);
  1933. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_DA_IS_VALID)
  1934. qdf_nbuf_set_da_valid(rx_desc->nbuf, 1);
  1935. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_SA_IS_VALID)
  1936. qdf_nbuf_set_sa_valid(rx_desc->nbuf, 1);
  1937. qdf_nbuf_set_tid_val(rx_desc->nbuf,
  1938. HAL_RX_REO_QUEUE_NUMBER_GET(ring_desc));
  1939. QDF_NBUF_CB_RX_PKT_LEN(rx_desc->nbuf) = msdu_desc_info.msdu_len;
  1940. QDF_NBUF_CB_RX_CTX_ID(rx_desc->nbuf) = reo_ring_num;
  1941. /*
  1942. * move unmap after scattered msdu waiting break logic
  1943. * in case double skb unmap happened.
  1944. */
  1945. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1946. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  1947. QDF_DMA_FROM_DEVICE,
  1948. rx_desc_pool->buf_size);
  1949. rx_desc->unmapped = 1;
  1950. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, rx_desc->nbuf);
  1951. /*
  1952. * if continuation bit is set then we have MSDU spread
  1953. * across multiple buffers, let us not decrement quota
  1954. * till we reap all buffers of that MSDU.
  1955. */
  1956. if (qdf_likely(!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)))
  1957. quota -= 1;
  1958. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  1959. &tail[rx_desc->pool_id],
  1960. rx_desc);
  1961. num_rx_bufs_reaped++;
  1962. /*
  1963. * only if complete msdu is received for scatter case,
  1964. * then allow break.
  1965. */
  1966. if (is_prev_msdu_last &&
  1967. dp_rx_reap_loop_pkt_limit_hit(soc, num_rx_bufs_reaped))
  1968. break;
  1969. }
  1970. done:
  1971. dp_rx_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1972. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1973. /*
  1974. * continue with next mac_id if no pkts were reaped
  1975. * from that pool
  1976. */
  1977. if (!rx_bufs_reaped[mac_id])
  1978. continue;
  1979. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  1980. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1981. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  1982. rx_desc_pool, rx_bufs_reaped[mac_id],
  1983. &head[mac_id], &tail[mac_id]);
  1984. }
  1985. dp_verbose_debug("replenished %u\n", rx_bufs_reaped[0]);
  1986. /* Peer can be NULL is case of LFR */
  1987. if (qdf_likely(peer))
  1988. vdev = NULL;
  1989. /*
  1990. * BIG loop where each nbuf is dequeued from global queue,
  1991. * processed and queued back on a per vdev basis. These nbufs
  1992. * are sent to stack as and when we run out of nbufs
  1993. * or a new nbuf dequeued from global queue has a different
  1994. * vdev when compared to previous nbuf.
  1995. */
  1996. nbuf = nbuf_head;
  1997. while (nbuf) {
  1998. next = nbuf->next;
  1999. if (qdf_unlikely(dp_rx_is_raw_frame_dropped(nbuf))) {
  2000. nbuf = next;
  2001. DP_STATS_INC(soc, rx.err.raw_frm_drop, 1);
  2002. continue;
  2003. }
  2004. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2005. vdev_id = QDF_NBUF_CB_RX_VDEV_ID(nbuf);
  2006. if (deliver_list_head && vdev && (vdev->vdev_id != vdev_id)) {
  2007. dp_rx_deliver_to_stack(soc, vdev, peer,
  2008. deliver_list_head,
  2009. deliver_list_tail);
  2010. deliver_list_head = NULL;
  2011. deliver_list_tail = NULL;
  2012. }
  2013. /* Get TID from struct cb->tid_val, save to tid */
  2014. if (qdf_nbuf_is_rx_chfrag_start(nbuf))
  2015. tid = qdf_nbuf_get_tid_val(nbuf);
  2016. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  2017. if (qdf_unlikely(!peer)) {
  2018. peer = dp_peer_find_by_id(soc, peer_id);
  2019. } else if (peer && peer->peer_id != peer_id) {
  2020. dp_peer_unref_del_find_by_id(peer);
  2021. peer = dp_peer_find_by_id(soc, peer_id);
  2022. }
  2023. if (peer) {
  2024. QDF_NBUF_CB_DP_TRACE_PRINT(nbuf) = false;
  2025. qdf_dp_trace_set_track(nbuf, QDF_RX);
  2026. QDF_NBUF_CB_RX_DP_TRACE(nbuf) = 1;
  2027. QDF_NBUF_CB_RX_PACKET_TRACK(nbuf) =
  2028. QDF_NBUF_RX_PKT_DATA_TRACK;
  2029. }
  2030. rx_bufs_used++;
  2031. if (qdf_likely(peer)) {
  2032. vdev = peer->vdev;
  2033. } else {
  2034. nbuf->next = NULL;
  2035. dp_rx_deliver_to_stack_no_peer(soc, nbuf);
  2036. nbuf = next;
  2037. continue;
  2038. }
  2039. if (qdf_unlikely(!vdev)) {
  2040. qdf_nbuf_free(nbuf);
  2041. nbuf = next;
  2042. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  2043. continue;
  2044. }
  2045. rx_pdev = vdev->pdev;
  2046. DP_RX_TID_SAVE(nbuf, tid);
  2047. if (qdf_unlikely(rx_pdev->delay_stats_flag) ||
  2048. qdf_unlikely(wlan_cfg_is_peer_ext_stats_enabled(
  2049. soc->wlan_cfg_ctx)))
  2050. qdf_nbuf_set_timestamp(nbuf);
  2051. ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  2052. tid_stats =
  2053. &rx_pdev->stats.tid_stats.tid_rx_stats[ring_id][tid];
  2054. /*
  2055. * Check if DMA completed -- msdu_done is the last bit
  2056. * to be written
  2057. */
  2058. if (qdf_unlikely(!qdf_nbuf_is_rx_chfrag_cont(nbuf) &&
  2059. !hal_rx_attn_msdu_done_get(rx_tlv_hdr))) {
  2060. dp_err("MSDU DONE failure");
  2061. DP_STATS_INC(soc, rx.err.msdu_done_fail, 1);
  2062. hal_rx_dump_pkt_tlvs(hal_soc, rx_tlv_hdr,
  2063. QDF_TRACE_LEVEL_INFO);
  2064. tid_stats->fail_cnt[MSDU_DONE_FAILURE]++;
  2065. qdf_nbuf_free(nbuf);
  2066. qdf_assert(0);
  2067. nbuf = next;
  2068. continue;
  2069. }
  2070. DP_HIST_PACKET_COUNT_INC(vdev->pdev->pdev_id);
  2071. /*
  2072. * First IF condition:
  2073. * 802.11 Fragmented pkts are reinjected to REO
  2074. * HW block as SG pkts and for these pkts we only
  2075. * need to pull the RX TLVS header length.
  2076. * Second IF condition:
  2077. * The below condition happens when an MSDU is spread
  2078. * across multiple buffers. This can happen in two cases
  2079. * 1. The nbuf size is smaller then the received msdu.
  2080. * ex: we have set the nbuf size to 2048 during
  2081. * nbuf_alloc. but we received an msdu which is
  2082. * 2304 bytes in size then this msdu is spread
  2083. * across 2 nbufs.
  2084. *
  2085. * 2. AMSDUs when RAW mode is enabled.
  2086. * ex: 1st MSDU is in 1st nbuf and 2nd MSDU is spread
  2087. * across 1st nbuf and 2nd nbuf and last MSDU is
  2088. * spread across 2nd nbuf and 3rd nbuf.
  2089. *
  2090. * for these scenarios let us create a skb frag_list and
  2091. * append these buffers till the last MSDU of the AMSDU
  2092. * Third condition:
  2093. * This is the most likely case, we receive 802.3 pkts
  2094. * decapsulated by HW, here we need to set the pkt length.
  2095. */
  2096. hal_rx_msdu_metadata_get(hal_soc, rx_tlv_hdr, &msdu_metadata);
  2097. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  2098. bool is_mcbc, is_sa_vld, is_da_vld;
  2099. is_mcbc = hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  2100. rx_tlv_hdr);
  2101. is_sa_vld =
  2102. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  2103. rx_tlv_hdr);
  2104. is_da_vld =
  2105. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  2106. rx_tlv_hdr);
  2107. qdf_nbuf_set_da_mcbc(nbuf, is_mcbc);
  2108. qdf_nbuf_set_da_valid(nbuf, is_da_vld);
  2109. qdf_nbuf_set_sa_valid(nbuf, is_sa_vld);
  2110. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  2111. } else if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2112. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  2113. nbuf = dp_rx_sg_create(nbuf);
  2114. next = nbuf->next;
  2115. if (qdf_nbuf_is_raw_frame(nbuf)) {
  2116. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  2117. DP_STATS_INC_PKT(peer, rx.raw, 1, msdu_len);
  2118. } else {
  2119. qdf_nbuf_free(nbuf);
  2120. DP_STATS_INC(soc, rx.err.scatter_msdu, 1);
  2121. dp_info_rl("scatter msdu len %d, dropped",
  2122. msdu_len);
  2123. nbuf = next;
  2124. continue;
  2125. }
  2126. } else {
  2127. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  2128. pkt_len = msdu_len +
  2129. msdu_metadata.l3_hdr_pad +
  2130. RX_PKT_TLVS_LEN;
  2131. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  2132. dp_rx_skip_tlvs(nbuf, msdu_metadata.l3_hdr_pad);
  2133. }
  2134. /*
  2135. * process frame for mulitpass phrase processing
  2136. */
  2137. if (qdf_unlikely(vdev->multipass_en)) {
  2138. if (dp_rx_multipass_process(peer, nbuf, tid) == false) {
  2139. DP_STATS_INC(peer, rx.multipass_rx_pkt_drop, 1);
  2140. qdf_nbuf_free(nbuf);
  2141. nbuf = next;
  2142. continue;
  2143. }
  2144. }
  2145. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, peer)) {
  2146. QDF_TRACE(QDF_MODULE_ID_DP,
  2147. QDF_TRACE_LEVEL_ERROR,
  2148. FL("Policy Check Drop pkt"));
  2149. tid_stats->fail_cnt[POLICY_CHECK_DROP]++;
  2150. /* Drop & free packet */
  2151. qdf_nbuf_free(nbuf);
  2152. /* Statistics */
  2153. nbuf = next;
  2154. continue;
  2155. }
  2156. if (qdf_unlikely(peer && (peer->nawds_enabled) &&
  2157. (qdf_nbuf_is_da_mcbc(nbuf)) &&
  2158. (hal_rx_get_mpdu_mac_ad4_valid(soc->hal_soc,
  2159. rx_tlv_hdr) ==
  2160. false))) {
  2161. tid_stats->fail_cnt[NAWDS_MCAST_DROP]++;
  2162. DP_STATS_INC(peer, rx.nawds_mcast_drop, 1);
  2163. qdf_nbuf_free(nbuf);
  2164. nbuf = next;
  2165. continue;
  2166. }
  2167. if (soc->process_rx_status)
  2168. dp_rx_cksum_offload(vdev->pdev, nbuf, rx_tlv_hdr);
  2169. /* Update the protocol tag in SKB based on CCE metadata */
  2170. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  2171. reo_ring_num, false, true);
  2172. /* Update the flow tag in SKB based on FSE metadata */
  2173. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  2174. dp_rx_msdu_stats_update(soc, nbuf, rx_tlv_hdr, peer,
  2175. ring_id, tid_stats);
  2176. if (qdf_unlikely(vdev->mesh_vdev)) {
  2177. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  2178. == QDF_STATUS_SUCCESS) {
  2179. QDF_TRACE(QDF_MODULE_ID_DP,
  2180. QDF_TRACE_LEVEL_INFO_MED,
  2181. FL("mesh pkt filtered"));
  2182. tid_stats->fail_cnt[MESH_FILTER_DROP]++;
  2183. DP_STATS_INC(vdev->pdev, dropped.mesh_filter,
  2184. 1);
  2185. qdf_nbuf_free(nbuf);
  2186. nbuf = next;
  2187. continue;
  2188. }
  2189. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, peer);
  2190. }
  2191. if (qdf_likely(vdev->rx_decap_type ==
  2192. htt_cmn_pkt_type_ethernet) &&
  2193. qdf_likely(!vdev->mesh_vdev)) {
  2194. /* WDS Destination Address Learning */
  2195. dp_rx_da_learn(soc, rx_tlv_hdr, peer, nbuf);
  2196. /* Due to HW issue, sometimes we see that the sa_idx
  2197. * and da_idx are invalid with sa_valid and da_valid
  2198. * bits set
  2199. *
  2200. * in this case we also see that value of
  2201. * sa_sw_peer_id is set as 0
  2202. *
  2203. * Drop the packet if sa_idx and da_idx OOB or
  2204. * sa_sw_peerid is 0
  2205. */
  2206. if (!is_sa_da_idx_valid(soc, rx_tlv_hdr, nbuf,
  2207. msdu_metadata)) {
  2208. qdf_nbuf_free(nbuf);
  2209. nbuf = next;
  2210. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  2211. continue;
  2212. }
  2213. /* WDS Source Port Learning */
  2214. if (qdf_likely(vdev->wds_enabled))
  2215. dp_rx_wds_srcport_learn(soc,
  2216. rx_tlv_hdr,
  2217. peer,
  2218. nbuf,
  2219. msdu_metadata);
  2220. /* Intrabss-fwd */
  2221. if (dp_rx_check_ap_bridge(vdev))
  2222. if (dp_rx_intrabss_fwd(soc,
  2223. peer,
  2224. rx_tlv_hdr,
  2225. nbuf,
  2226. msdu_metadata)) {
  2227. nbuf = next;
  2228. tid_stats->intrabss_cnt++;
  2229. continue; /* Get next desc */
  2230. }
  2231. }
  2232. dp_rx_fill_gro_info(soc, rx_tlv_hdr, nbuf, &rx_ol_pkt_cnt);
  2233. DP_RX_LIST_APPEND(deliver_list_head,
  2234. deliver_list_tail,
  2235. nbuf);
  2236. DP_STATS_INC_PKT(peer, rx.to_stack, 1,
  2237. QDF_NBUF_CB_RX_PKT_LEN(nbuf));
  2238. tid_stats->delivered_to_stack++;
  2239. nbuf = next;
  2240. }
  2241. if (qdf_likely(deliver_list_head)) {
  2242. if (qdf_likely(peer))
  2243. dp_rx_deliver_to_stack(soc, vdev, peer,
  2244. deliver_list_head,
  2245. deliver_list_tail);
  2246. else {
  2247. nbuf = deliver_list_head;
  2248. while (nbuf) {
  2249. next = nbuf->next;
  2250. nbuf->next = NULL;
  2251. dp_rx_deliver_to_stack_no_peer(soc, nbuf);
  2252. nbuf = next;
  2253. }
  2254. }
  2255. }
  2256. if (qdf_likely(peer))
  2257. dp_peer_unref_del_find_by_id(peer);
  2258. if (dp_rx_enable_eol_data_check(soc) && rx_bufs_used) {
  2259. if (quota) {
  2260. num_pending =
  2261. dp_rx_srng_get_num_pending(hal_soc,
  2262. hal_ring_hdl,
  2263. num_entries,
  2264. &near_full);
  2265. if (num_pending) {
  2266. DP_STATS_INC(soc, rx.hp_oos2, 1);
  2267. if (!hif_exec_should_yield(scn, intr_id))
  2268. goto more_data;
  2269. if (qdf_unlikely(near_full)) {
  2270. DP_STATS_INC(soc, rx.near_full, 1);
  2271. goto more_data;
  2272. }
  2273. }
  2274. }
  2275. if (vdev && vdev->osif_fisa_flush)
  2276. vdev->osif_fisa_flush(soc, reo_ring_num);
  2277. if (vdev && vdev->osif_gro_flush && rx_ol_pkt_cnt) {
  2278. vdev->osif_gro_flush(vdev->osif_vdev,
  2279. reo_ring_num);
  2280. }
  2281. }
  2282. /* Update histogram statistics by looping through pdev's */
  2283. DP_RX_HIST_STATS_PER_PDEV();
  2284. return rx_bufs_used; /* Assume no scale factor for now */
  2285. }
  2286. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev)
  2287. {
  2288. QDF_STATUS ret;
  2289. if (vdev->osif_rx_flush) {
  2290. ret = vdev->osif_rx_flush(vdev->osif_vdev, vdev->vdev_id);
  2291. if (!QDF_IS_STATUS_SUCCESS(ret)) {
  2292. dp_err("Failed to flush rx pkts for vdev %d\n",
  2293. vdev->vdev_id);
  2294. return ret;
  2295. }
  2296. }
  2297. return QDF_STATUS_SUCCESS;
  2298. }
  2299. static QDF_STATUS
  2300. dp_pdev_nbuf_alloc_and_map(struct dp_soc *dp_soc, qdf_nbuf_t *nbuf,
  2301. struct dp_pdev *dp_pdev,
  2302. struct rx_desc_pool *rx_desc_pool)
  2303. {
  2304. qdf_dma_addr_t paddr;
  2305. QDF_STATUS ret = QDF_STATUS_E_FAILURE;
  2306. *nbuf = qdf_nbuf_alloc(dp_soc->osdev, rx_desc_pool->buf_size,
  2307. RX_BUFFER_RESERVATION,
  2308. rx_desc_pool->buf_alignment, FALSE);
  2309. if (!(*nbuf)) {
  2310. dp_err("nbuf alloc failed");
  2311. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  2312. return ret;
  2313. }
  2314. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev, *nbuf,
  2315. QDF_DMA_FROM_DEVICE,
  2316. rx_desc_pool->buf_size);
  2317. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  2318. qdf_nbuf_free(*nbuf);
  2319. dp_err("nbuf map failed");
  2320. DP_STATS_INC(dp_pdev, replenish.map_err, 1);
  2321. return ret;
  2322. }
  2323. paddr = qdf_nbuf_get_frag_paddr(*nbuf, 0);
  2324. ret = check_x86_paddr(dp_soc, nbuf, &paddr, rx_desc_pool);
  2325. if (ret == QDF_STATUS_E_FAILURE) {
  2326. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev, *nbuf,
  2327. QDF_DMA_FROM_DEVICE,
  2328. rx_desc_pool->buf_size);
  2329. qdf_nbuf_free(*nbuf);
  2330. dp_err("nbuf check x86 failed");
  2331. DP_STATS_INC(dp_pdev, replenish.x86_fail, 1);
  2332. return ret;
  2333. }
  2334. return QDF_STATUS_SUCCESS;
  2335. }
  2336. QDF_STATUS
  2337. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  2338. struct dp_srng *dp_rxdma_srng,
  2339. struct rx_desc_pool *rx_desc_pool,
  2340. uint32_t num_req_buffers)
  2341. {
  2342. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(dp_soc, mac_id);
  2343. hal_ring_handle_t rxdma_srng = dp_rxdma_srng->hal_srng;
  2344. union dp_rx_desc_list_elem_t *next;
  2345. void *rxdma_ring_entry;
  2346. qdf_dma_addr_t paddr;
  2347. qdf_nbuf_t *rx_nbuf_arr;
  2348. uint32_t nr_descs, nr_nbuf = 0, nr_nbuf_total = 0;
  2349. uint32_t buffer_index, nbuf_ptrs_per_page;
  2350. qdf_nbuf_t nbuf;
  2351. QDF_STATUS ret;
  2352. int page_idx, total_pages;
  2353. union dp_rx_desc_list_elem_t *desc_list = NULL;
  2354. union dp_rx_desc_list_elem_t *tail = NULL;
  2355. int sync_hw_ptr = 1;
  2356. uint32_t num_entries_avail;
  2357. if (qdf_unlikely(!rxdma_srng)) {
  2358. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  2359. return QDF_STATUS_E_FAILURE;
  2360. }
  2361. dp_debug("requested %u RX buffers for driver attach", num_req_buffers);
  2362. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  2363. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  2364. rxdma_srng,
  2365. sync_hw_ptr);
  2366. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  2367. if (!num_entries_avail) {
  2368. dp_err("Num of available entries is zero, nothing to do");
  2369. return QDF_STATUS_E_NOMEM;
  2370. }
  2371. if (num_entries_avail < num_req_buffers)
  2372. num_req_buffers = num_entries_avail;
  2373. nr_descs = dp_rx_get_free_desc_list(dp_soc, mac_id, rx_desc_pool,
  2374. num_req_buffers, &desc_list, &tail);
  2375. if (!nr_descs) {
  2376. dp_err("no free rx_descs in freelist");
  2377. DP_STATS_INC(dp_pdev, err.desc_alloc_fail, num_req_buffers);
  2378. return QDF_STATUS_E_NOMEM;
  2379. }
  2380. dp_debug("got %u RX descs for driver attach", nr_descs);
  2381. /*
  2382. * Try to allocate pointers to the nbuf one page at a time.
  2383. * Take pointers that can fit in one page of memory and
  2384. * iterate through the total descriptors that need to be
  2385. * allocated in order of pages. Reuse the pointers that
  2386. * have been allocated to fit in one page across each
  2387. * iteration to index into the nbuf.
  2388. */
  2389. total_pages = (nr_descs * sizeof(*rx_nbuf_arr)) / PAGE_SIZE;
  2390. /*
  2391. * Add an extra page to store the remainder if any
  2392. */
  2393. if ((nr_descs * sizeof(*rx_nbuf_arr)) % PAGE_SIZE)
  2394. total_pages++;
  2395. rx_nbuf_arr = qdf_mem_malloc(PAGE_SIZE);
  2396. if (!rx_nbuf_arr) {
  2397. dp_err("failed to allocate nbuf array");
  2398. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  2399. QDF_BUG(0);
  2400. return QDF_STATUS_E_NOMEM;
  2401. }
  2402. nbuf_ptrs_per_page = PAGE_SIZE / sizeof(*rx_nbuf_arr);
  2403. for (page_idx = 0; page_idx < total_pages; page_idx++) {
  2404. qdf_mem_zero(rx_nbuf_arr, PAGE_SIZE);
  2405. for (nr_nbuf = 0; nr_nbuf < nbuf_ptrs_per_page; nr_nbuf++) {
  2406. /*
  2407. * The last page of buffer pointers may not be required
  2408. * completely based on the number of descriptors. Below
  2409. * check will ensure we are allocating only the
  2410. * required number of descriptors.
  2411. */
  2412. if (nr_nbuf_total >= nr_descs)
  2413. break;
  2414. ret = dp_pdev_nbuf_alloc_and_map(dp_soc,
  2415. &rx_nbuf_arr[nr_nbuf],
  2416. dp_pdev, rx_desc_pool);
  2417. if (QDF_IS_STATUS_ERROR(ret))
  2418. break;
  2419. nr_nbuf_total++;
  2420. }
  2421. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  2422. for (buffer_index = 0; buffer_index < nr_nbuf; buffer_index++) {
  2423. rxdma_ring_entry =
  2424. hal_srng_src_get_next(dp_soc->hal_soc,
  2425. rxdma_srng);
  2426. qdf_assert_always(rxdma_ring_entry);
  2427. next = desc_list->next;
  2428. nbuf = rx_nbuf_arr[buffer_index];
  2429. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  2430. dp_rx_desc_prep(&desc_list->rx_desc, nbuf);
  2431. desc_list->rx_desc.in_use = 1;
  2432. dp_rx_desc_alloc_dbg_info(&desc_list->rx_desc);
  2433. dp_rx_desc_update_dbg_info(&desc_list->rx_desc,
  2434. __func__,
  2435. RX_DESC_REPLENISHED);
  2436. hal_rxdma_buff_addr_info_set(rxdma_ring_entry, paddr,
  2437. desc_list->rx_desc.cookie,
  2438. rx_desc_pool->owner);
  2439. dp_ipa_handle_rx_buf_smmu_mapping(dp_soc, nbuf, true);
  2440. desc_list = next;
  2441. }
  2442. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  2443. }
  2444. dp_info("filled %u RX buffers for driver attach", nr_nbuf_total);
  2445. qdf_mem_free(rx_nbuf_arr);
  2446. if (!nr_nbuf_total) {
  2447. dp_err("No nbuf's allocated");
  2448. QDF_BUG(0);
  2449. return QDF_STATUS_E_RESOURCES;
  2450. }
  2451. /* No need to count the number of bytes received during replenish.
  2452. * Therefore set replenish.pkts.bytes as 0.
  2453. */
  2454. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, nr_nbuf, 0);
  2455. return QDF_STATUS_SUCCESS;
  2456. }
  2457. /*
  2458. * dp_rx_pdev_desc_pool_alloc() - allocate memory for software rx descriptor
  2459. * pool
  2460. *
  2461. * @pdev: core txrx pdev context
  2462. *
  2463. * Return: QDF_STATUS - QDF_STATUS_SUCCESS
  2464. * QDF_STATUS_E_NOMEM
  2465. */
  2466. QDF_STATUS
  2467. dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev)
  2468. {
  2469. struct dp_soc *soc = pdev->soc;
  2470. uint32_t rxdma_entries;
  2471. uint32_t rx_sw_desc_weight;
  2472. struct dp_srng *dp_rxdma_srng;
  2473. struct rx_desc_pool *rx_desc_pool;
  2474. uint32_t status = QDF_STATUS_SUCCESS;
  2475. int mac_for_pdev;
  2476. mac_for_pdev = pdev->lmac_id;
  2477. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  2478. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2479. "nss-wifi<4> skip Rx refil %d", mac_for_pdev);
  2480. return status;
  2481. }
  2482. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_for_pdev];
  2483. rxdma_entries = dp_rxdma_srng->num_entries;
  2484. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2485. rx_sw_desc_weight = wlan_cfg_get_dp_soc_rx_sw_desc_weight(soc->wlan_cfg_ctx);
  2486. status = dp_rx_desc_pool_alloc(soc,
  2487. rx_sw_desc_weight * rxdma_entries,
  2488. rx_desc_pool);
  2489. if (status != QDF_STATUS_SUCCESS)
  2490. return status;
  2491. return status;
  2492. }
  2493. /*
  2494. * dp_rx_pdev_desc_pool_free() - free software rx descriptor pool
  2495. *
  2496. * @pdev: core txrx pdev context
  2497. */
  2498. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev)
  2499. {
  2500. int mac_for_pdev = pdev->lmac_id;
  2501. struct dp_soc *soc = pdev->soc;
  2502. struct rx_desc_pool *rx_desc_pool;
  2503. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2504. dp_rx_desc_pool_free(soc, rx_desc_pool);
  2505. }
  2506. /*
  2507. * dp_rx_pdev_desc_pool_init() - initialize software rx descriptors
  2508. *
  2509. * @pdev: core txrx pdev context
  2510. *
  2511. * Return: QDF_STATUS - QDF_STATUS_SUCCESS
  2512. * QDF_STATUS_E_NOMEM
  2513. */
  2514. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev)
  2515. {
  2516. int mac_for_pdev = pdev->lmac_id;
  2517. struct dp_soc *soc = pdev->soc;
  2518. uint32_t rxdma_entries;
  2519. uint32_t rx_sw_desc_weight;
  2520. struct dp_srng *dp_rxdma_srng;
  2521. struct rx_desc_pool *rx_desc_pool;
  2522. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  2523. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2524. "nss-wifi<4> skip Rx refil %d", mac_for_pdev);
  2525. return QDF_STATUS_SUCCESS;
  2526. }
  2527. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2528. if (dp_rx_desc_pool_is_allocated(rx_desc_pool) == QDF_STATUS_E_NOMEM)
  2529. return QDF_STATUS_E_NOMEM;
  2530. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_for_pdev];
  2531. rxdma_entries = dp_rxdma_srng->num_entries;
  2532. soc->process_rx_status = CONFIG_PROCESS_RX_STATUS;
  2533. rx_sw_desc_weight =
  2534. wlan_cfg_get_dp_soc_rx_sw_desc_weight(soc->wlan_cfg_ctx);
  2535. rx_desc_pool->owner = DP_WBM2SW_RBM;
  2536. rx_desc_pool->buf_size = RX_DATA_BUFFER_SIZE;
  2537. rx_desc_pool->buf_alignment = RX_DATA_BUFFER_ALIGNMENT;
  2538. dp_rx_desc_pool_init(soc, mac_for_pdev,
  2539. rx_sw_desc_weight * rxdma_entries,
  2540. rx_desc_pool);
  2541. return QDF_STATUS_SUCCESS;
  2542. }
  2543. /*
  2544. * dp_rx_pdev_desc_pool_deinit() - de-initialize software rx descriptor pools
  2545. * @pdev: core txrx pdev context
  2546. *
  2547. * This function resets the freelist of rx descriptors and destroys locks
  2548. * associated with this list of descriptors.
  2549. */
  2550. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev)
  2551. {
  2552. int mac_for_pdev = pdev->lmac_id;
  2553. struct dp_soc *soc = pdev->soc;
  2554. struct rx_desc_pool *rx_desc_pool;
  2555. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2556. dp_rx_desc_pool_deinit(soc, rx_desc_pool);
  2557. }
  2558. /*
  2559. * dp_rx_pdev_buffers_alloc() - Allocate nbufs (skbs) and replenish RxDMA ring
  2560. *
  2561. * @pdev: core txrx pdev context
  2562. *
  2563. * Return: QDF_STATUS - QDF_STATUS_SUCCESS
  2564. * QDF_STATUS_E_NOMEM
  2565. */
  2566. QDF_STATUS
  2567. dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev)
  2568. {
  2569. int mac_for_pdev = pdev->lmac_id;
  2570. struct dp_soc *soc = pdev->soc;
  2571. struct dp_srng *dp_rxdma_srng;
  2572. struct rx_desc_pool *rx_desc_pool;
  2573. uint32_t rxdma_entries;
  2574. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_for_pdev];
  2575. rxdma_entries = dp_rxdma_srng->num_entries;
  2576. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2577. return dp_pdev_rx_buffers_attach(soc, mac_for_pdev, dp_rxdma_srng,
  2578. rx_desc_pool, rxdma_entries - 1);
  2579. }
  2580. /*
  2581. * dp_rx_pdev_buffers_free - Free nbufs (skbs)
  2582. *
  2583. * @pdev: core txrx pdev context
  2584. */
  2585. void
  2586. dp_rx_pdev_buffers_free(struct dp_pdev *pdev)
  2587. {
  2588. int mac_for_pdev = pdev->lmac_id;
  2589. struct dp_soc *soc = pdev->soc;
  2590. struct rx_desc_pool *rx_desc_pool;
  2591. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2592. dp_rx_desc_nbuf_free(soc, rx_desc_pool);
  2593. }
  2594. /*
  2595. * dp_rx_nbuf_prepare() - prepare RX nbuf
  2596. * @soc: core txrx main context
  2597. * @pdev: core txrx pdev context
  2598. *
  2599. * This function alloc & map nbuf for RX dma usage, retry it if failed
  2600. * until retry times reaches max threshold or succeeded.
  2601. *
  2602. * Return: qdf_nbuf_t pointer if succeeded, NULL if failed.
  2603. */
  2604. qdf_nbuf_t
  2605. dp_rx_nbuf_prepare(struct dp_soc *soc, struct dp_pdev *pdev)
  2606. {
  2607. uint8_t *buf;
  2608. int32_t nbuf_retry_count;
  2609. QDF_STATUS ret;
  2610. qdf_nbuf_t nbuf = NULL;
  2611. for (nbuf_retry_count = 0; nbuf_retry_count <
  2612. QDF_NBUF_ALLOC_MAP_RETRY_THRESHOLD;
  2613. nbuf_retry_count++) {
  2614. /* Allocate a new skb */
  2615. nbuf = qdf_nbuf_alloc(soc->osdev,
  2616. RX_DATA_BUFFER_SIZE,
  2617. RX_BUFFER_RESERVATION,
  2618. RX_DATA_BUFFER_ALIGNMENT,
  2619. FALSE);
  2620. if (!nbuf) {
  2621. DP_STATS_INC(pdev,
  2622. replenish.nbuf_alloc_fail, 1);
  2623. continue;
  2624. }
  2625. buf = qdf_nbuf_data(nbuf);
  2626. memset(buf, 0, RX_DATA_BUFFER_SIZE);
  2627. ret = qdf_nbuf_map_nbytes_single(soc->osdev, nbuf,
  2628. QDF_DMA_FROM_DEVICE,
  2629. RX_DATA_BUFFER_SIZE);
  2630. /* nbuf map failed */
  2631. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  2632. qdf_nbuf_free(nbuf);
  2633. DP_STATS_INC(pdev, replenish.map_err, 1);
  2634. continue;
  2635. }
  2636. /* qdf_nbuf alloc and map succeeded */
  2637. break;
  2638. }
  2639. /* qdf_nbuf still alloc or map failed */
  2640. if (qdf_unlikely(nbuf_retry_count >=
  2641. QDF_NBUF_ALLOC_MAP_RETRY_THRESHOLD))
  2642. return NULL;
  2643. return nbuf;
  2644. }
  2645. #ifdef DP_RX_SPECIAL_FRAME_NEED
  2646. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_peer *peer,
  2647. qdf_nbuf_t nbuf, uint32_t frame_mask,
  2648. uint8_t *rx_tlv_hdr)
  2649. {
  2650. uint32_t l2_hdr_offset = 0;
  2651. uint16_t msdu_len = 0;
  2652. uint32_t skip_len;
  2653. l2_hdr_offset =
  2654. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  2655. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  2656. skip_len = l2_hdr_offset;
  2657. } else {
  2658. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  2659. skip_len = l2_hdr_offset + RX_PKT_TLVS_LEN;
  2660. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  2661. }
  2662. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  2663. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  2664. qdf_nbuf_pull_head(nbuf, skip_len);
  2665. if (dp_rx_is_special_frame(nbuf, frame_mask)) {
  2666. qdf_nbuf_set_exc_frame(nbuf, 1);
  2667. dp_rx_deliver_to_stack(soc, peer->vdev, peer,
  2668. nbuf, NULL);
  2669. return true;
  2670. }
  2671. return false;
  2672. }
  2673. #endif