mlo_sta_id_details.h 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /*
  2. * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef _MLO_STA_ID_DETAILS_H_
  17. #define _MLO_STA_ID_DETAILS_H_
  18. #if !defined(__ASSEMBLER__)
  19. #endif
  20. #define NUM_OF_WORDS_MLO_STA_ID_DETAILS 1
  21. struct mlo_sta_id_details {
  22. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  23. uint16_t nstr_mlo_sta_id : 10, // [9:0]
  24. block_self_ml_sync : 1, // [10:10]
  25. block_partner_ml_sync : 1, // [11:11]
  26. nstr_mlo_sta_id_valid : 1, // [12:12]
  27. reserved_0a : 3; // [15:13]
  28. #else
  29. uint16_t reserved_0a : 3, // [15:13]
  30. nstr_mlo_sta_id_valid : 1, // [12:12]
  31. block_partner_ml_sync : 1, // [11:11]
  32. block_self_ml_sync : 1, // [10:10]
  33. nstr_mlo_sta_id : 10; // [9:0]
  34. #endif
  35. };
  36. /* Description NSTR_MLO_STA_ID
  37. ID of peer participating in non-STR MLO
  38. */
  39. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_OFFSET 0x00000000
  40. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_LSB 0
  41. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_MSB 9
  42. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_MASK 0x000003ff
  43. /* Description BLOCK_SELF_ML_SYNC
  44. Only valid for TX
  45. When set, this provides an indication to block the peer
  46. for self-link.
  47. */
  48. #define MLO_STA_ID_DETAILS_BLOCK_SELF_ML_SYNC_OFFSET 0x00000000
  49. #define MLO_STA_ID_DETAILS_BLOCK_SELF_ML_SYNC_LSB 10
  50. #define MLO_STA_ID_DETAILS_BLOCK_SELF_ML_SYNC_MSB 10
  51. #define MLO_STA_ID_DETAILS_BLOCK_SELF_ML_SYNC_MASK 0x00000400
  52. /* Description BLOCK_PARTNER_ML_SYNC
  53. Only valid for TX
  54. When set, this provides an indication to block the peer
  55. for partner links.
  56. */
  57. #define MLO_STA_ID_DETAILS_BLOCK_PARTNER_ML_SYNC_OFFSET 0x00000000
  58. #define MLO_STA_ID_DETAILS_BLOCK_PARTNER_ML_SYNC_LSB 11
  59. #define MLO_STA_ID_DETAILS_BLOCK_PARTNER_ML_SYNC_MSB 11
  60. #define MLO_STA_ID_DETAILS_BLOCK_PARTNER_ML_SYNC_MASK 0x00000800
  61. /* Description NSTR_MLO_STA_ID_VALID
  62. All the fields in this TLV are valid only if this bit is
  63. set.
  64. */
  65. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_VALID_OFFSET 0x00000000
  66. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_VALID_LSB 12
  67. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_VALID_MSB 12
  68. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_VALID_MASK 0x00001000
  69. /* Description RESERVED_0A
  70. <legal 0>
  71. */
  72. #define MLO_STA_ID_DETAILS_RESERVED_0A_OFFSET 0x00000000
  73. #define MLO_STA_ID_DETAILS_RESERVED_0A_LSB 13
  74. #define MLO_STA_ID_DETAILS_RESERVED_0A_MSB 15
  75. #define MLO_STA_ID_DETAILS_RESERVED_0A_MASK 0x0000e000
  76. #endif // MLO_STA_ID_DETAILS