mactx_l_sig_b.h 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /*
  2. * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef _MACTX_L_SIG_B_H_
  17. #define _MACTX_L_SIG_B_H_
  18. #if !defined(__ASSEMBLER__)
  19. #endif
  20. #include "l_sig_b_info.h"
  21. #define NUM_OF_DWORDS_MACTX_L_SIG_B 2
  22. #define NUM_OF_QWORDS_MACTX_L_SIG_B 1
  23. struct mactx_l_sig_b {
  24. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  25. struct l_sig_b_info mactx_l_sig_b_info_details;
  26. uint32_t tlv64_padding : 32; // [31:0]
  27. #else
  28. struct l_sig_b_info mactx_l_sig_b_info_details;
  29. uint32_t tlv64_padding : 32; // [31:0]
  30. #endif
  31. };
  32. /* Description MACTX_L_SIG_B_INFO_DETAILS
  33. See detailed description of the STRUCT
  34. */
  35. /* Description RATE
  36. <enum 1 dsss_1_mpbs_long> DSSS 1 Mbps long
  37. <enum 2 dsss_2_mbps_long> DSSS 2 Mbps long
  38. <enum 3 cck_5_5_mbps_long> CCK 5.5 Mbps long
  39. <enum 4 cck_11_mbps_long> CCK 11 Mbps long
  40. <enum 5 dsss_2_mbps_short> DSSS 2 Mbps short
  41. <enum 6 cck_5_5_mbps_short> CCK 5.5 Mbps short
  42. <enum 7 cck_11_mbps_short> CCK 11 Mbps short
  43. <legal 1-7>
  44. */
  45. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RATE_OFFSET 0x0000000000000000
  46. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RATE_LSB 0
  47. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RATE_MSB 3
  48. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RATE_MASK 0x000000000000000f
  49. /* Description LENGTH
  50. The length indicates the number of octets in this MPDU.
  51. <legal all>
  52. */
  53. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_LENGTH_OFFSET 0x0000000000000000
  54. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_LENGTH_LSB 4
  55. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_LENGTH_MSB 15
  56. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_LENGTH_MASK 0x000000000000fff0
  57. /* Description RESERVED
  58. Reserved: Should be set to 0 by the transmitting MAC and
  59. ignored by the PHY <legal 0>
  60. */
  61. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RESERVED_OFFSET 0x0000000000000000
  62. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RESERVED_LSB 16
  63. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RESERVED_MSB 30
  64. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RESERVED_MASK 0x000000007fff0000
  65. /* Description RX_INTEGRITY_CHECK_PASSED
  66. TX side: Set to 0
  67. RX side: Set to 1 if PHY determines the .11b PHY header
  68. CRC check has passed, else set to 0
  69. <legal all>
  70. */
  71. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RX_INTEGRITY_CHECK_PASSED_OFFSET 0x0000000000000000
  72. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RX_INTEGRITY_CHECK_PASSED_LSB 31
  73. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RX_INTEGRITY_CHECK_PASSED_MSB 31
  74. #define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RX_INTEGRITY_CHECK_PASSED_MASK 0x0000000080000000
  75. /* Description TLV64_PADDING
  76. Automatic DWORD padding inserted while converting TLV32
  77. to TLV64 for 64 bit ARCH
  78. <legal 0>
  79. */
  80. #define MACTX_L_SIG_B_TLV64_PADDING_OFFSET 0x0000000000000000
  81. #define MACTX_L_SIG_B_TLV64_PADDING_LSB 32
  82. #define MACTX_L_SIG_B_TLV64_PADDING_MSB 63
  83. #define MACTX_L_SIG_B_TLV64_PADDING_MASK 0xffffffff00000000
  84. #endif // MACTX_L_SIG_B