tx_cbf_info.h 34 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _TX_CBF_INFO_H_
  6. #define _TX_CBF_INFO_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #define NUM_OF_DWORDS_TX_CBF_INFO 16
  10. #define NUM_OF_QWORDS_TX_CBF_INFO 8
  11. struct tx_cbf_info {
  12. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  13. uint32_t sw_peer_id : 16,
  14. pre_cbf_duration : 16;
  15. uint32_t brpoll_info_valid : 1,
  16. trigger_brpoll_info_valid : 1,
  17. npda_info_11ac_valid : 1,
  18. npda_info_11ax_valid : 1,
  19. dot11ax_su_extended : 1,
  20. bandwidth : 3,
  21. brpoll_info : 8,
  22. cbf_response_table_base_index : 8,
  23. peer_index : 3,
  24. pkt_type : 4,
  25. txop_duration_all_ones : 1;
  26. uint32_t trigger_brpoll_common_info_15_0 : 16,
  27. trigger_brpoll_common_info_31_16 : 16;
  28. uint32_t trigger_brpoll_user_info_15_0 : 16,
  29. trigger_brpoll_user_info_31_16 : 16;
  30. uint32_t addr1_31_0 : 32;
  31. uint32_t addr1_47_32 : 16,
  32. addr2_15_0 : 16;
  33. uint32_t addr2_47_16 : 32;
  34. uint32_t addr3_31_0 : 32;
  35. uint32_t addr3_47_32 : 16,
  36. sta_partial_aid : 11,
  37. reserved_8a : 4,
  38. cbf_resp_pwr_mgmt : 1;
  39. uint32_t group_id : 6,
  40. rssi_comb : 8,
  41. reserved_9a : 2,
  42. vht_ndpa_sta_info : 16;
  43. uint32_t he_eht_sta_info_15_0 : 16,
  44. he_eht_sta_info_31_16 : 16;
  45. uint32_t dot11ax_received_format_indication : 1,
  46. dot11ax_received_dl_ul_flag : 1,
  47. dot11ax_received_bss_color_id : 6,
  48. dot11ax_received_spatial_reuse : 4,
  49. dot11ax_received_cp_size : 2,
  50. dot11ax_received_ltf_size : 2,
  51. dot11ax_received_coding : 1,
  52. dot11ax_received_dcm : 1,
  53. dot11ax_received_doppler_indication : 1,
  54. dot11ax_received_ext_ru_size : 4,
  55. dot11ax_dl_ul_flag : 1,
  56. reserved_11a : 8;
  57. uint32_t sw_response_frame_length : 16,
  58. sw_response_tlv_from_crypto : 1,
  59. wait_sifs_config_valid : 1,
  60. wait_sifs : 2,
  61. ranging : 1,
  62. secure : 1,
  63. tb_ranging_response_required : 2,
  64. reserved_12a : 2,
  65. u_sig_puncture_pattern_encoding : 6;
  66. uint32_t dot11be_puncture_bitmap : 16,
  67. dot11be_response : 1,
  68. punctured_response : 1,
  69. npda_info_11be_valid : 1,
  70. eht_duplicate_mode : 2,
  71. reserved_13a : 11;
  72. uint32_t eht_sta_info_39_32 : 8,
  73. reserved_14a : 24;
  74. uint32_t tlv64_padding : 32;
  75. #else
  76. uint32_t pre_cbf_duration : 16,
  77. sw_peer_id : 16;
  78. uint32_t txop_duration_all_ones : 1,
  79. pkt_type : 4,
  80. peer_index : 3,
  81. cbf_response_table_base_index : 8,
  82. brpoll_info : 8,
  83. bandwidth : 3,
  84. dot11ax_su_extended : 1,
  85. npda_info_11ax_valid : 1,
  86. npda_info_11ac_valid : 1,
  87. trigger_brpoll_info_valid : 1,
  88. brpoll_info_valid : 1;
  89. uint32_t trigger_brpoll_common_info_31_16 : 16,
  90. trigger_brpoll_common_info_15_0 : 16;
  91. uint32_t trigger_brpoll_user_info_31_16 : 16,
  92. trigger_brpoll_user_info_15_0 : 16;
  93. uint32_t addr1_31_0 : 32;
  94. uint32_t addr2_15_0 : 16,
  95. addr1_47_32 : 16;
  96. uint32_t addr2_47_16 : 32;
  97. uint32_t addr3_31_0 : 32;
  98. uint32_t cbf_resp_pwr_mgmt : 1,
  99. reserved_8a : 4,
  100. sta_partial_aid : 11,
  101. addr3_47_32 : 16;
  102. uint32_t vht_ndpa_sta_info : 16,
  103. reserved_9a : 2,
  104. rssi_comb : 8,
  105. group_id : 6;
  106. uint32_t he_eht_sta_info_31_16 : 16,
  107. he_eht_sta_info_15_0 : 16;
  108. uint32_t reserved_11a : 8,
  109. dot11ax_dl_ul_flag : 1,
  110. dot11ax_received_ext_ru_size : 4,
  111. dot11ax_received_doppler_indication : 1,
  112. dot11ax_received_dcm : 1,
  113. dot11ax_received_coding : 1,
  114. dot11ax_received_ltf_size : 2,
  115. dot11ax_received_cp_size : 2,
  116. dot11ax_received_spatial_reuse : 4,
  117. dot11ax_received_bss_color_id : 6,
  118. dot11ax_received_dl_ul_flag : 1,
  119. dot11ax_received_format_indication : 1;
  120. uint32_t u_sig_puncture_pattern_encoding : 6,
  121. reserved_12a : 2,
  122. tb_ranging_response_required : 2,
  123. secure : 1,
  124. ranging : 1,
  125. wait_sifs : 2,
  126. wait_sifs_config_valid : 1,
  127. sw_response_tlv_from_crypto : 1,
  128. sw_response_frame_length : 16;
  129. uint32_t reserved_13a : 11,
  130. eht_duplicate_mode : 2,
  131. npda_info_11be_valid : 1,
  132. punctured_response : 1,
  133. dot11be_response : 1,
  134. dot11be_puncture_bitmap : 16;
  135. uint32_t reserved_14a : 24,
  136. eht_sta_info_39_32 : 8;
  137. uint32_t tlv64_padding : 32;
  138. #endif
  139. };
  140. #define TX_CBF_INFO_SW_PEER_ID_OFFSET 0x0000000000000000
  141. #define TX_CBF_INFO_SW_PEER_ID_LSB 0
  142. #define TX_CBF_INFO_SW_PEER_ID_MSB 15
  143. #define TX_CBF_INFO_SW_PEER_ID_MASK 0x000000000000ffff
  144. #define TX_CBF_INFO_PRE_CBF_DURATION_OFFSET 0x0000000000000000
  145. #define TX_CBF_INFO_PRE_CBF_DURATION_LSB 16
  146. #define TX_CBF_INFO_PRE_CBF_DURATION_MSB 31
  147. #define TX_CBF_INFO_PRE_CBF_DURATION_MASK 0x00000000ffff0000
  148. #define TX_CBF_INFO_BRPOLL_INFO_VALID_OFFSET 0x0000000000000000
  149. #define TX_CBF_INFO_BRPOLL_INFO_VALID_LSB 32
  150. #define TX_CBF_INFO_BRPOLL_INFO_VALID_MSB 32
  151. #define TX_CBF_INFO_BRPOLL_INFO_VALID_MASK 0x0000000100000000
  152. #define TX_CBF_INFO_TRIGGER_BRPOLL_INFO_VALID_OFFSET 0x0000000000000000
  153. #define TX_CBF_INFO_TRIGGER_BRPOLL_INFO_VALID_LSB 33
  154. #define TX_CBF_INFO_TRIGGER_BRPOLL_INFO_VALID_MSB 33
  155. #define TX_CBF_INFO_TRIGGER_BRPOLL_INFO_VALID_MASK 0x0000000200000000
  156. #define TX_CBF_INFO_NPDA_INFO_11AC_VALID_OFFSET 0x0000000000000000
  157. #define TX_CBF_INFO_NPDA_INFO_11AC_VALID_LSB 34
  158. #define TX_CBF_INFO_NPDA_INFO_11AC_VALID_MSB 34
  159. #define TX_CBF_INFO_NPDA_INFO_11AC_VALID_MASK 0x0000000400000000
  160. #define TX_CBF_INFO_NPDA_INFO_11AX_VALID_OFFSET 0x0000000000000000
  161. #define TX_CBF_INFO_NPDA_INFO_11AX_VALID_LSB 35
  162. #define TX_CBF_INFO_NPDA_INFO_11AX_VALID_MSB 35
  163. #define TX_CBF_INFO_NPDA_INFO_11AX_VALID_MASK 0x0000000800000000
  164. #define TX_CBF_INFO_DOT11AX_SU_EXTENDED_OFFSET 0x0000000000000000
  165. #define TX_CBF_INFO_DOT11AX_SU_EXTENDED_LSB 36
  166. #define TX_CBF_INFO_DOT11AX_SU_EXTENDED_MSB 36
  167. #define TX_CBF_INFO_DOT11AX_SU_EXTENDED_MASK 0x0000001000000000
  168. #define TX_CBF_INFO_BANDWIDTH_OFFSET 0x0000000000000000
  169. #define TX_CBF_INFO_BANDWIDTH_LSB 37
  170. #define TX_CBF_INFO_BANDWIDTH_MSB 39
  171. #define TX_CBF_INFO_BANDWIDTH_MASK 0x000000e000000000
  172. #define TX_CBF_INFO_BRPOLL_INFO_OFFSET 0x0000000000000000
  173. #define TX_CBF_INFO_BRPOLL_INFO_LSB 40
  174. #define TX_CBF_INFO_BRPOLL_INFO_MSB 47
  175. #define TX_CBF_INFO_BRPOLL_INFO_MASK 0x0000ff0000000000
  176. #define TX_CBF_INFO_CBF_RESPONSE_TABLE_BASE_INDEX_OFFSET 0x0000000000000000
  177. #define TX_CBF_INFO_CBF_RESPONSE_TABLE_BASE_INDEX_LSB 48
  178. #define TX_CBF_INFO_CBF_RESPONSE_TABLE_BASE_INDEX_MSB 55
  179. #define TX_CBF_INFO_CBF_RESPONSE_TABLE_BASE_INDEX_MASK 0x00ff000000000000
  180. #define TX_CBF_INFO_PEER_INDEX_OFFSET 0x0000000000000000
  181. #define TX_CBF_INFO_PEER_INDEX_LSB 56
  182. #define TX_CBF_INFO_PEER_INDEX_MSB 58
  183. #define TX_CBF_INFO_PEER_INDEX_MASK 0x0700000000000000
  184. #define TX_CBF_INFO_PKT_TYPE_OFFSET 0x0000000000000000
  185. #define TX_CBF_INFO_PKT_TYPE_LSB 59
  186. #define TX_CBF_INFO_PKT_TYPE_MSB 62
  187. #define TX_CBF_INFO_PKT_TYPE_MASK 0x7800000000000000
  188. #define TX_CBF_INFO_TXOP_DURATION_ALL_ONES_OFFSET 0x0000000000000000
  189. #define TX_CBF_INFO_TXOP_DURATION_ALL_ONES_LSB 63
  190. #define TX_CBF_INFO_TXOP_DURATION_ALL_ONES_MSB 63
  191. #define TX_CBF_INFO_TXOP_DURATION_ALL_ONES_MASK 0x8000000000000000
  192. #define TX_CBF_INFO_TRIGGER_BRPOLL_COMMON_INFO_15_0_OFFSET 0x0000000000000008
  193. #define TX_CBF_INFO_TRIGGER_BRPOLL_COMMON_INFO_15_0_LSB 0
  194. #define TX_CBF_INFO_TRIGGER_BRPOLL_COMMON_INFO_15_0_MSB 15
  195. #define TX_CBF_INFO_TRIGGER_BRPOLL_COMMON_INFO_15_0_MASK 0x000000000000ffff
  196. #define TX_CBF_INFO_TRIGGER_BRPOLL_COMMON_INFO_31_16_OFFSET 0x0000000000000008
  197. #define TX_CBF_INFO_TRIGGER_BRPOLL_COMMON_INFO_31_16_LSB 16
  198. #define TX_CBF_INFO_TRIGGER_BRPOLL_COMMON_INFO_31_16_MSB 31
  199. #define TX_CBF_INFO_TRIGGER_BRPOLL_COMMON_INFO_31_16_MASK 0x00000000ffff0000
  200. #define TX_CBF_INFO_TRIGGER_BRPOLL_USER_INFO_15_0_OFFSET 0x0000000000000008
  201. #define TX_CBF_INFO_TRIGGER_BRPOLL_USER_INFO_15_0_LSB 32
  202. #define TX_CBF_INFO_TRIGGER_BRPOLL_USER_INFO_15_0_MSB 47
  203. #define TX_CBF_INFO_TRIGGER_BRPOLL_USER_INFO_15_0_MASK 0x0000ffff00000000
  204. #define TX_CBF_INFO_TRIGGER_BRPOLL_USER_INFO_31_16_OFFSET 0x0000000000000008
  205. #define TX_CBF_INFO_TRIGGER_BRPOLL_USER_INFO_31_16_LSB 48
  206. #define TX_CBF_INFO_TRIGGER_BRPOLL_USER_INFO_31_16_MSB 63
  207. #define TX_CBF_INFO_TRIGGER_BRPOLL_USER_INFO_31_16_MASK 0xffff000000000000
  208. #define TX_CBF_INFO_ADDR1_31_0_OFFSET 0x0000000000000010
  209. #define TX_CBF_INFO_ADDR1_31_0_LSB 0
  210. #define TX_CBF_INFO_ADDR1_31_0_MSB 31
  211. #define TX_CBF_INFO_ADDR1_31_0_MASK 0x00000000ffffffff
  212. #define TX_CBF_INFO_ADDR1_47_32_OFFSET 0x0000000000000010
  213. #define TX_CBF_INFO_ADDR1_47_32_LSB 32
  214. #define TX_CBF_INFO_ADDR1_47_32_MSB 47
  215. #define TX_CBF_INFO_ADDR1_47_32_MASK 0x0000ffff00000000
  216. #define TX_CBF_INFO_ADDR2_15_0_OFFSET 0x0000000000000010
  217. #define TX_CBF_INFO_ADDR2_15_0_LSB 48
  218. #define TX_CBF_INFO_ADDR2_15_0_MSB 63
  219. #define TX_CBF_INFO_ADDR2_15_0_MASK 0xffff000000000000
  220. #define TX_CBF_INFO_ADDR2_47_16_OFFSET 0x0000000000000018
  221. #define TX_CBF_INFO_ADDR2_47_16_LSB 0
  222. #define TX_CBF_INFO_ADDR2_47_16_MSB 31
  223. #define TX_CBF_INFO_ADDR2_47_16_MASK 0x00000000ffffffff
  224. #define TX_CBF_INFO_ADDR3_31_0_OFFSET 0x0000000000000018
  225. #define TX_CBF_INFO_ADDR3_31_0_LSB 32
  226. #define TX_CBF_INFO_ADDR3_31_0_MSB 63
  227. #define TX_CBF_INFO_ADDR3_31_0_MASK 0xffffffff00000000
  228. #define TX_CBF_INFO_ADDR3_47_32_OFFSET 0x0000000000000020
  229. #define TX_CBF_INFO_ADDR3_47_32_LSB 0
  230. #define TX_CBF_INFO_ADDR3_47_32_MSB 15
  231. #define TX_CBF_INFO_ADDR3_47_32_MASK 0x000000000000ffff
  232. #define TX_CBF_INFO_STA_PARTIAL_AID_OFFSET 0x0000000000000020
  233. #define TX_CBF_INFO_STA_PARTIAL_AID_LSB 16
  234. #define TX_CBF_INFO_STA_PARTIAL_AID_MSB 26
  235. #define TX_CBF_INFO_STA_PARTIAL_AID_MASK 0x0000000007ff0000
  236. #define TX_CBF_INFO_RESERVED_8A_OFFSET 0x0000000000000020
  237. #define TX_CBF_INFO_RESERVED_8A_LSB 27
  238. #define TX_CBF_INFO_RESERVED_8A_MSB 30
  239. #define TX_CBF_INFO_RESERVED_8A_MASK 0x0000000078000000
  240. #define TX_CBF_INFO_CBF_RESP_PWR_MGMT_OFFSET 0x0000000000000020
  241. #define TX_CBF_INFO_CBF_RESP_PWR_MGMT_LSB 31
  242. #define TX_CBF_INFO_CBF_RESP_PWR_MGMT_MSB 31
  243. #define TX_CBF_INFO_CBF_RESP_PWR_MGMT_MASK 0x0000000080000000
  244. #define TX_CBF_INFO_GROUP_ID_OFFSET 0x0000000000000020
  245. #define TX_CBF_INFO_GROUP_ID_LSB 32
  246. #define TX_CBF_INFO_GROUP_ID_MSB 37
  247. #define TX_CBF_INFO_GROUP_ID_MASK 0x0000003f00000000
  248. #define TX_CBF_INFO_RSSI_COMB_OFFSET 0x0000000000000020
  249. #define TX_CBF_INFO_RSSI_COMB_LSB 38
  250. #define TX_CBF_INFO_RSSI_COMB_MSB 45
  251. #define TX_CBF_INFO_RSSI_COMB_MASK 0x00003fc000000000
  252. #define TX_CBF_INFO_RESERVED_9A_OFFSET 0x0000000000000020
  253. #define TX_CBF_INFO_RESERVED_9A_LSB 46
  254. #define TX_CBF_INFO_RESERVED_9A_MSB 47
  255. #define TX_CBF_INFO_RESERVED_9A_MASK 0x0000c00000000000
  256. #define TX_CBF_INFO_VHT_NDPA_STA_INFO_OFFSET 0x0000000000000020
  257. #define TX_CBF_INFO_VHT_NDPA_STA_INFO_LSB 48
  258. #define TX_CBF_INFO_VHT_NDPA_STA_INFO_MSB 63
  259. #define TX_CBF_INFO_VHT_NDPA_STA_INFO_MASK 0xffff000000000000
  260. #define TX_CBF_INFO_HE_EHT_STA_INFO_15_0_OFFSET 0x0000000000000028
  261. #define TX_CBF_INFO_HE_EHT_STA_INFO_15_0_LSB 0
  262. #define TX_CBF_INFO_HE_EHT_STA_INFO_15_0_MSB 15
  263. #define TX_CBF_INFO_HE_EHT_STA_INFO_15_0_MASK 0x000000000000ffff
  264. #define TX_CBF_INFO_HE_EHT_STA_INFO_31_16_OFFSET 0x0000000000000028
  265. #define TX_CBF_INFO_HE_EHT_STA_INFO_31_16_LSB 16
  266. #define TX_CBF_INFO_HE_EHT_STA_INFO_31_16_MSB 31
  267. #define TX_CBF_INFO_HE_EHT_STA_INFO_31_16_MASK 0x00000000ffff0000
  268. #define TX_CBF_INFO_DOT11AX_RECEIVED_FORMAT_INDICATION_OFFSET 0x0000000000000028
  269. #define TX_CBF_INFO_DOT11AX_RECEIVED_FORMAT_INDICATION_LSB 32
  270. #define TX_CBF_INFO_DOT11AX_RECEIVED_FORMAT_INDICATION_MSB 32
  271. #define TX_CBF_INFO_DOT11AX_RECEIVED_FORMAT_INDICATION_MASK 0x0000000100000000
  272. #define TX_CBF_INFO_DOT11AX_RECEIVED_DL_UL_FLAG_OFFSET 0x0000000000000028
  273. #define TX_CBF_INFO_DOT11AX_RECEIVED_DL_UL_FLAG_LSB 33
  274. #define TX_CBF_INFO_DOT11AX_RECEIVED_DL_UL_FLAG_MSB 33
  275. #define TX_CBF_INFO_DOT11AX_RECEIVED_DL_UL_FLAG_MASK 0x0000000200000000
  276. #define TX_CBF_INFO_DOT11AX_RECEIVED_BSS_COLOR_ID_OFFSET 0x0000000000000028
  277. #define TX_CBF_INFO_DOT11AX_RECEIVED_BSS_COLOR_ID_LSB 34
  278. #define TX_CBF_INFO_DOT11AX_RECEIVED_BSS_COLOR_ID_MSB 39
  279. #define TX_CBF_INFO_DOT11AX_RECEIVED_BSS_COLOR_ID_MASK 0x000000fc00000000
  280. #define TX_CBF_INFO_DOT11AX_RECEIVED_SPATIAL_REUSE_OFFSET 0x0000000000000028
  281. #define TX_CBF_INFO_DOT11AX_RECEIVED_SPATIAL_REUSE_LSB 40
  282. #define TX_CBF_INFO_DOT11AX_RECEIVED_SPATIAL_REUSE_MSB 43
  283. #define TX_CBF_INFO_DOT11AX_RECEIVED_SPATIAL_REUSE_MASK 0x00000f0000000000
  284. #define TX_CBF_INFO_DOT11AX_RECEIVED_CP_SIZE_OFFSET 0x0000000000000028
  285. #define TX_CBF_INFO_DOT11AX_RECEIVED_CP_SIZE_LSB 44
  286. #define TX_CBF_INFO_DOT11AX_RECEIVED_CP_SIZE_MSB 45
  287. #define TX_CBF_INFO_DOT11AX_RECEIVED_CP_SIZE_MASK 0x0000300000000000
  288. #define TX_CBF_INFO_DOT11AX_RECEIVED_LTF_SIZE_OFFSET 0x0000000000000028
  289. #define TX_CBF_INFO_DOT11AX_RECEIVED_LTF_SIZE_LSB 46
  290. #define TX_CBF_INFO_DOT11AX_RECEIVED_LTF_SIZE_MSB 47
  291. #define TX_CBF_INFO_DOT11AX_RECEIVED_LTF_SIZE_MASK 0x0000c00000000000
  292. #define TX_CBF_INFO_DOT11AX_RECEIVED_CODING_OFFSET 0x0000000000000028
  293. #define TX_CBF_INFO_DOT11AX_RECEIVED_CODING_LSB 48
  294. #define TX_CBF_INFO_DOT11AX_RECEIVED_CODING_MSB 48
  295. #define TX_CBF_INFO_DOT11AX_RECEIVED_CODING_MASK 0x0001000000000000
  296. #define TX_CBF_INFO_DOT11AX_RECEIVED_DCM_OFFSET 0x0000000000000028
  297. #define TX_CBF_INFO_DOT11AX_RECEIVED_DCM_LSB 49
  298. #define TX_CBF_INFO_DOT11AX_RECEIVED_DCM_MSB 49
  299. #define TX_CBF_INFO_DOT11AX_RECEIVED_DCM_MASK 0x0002000000000000
  300. #define TX_CBF_INFO_DOT11AX_RECEIVED_DOPPLER_INDICATION_OFFSET 0x0000000000000028
  301. #define TX_CBF_INFO_DOT11AX_RECEIVED_DOPPLER_INDICATION_LSB 50
  302. #define TX_CBF_INFO_DOT11AX_RECEIVED_DOPPLER_INDICATION_MSB 50
  303. #define TX_CBF_INFO_DOT11AX_RECEIVED_DOPPLER_INDICATION_MASK 0x0004000000000000
  304. #define TX_CBF_INFO_DOT11AX_RECEIVED_EXT_RU_SIZE_OFFSET 0x0000000000000028
  305. #define TX_CBF_INFO_DOT11AX_RECEIVED_EXT_RU_SIZE_LSB 51
  306. #define TX_CBF_INFO_DOT11AX_RECEIVED_EXT_RU_SIZE_MSB 54
  307. #define TX_CBF_INFO_DOT11AX_RECEIVED_EXT_RU_SIZE_MASK 0x0078000000000000
  308. #define TX_CBF_INFO_DOT11AX_DL_UL_FLAG_OFFSET 0x0000000000000028
  309. #define TX_CBF_INFO_DOT11AX_DL_UL_FLAG_LSB 55
  310. #define TX_CBF_INFO_DOT11AX_DL_UL_FLAG_MSB 55
  311. #define TX_CBF_INFO_DOT11AX_DL_UL_FLAG_MASK 0x0080000000000000
  312. #define TX_CBF_INFO_RESERVED_11A_OFFSET 0x0000000000000028
  313. #define TX_CBF_INFO_RESERVED_11A_LSB 56
  314. #define TX_CBF_INFO_RESERVED_11A_MSB 63
  315. #define TX_CBF_INFO_RESERVED_11A_MASK 0xff00000000000000
  316. #define TX_CBF_INFO_SW_RESPONSE_FRAME_LENGTH_OFFSET 0x0000000000000030
  317. #define TX_CBF_INFO_SW_RESPONSE_FRAME_LENGTH_LSB 0
  318. #define TX_CBF_INFO_SW_RESPONSE_FRAME_LENGTH_MSB 15
  319. #define TX_CBF_INFO_SW_RESPONSE_FRAME_LENGTH_MASK 0x000000000000ffff
  320. #define TX_CBF_INFO_SW_RESPONSE_TLV_FROM_CRYPTO_OFFSET 0x0000000000000030
  321. #define TX_CBF_INFO_SW_RESPONSE_TLV_FROM_CRYPTO_LSB 16
  322. #define TX_CBF_INFO_SW_RESPONSE_TLV_FROM_CRYPTO_MSB 16
  323. #define TX_CBF_INFO_SW_RESPONSE_TLV_FROM_CRYPTO_MASK 0x0000000000010000
  324. #define TX_CBF_INFO_WAIT_SIFS_CONFIG_VALID_OFFSET 0x0000000000000030
  325. #define TX_CBF_INFO_WAIT_SIFS_CONFIG_VALID_LSB 17
  326. #define TX_CBF_INFO_WAIT_SIFS_CONFIG_VALID_MSB 17
  327. #define TX_CBF_INFO_WAIT_SIFS_CONFIG_VALID_MASK 0x0000000000020000
  328. #define TX_CBF_INFO_WAIT_SIFS_OFFSET 0x0000000000000030
  329. #define TX_CBF_INFO_WAIT_SIFS_LSB 18
  330. #define TX_CBF_INFO_WAIT_SIFS_MSB 19
  331. #define TX_CBF_INFO_WAIT_SIFS_MASK 0x00000000000c0000
  332. #define TX_CBF_INFO_RANGING_OFFSET 0x0000000000000030
  333. #define TX_CBF_INFO_RANGING_LSB 20
  334. #define TX_CBF_INFO_RANGING_MSB 20
  335. #define TX_CBF_INFO_RANGING_MASK 0x0000000000100000
  336. #define TX_CBF_INFO_SECURE_OFFSET 0x0000000000000030
  337. #define TX_CBF_INFO_SECURE_LSB 21
  338. #define TX_CBF_INFO_SECURE_MSB 21
  339. #define TX_CBF_INFO_SECURE_MASK 0x0000000000200000
  340. #define TX_CBF_INFO_TB_RANGING_RESPONSE_REQUIRED_OFFSET 0x0000000000000030
  341. #define TX_CBF_INFO_TB_RANGING_RESPONSE_REQUIRED_LSB 22
  342. #define TX_CBF_INFO_TB_RANGING_RESPONSE_REQUIRED_MSB 23
  343. #define TX_CBF_INFO_TB_RANGING_RESPONSE_REQUIRED_MASK 0x0000000000c00000
  344. #define TX_CBF_INFO_RESERVED_12A_OFFSET 0x0000000000000030
  345. #define TX_CBF_INFO_RESERVED_12A_LSB 24
  346. #define TX_CBF_INFO_RESERVED_12A_MSB 25
  347. #define TX_CBF_INFO_RESERVED_12A_MASK 0x0000000003000000
  348. #define TX_CBF_INFO_U_SIG_PUNCTURE_PATTERN_ENCODING_OFFSET 0x0000000000000030
  349. #define TX_CBF_INFO_U_SIG_PUNCTURE_PATTERN_ENCODING_LSB 26
  350. #define TX_CBF_INFO_U_SIG_PUNCTURE_PATTERN_ENCODING_MSB 31
  351. #define TX_CBF_INFO_U_SIG_PUNCTURE_PATTERN_ENCODING_MASK 0x00000000fc000000
  352. #define TX_CBF_INFO_DOT11BE_PUNCTURE_BITMAP_OFFSET 0x0000000000000030
  353. #define TX_CBF_INFO_DOT11BE_PUNCTURE_BITMAP_LSB 32
  354. #define TX_CBF_INFO_DOT11BE_PUNCTURE_BITMAP_MSB 47
  355. #define TX_CBF_INFO_DOT11BE_PUNCTURE_BITMAP_MASK 0x0000ffff00000000
  356. #define TX_CBF_INFO_DOT11BE_RESPONSE_OFFSET 0x0000000000000030
  357. #define TX_CBF_INFO_DOT11BE_RESPONSE_LSB 48
  358. #define TX_CBF_INFO_DOT11BE_RESPONSE_MSB 48
  359. #define TX_CBF_INFO_DOT11BE_RESPONSE_MASK 0x0001000000000000
  360. #define TX_CBF_INFO_PUNCTURED_RESPONSE_OFFSET 0x0000000000000030
  361. #define TX_CBF_INFO_PUNCTURED_RESPONSE_LSB 49
  362. #define TX_CBF_INFO_PUNCTURED_RESPONSE_MSB 49
  363. #define TX_CBF_INFO_PUNCTURED_RESPONSE_MASK 0x0002000000000000
  364. #define TX_CBF_INFO_NPDA_INFO_11BE_VALID_OFFSET 0x0000000000000030
  365. #define TX_CBF_INFO_NPDA_INFO_11BE_VALID_LSB 50
  366. #define TX_CBF_INFO_NPDA_INFO_11BE_VALID_MSB 50
  367. #define TX_CBF_INFO_NPDA_INFO_11BE_VALID_MASK 0x0004000000000000
  368. #define TX_CBF_INFO_EHT_DUPLICATE_MODE_OFFSET 0x0000000000000030
  369. #define TX_CBF_INFO_EHT_DUPLICATE_MODE_LSB 51
  370. #define TX_CBF_INFO_EHT_DUPLICATE_MODE_MSB 52
  371. #define TX_CBF_INFO_EHT_DUPLICATE_MODE_MASK 0x0018000000000000
  372. #define TX_CBF_INFO_RESERVED_13A_OFFSET 0x0000000000000030
  373. #define TX_CBF_INFO_RESERVED_13A_LSB 53
  374. #define TX_CBF_INFO_RESERVED_13A_MSB 63
  375. #define TX_CBF_INFO_RESERVED_13A_MASK 0xffe0000000000000
  376. #define TX_CBF_INFO_EHT_STA_INFO_39_32_OFFSET 0x0000000000000038
  377. #define TX_CBF_INFO_EHT_STA_INFO_39_32_LSB 0
  378. #define TX_CBF_INFO_EHT_STA_INFO_39_32_MSB 7
  379. #define TX_CBF_INFO_EHT_STA_INFO_39_32_MASK 0x00000000000000ff
  380. #define TX_CBF_INFO_RESERVED_14A_OFFSET 0x0000000000000038
  381. #define TX_CBF_INFO_RESERVED_14A_LSB 8
  382. #define TX_CBF_INFO_RESERVED_14A_MSB 31
  383. #define TX_CBF_INFO_RESERVED_14A_MASK 0x00000000ffffff00
  384. #define TX_CBF_INFO_TLV64_PADDING_OFFSET 0x0000000000000038
  385. #define TX_CBF_INFO_TLV64_PADDING_LSB 32
  386. #define TX_CBF_INFO_TLV64_PADDING_MSB 63
  387. #define TX_CBF_INFO_TLV64_PADDING_MASK 0xffffffff00000000
  388. #endif