tcl_data_cmd.h 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _TCL_DATA_CMD_H_
  6. #define _TCL_DATA_CMD_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #include "buffer_addr_info.h"
  10. #define NUM_OF_DWORDS_TCL_DATA_CMD 8
  11. struct tcl_data_cmd {
  12. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  13. struct buffer_addr_info buf_addr_info;
  14. uint32_t tcl_cmd_type : 1,
  15. buf_or_ext_desc_type : 1,
  16. bank_id : 6,
  17. tx_notify_frame : 3,
  18. header_length_read_sel : 1,
  19. buffer_timestamp : 19,
  20. buffer_timestamp_valid : 1;
  21. uint32_t reserved_3a : 16,
  22. tcl_cmd_number : 16;
  23. uint32_t data_length : 16,
  24. ipv4_checksum_en : 1,
  25. udp_over_ipv4_checksum_en : 1,
  26. udp_over_ipv6_checksum_en : 1,
  27. tcp_over_ipv4_checksum_en : 1,
  28. tcp_over_ipv6_checksum_en : 1,
  29. to_fw : 1,
  30. reserved_4a : 1,
  31. packet_offset : 9;
  32. uint32_t hlos_tid_overwrite : 1,
  33. flow_override_enable : 1,
  34. who_classify_info_sel : 2,
  35. hlos_tid : 4,
  36. flow_override : 1,
  37. pmac_id : 2,
  38. msdu_color : 2,
  39. reserved_5a : 11,
  40. vdev_id : 8;
  41. uint32_t search_index : 20,
  42. cache_set_num : 4,
  43. index_lookup_override : 1,
  44. reserved_6a : 7;
  45. uint32_t reserved_7a : 20,
  46. ring_id : 8,
  47. looping_count : 4;
  48. #else
  49. struct buffer_addr_info buf_addr_info;
  50. uint32_t buffer_timestamp_valid : 1,
  51. buffer_timestamp : 19,
  52. header_length_read_sel : 1,
  53. tx_notify_frame : 3,
  54. bank_id : 6,
  55. buf_or_ext_desc_type : 1,
  56. tcl_cmd_type : 1;
  57. uint32_t tcl_cmd_number : 16,
  58. reserved_3a : 16;
  59. uint32_t packet_offset : 9,
  60. reserved_4a : 1,
  61. to_fw : 1,
  62. tcp_over_ipv6_checksum_en : 1,
  63. tcp_over_ipv4_checksum_en : 1,
  64. udp_over_ipv6_checksum_en : 1,
  65. udp_over_ipv4_checksum_en : 1,
  66. ipv4_checksum_en : 1,
  67. data_length : 16;
  68. uint32_t vdev_id : 8,
  69. reserved_5a : 11,
  70. msdu_color : 2,
  71. pmac_id : 2,
  72. flow_override : 1,
  73. hlos_tid : 4,
  74. who_classify_info_sel : 2,
  75. flow_override_enable : 1,
  76. hlos_tid_overwrite : 1;
  77. uint32_t reserved_6a : 7,
  78. index_lookup_override : 1,
  79. cache_set_num : 4,
  80. search_index : 20;
  81. uint32_t looping_count : 4,
  82. ring_id : 8,
  83. reserved_7a : 20;
  84. #endif
  85. };
  86. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_31_0_OFFSET 0x00000000
  87. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_31_0_LSB 0
  88. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_31_0_MSB 31
  89. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_31_0_MASK 0xffffffff
  90. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_39_32_OFFSET 0x00000004
  91. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_39_32_LSB 0
  92. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_39_32_MSB 7
  93. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_39_32_MASK 0x000000ff
  94. #define TCL_DATA_CMD_BUF_ADDR_INFO_RETURN_BUFFER_MANAGER_OFFSET 0x00000004
  95. #define TCL_DATA_CMD_BUF_ADDR_INFO_RETURN_BUFFER_MANAGER_LSB 8
  96. #define TCL_DATA_CMD_BUF_ADDR_INFO_RETURN_BUFFER_MANAGER_MSB 11
  97. #define TCL_DATA_CMD_BUF_ADDR_INFO_RETURN_BUFFER_MANAGER_MASK 0x00000f00
  98. #define TCL_DATA_CMD_BUF_ADDR_INFO_SW_BUFFER_COOKIE_OFFSET 0x00000004
  99. #define TCL_DATA_CMD_BUF_ADDR_INFO_SW_BUFFER_COOKIE_LSB 12
  100. #define TCL_DATA_CMD_BUF_ADDR_INFO_SW_BUFFER_COOKIE_MSB 31
  101. #define TCL_DATA_CMD_BUF_ADDR_INFO_SW_BUFFER_COOKIE_MASK 0xfffff000
  102. #define TCL_DATA_CMD_TCL_CMD_TYPE_OFFSET 0x00000008
  103. #define TCL_DATA_CMD_TCL_CMD_TYPE_LSB 0
  104. #define TCL_DATA_CMD_TCL_CMD_TYPE_MSB 0
  105. #define TCL_DATA_CMD_TCL_CMD_TYPE_MASK 0x00000001
  106. #define TCL_DATA_CMD_BUF_OR_EXT_DESC_TYPE_OFFSET 0x00000008
  107. #define TCL_DATA_CMD_BUF_OR_EXT_DESC_TYPE_LSB 1
  108. #define TCL_DATA_CMD_BUF_OR_EXT_DESC_TYPE_MSB 1
  109. #define TCL_DATA_CMD_BUF_OR_EXT_DESC_TYPE_MASK 0x00000002
  110. #define TCL_DATA_CMD_BANK_ID_OFFSET 0x00000008
  111. #define TCL_DATA_CMD_BANK_ID_LSB 2
  112. #define TCL_DATA_CMD_BANK_ID_MSB 7
  113. #define TCL_DATA_CMD_BANK_ID_MASK 0x000000fc
  114. #define TCL_DATA_CMD_TX_NOTIFY_FRAME_OFFSET 0x00000008
  115. #define TCL_DATA_CMD_TX_NOTIFY_FRAME_LSB 8
  116. #define TCL_DATA_CMD_TX_NOTIFY_FRAME_MSB 10
  117. #define TCL_DATA_CMD_TX_NOTIFY_FRAME_MASK 0x00000700
  118. #define TCL_DATA_CMD_HEADER_LENGTH_READ_SEL_OFFSET 0x00000008
  119. #define TCL_DATA_CMD_HEADER_LENGTH_READ_SEL_LSB 11
  120. #define TCL_DATA_CMD_HEADER_LENGTH_READ_SEL_MSB 11
  121. #define TCL_DATA_CMD_HEADER_LENGTH_READ_SEL_MASK 0x00000800
  122. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_OFFSET 0x00000008
  123. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_LSB 12
  124. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_MSB 30
  125. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_MASK 0x7ffff000
  126. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_VALID_OFFSET 0x00000008
  127. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_VALID_LSB 31
  128. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_VALID_MSB 31
  129. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_VALID_MASK 0x80000000
  130. #define TCL_DATA_CMD_RESERVED_3A_OFFSET 0x0000000c
  131. #define TCL_DATA_CMD_RESERVED_3A_LSB 0
  132. #define TCL_DATA_CMD_RESERVED_3A_MSB 15
  133. #define TCL_DATA_CMD_RESERVED_3A_MASK 0x0000ffff
  134. #define TCL_DATA_CMD_TCL_CMD_NUMBER_OFFSET 0x0000000c
  135. #define TCL_DATA_CMD_TCL_CMD_NUMBER_LSB 16
  136. #define TCL_DATA_CMD_TCL_CMD_NUMBER_MSB 31
  137. #define TCL_DATA_CMD_TCL_CMD_NUMBER_MASK 0xffff0000
  138. #define TCL_DATA_CMD_DATA_LENGTH_OFFSET 0x00000010
  139. #define TCL_DATA_CMD_DATA_LENGTH_LSB 0
  140. #define TCL_DATA_CMD_DATA_LENGTH_MSB 15
  141. #define TCL_DATA_CMD_DATA_LENGTH_MASK 0x0000ffff
  142. #define TCL_DATA_CMD_IPV4_CHECKSUM_EN_OFFSET 0x00000010
  143. #define TCL_DATA_CMD_IPV4_CHECKSUM_EN_LSB 16
  144. #define TCL_DATA_CMD_IPV4_CHECKSUM_EN_MSB 16
  145. #define TCL_DATA_CMD_IPV4_CHECKSUM_EN_MASK 0x00010000
  146. #define TCL_DATA_CMD_UDP_OVER_IPV4_CHECKSUM_EN_OFFSET 0x00000010
  147. #define TCL_DATA_CMD_UDP_OVER_IPV4_CHECKSUM_EN_LSB 17
  148. #define TCL_DATA_CMD_UDP_OVER_IPV4_CHECKSUM_EN_MSB 17
  149. #define TCL_DATA_CMD_UDP_OVER_IPV4_CHECKSUM_EN_MASK 0x00020000
  150. #define TCL_DATA_CMD_UDP_OVER_IPV6_CHECKSUM_EN_OFFSET 0x00000010
  151. #define TCL_DATA_CMD_UDP_OVER_IPV6_CHECKSUM_EN_LSB 18
  152. #define TCL_DATA_CMD_UDP_OVER_IPV6_CHECKSUM_EN_MSB 18
  153. #define TCL_DATA_CMD_UDP_OVER_IPV6_CHECKSUM_EN_MASK 0x00040000
  154. #define TCL_DATA_CMD_TCP_OVER_IPV4_CHECKSUM_EN_OFFSET 0x00000010
  155. #define TCL_DATA_CMD_TCP_OVER_IPV4_CHECKSUM_EN_LSB 19
  156. #define TCL_DATA_CMD_TCP_OVER_IPV4_CHECKSUM_EN_MSB 19
  157. #define TCL_DATA_CMD_TCP_OVER_IPV4_CHECKSUM_EN_MASK 0x00080000
  158. #define TCL_DATA_CMD_TCP_OVER_IPV6_CHECKSUM_EN_OFFSET 0x00000010
  159. #define TCL_DATA_CMD_TCP_OVER_IPV6_CHECKSUM_EN_LSB 20
  160. #define TCL_DATA_CMD_TCP_OVER_IPV6_CHECKSUM_EN_MSB 20
  161. #define TCL_DATA_CMD_TCP_OVER_IPV6_CHECKSUM_EN_MASK 0x00100000
  162. #define TCL_DATA_CMD_TO_FW_OFFSET 0x00000010
  163. #define TCL_DATA_CMD_TO_FW_LSB 21
  164. #define TCL_DATA_CMD_TO_FW_MSB 21
  165. #define TCL_DATA_CMD_TO_FW_MASK 0x00200000
  166. #define TCL_DATA_CMD_RESERVED_4A_OFFSET 0x00000010
  167. #define TCL_DATA_CMD_RESERVED_4A_LSB 22
  168. #define TCL_DATA_CMD_RESERVED_4A_MSB 22
  169. #define TCL_DATA_CMD_RESERVED_4A_MASK 0x00400000
  170. #define TCL_DATA_CMD_PACKET_OFFSET_OFFSET 0x00000010
  171. #define TCL_DATA_CMD_PACKET_OFFSET_LSB 23
  172. #define TCL_DATA_CMD_PACKET_OFFSET_MSB 31
  173. #define TCL_DATA_CMD_PACKET_OFFSET_MASK 0xff800000
  174. #define TCL_DATA_CMD_HLOS_TID_OVERWRITE_OFFSET 0x00000014
  175. #define TCL_DATA_CMD_HLOS_TID_OVERWRITE_LSB 0
  176. #define TCL_DATA_CMD_HLOS_TID_OVERWRITE_MSB 0
  177. #define TCL_DATA_CMD_HLOS_TID_OVERWRITE_MASK 0x00000001
  178. #define TCL_DATA_CMD_FLOW_OVERRIDE_ENABLE_OFFSET 0x00000014
  179. #define TCL_DATA_CMD_FLOW_OVERRIDE_ENABLE_LSB 1
  180. #define TCL_DATA_CMD_FLOW_OVERRIDE_ENABLE_MSB 1
  181. #define TCL_DATA_CMD_FLOW_OVERRIDE_ENABLE_MASK 0x00000002
  182. #define TCL_DATA_CMD_WHO_CLASSIFY_INFO_SEL_OFFSET 0x00000014
  183. #define TCL_DATA_CMD_WHO_CLASSIFY_INFO_SEL_LSB 2
  184. #define TCL_DATA_CMD_WHO_CLASSIFY_INFO_SEL_MSB 3
  185. #define TCL_DATA_CMD_WHO_CLASSIFY_INFO_SEL_MASK 0x0000000c
  186. #define TCL_DATA_CMD_HLOS_TID_OFFSET 0x00000014
  187. #define TCL_DATA_CMD_HLOS_TID_LSB 4
  188. #define TCL_DATA_CMD_HLOS_TID_MSB 7
  189. #define TCL_DATA_CMD_HLOS_TID_MASK 0x000000f0
  190. #define TCL_DATA_CMD_FLOW_OVERRIDE_OFFSET 0x00000014
  191. #define TCL_DATA_CMD_FLOW_OVERRIDE_LSB 8
  192. #define TCL_DATA_CMD_FLOW_OVERRIDE_MSB 8
  193. #define TCL_DATA_CMD_FLOW_OVERRIDE_MASK 0x00000100
  194. #define TCL_DATA_CMD_PMAC_ID_OFFSET 0x00000014
  195. #define TCL_DATA_CMD_PMAC_ID_LSB 9
  196. #define TCL_DATA_CMD_PMAC_ID_MSB 10
  197. #define TCL_DATA_CMD_PMAC_ID_MASK 0x00000600
  198. #define TCL_DATA_CMD_MSDU_COLOR_OFFSET 0x00000014
  199. #define TCL_DATA_CMD_MSDU_COLOR_LSB 11
  200. #define TCL_DATA_CMD_MSDU_COLOR_MSB 12
  201. #define TCL_DATA_CMD_MSDU_COLOR_MASK 0x00001800
  202. #define TCL_DATA_CMD_RESERVED_5A_OFFSET 0x00000014
  203. #define TCL_DATA_CMD_RESERVED_5A_LSB 13
  204. #define TCL_DATA_CMD_RESERVED_5A_MSB 23
  205. #define TCL_DATA_CMD_RESERVED_5A_MASK 0x00ffe000
  206. #define TCL_DATA_CMD_VDEV_ID_OFFSET 0x00000014
  207. #define TCL_DATA_CMD_VDEV_ID_LSB 24
  208. #define TCL_DATA_CMD_VDEV_ID_MSB 31
  209. #define TCL_DATA_CMD_VDEV_ID_MASK 0xff000000
  210. #define TCL_DATA_CMD_SEARCH_INDEX_OFFSET 0x00000018
  211. #define TCL_DATA_CMD_SEARCH_INDEX_LSB 0
  212. #define TCL_DATA_CMD_SEARCH_INDEX_MSB 19
  213. #define TCL_DATA_CMD_SEARCH_INDEX_MASK 0x000fffff
  214. #define TCL_DATA_CMD_CACHE_SET_NUM_OFFSET 0x00000018
  215. #define TCL_DATA_CMD_CACHE_SET_NUM_LSB 20
  216. #define TCL_DATA_CMD_CACHE_SET_NUM_MSB 23
  217. #define TCL_DATA_CMD_CACHE_SET_NUM_MASK 0x00f00000
  218. #define TCL_DATA_CMD_INDEX_LOOKUP_OVERRIDE_OFFSET 0x00000018
  219. #define TCL_DATA_CMD_INDEX_LOOKUP_OVERRIDE_LSB 24
  220. #define TCL_DATA_CMD_INDEX_LOOKUP_OVERRIDE_MSB 24
  221. #define TCL_DATA_CMD_INDEX_LOOKUP_OVERRIDE_MASK 0x01000000
  222. #define TCL_DATA_CMD_RESERVED_6A_OFFSET 0x00000018
  223. #define TCL_DATA_CMD_RESERVED_6A_LSB 25
  224. #define TCL_DATA_CMD_RESERVED_6A_MSB 31
  225. #define TCL_DATA_CMD_RESERVED_6A_MASK 0xfe000000
  226. #define TCL_DATA_CMD_RESERVED_7A_OFFSET 0x0000001c
  227. #define TCL_DATA_CMD_RESERVED_7A_LSB 0
  228. #define TCL_DATA_CMD_RESERVED_7A_MSB 19
  229. #define TCL_DATA_CMD_RESERVED_7A_MASK 0x000fffff
  230. #define TCL_DATA_CMD_RING_ID_OFFSET 0x0000001c
  231. #define TCL_DATA_CMD_RING_ID_LSB 20
  232. #define TCL_DATA_CMD_RING_ID_MSB 27
  233. #define TCL_DATA_CMD_RING_ID_MASK 0x0ff00000
  234. #define TCL_DATA_CMD_LOOPING_COUNT_OFFSET 0x0000001c
  235. #define TCL_DATA_CMD_LOOPING_COUNT_LSB 28
  236. #define TCL_DATA_CMD_LOOPING_COUNT_MSB 31
  237. #define TCL_DATA_CMD_LOOPING_COUNT_MASK 0xf0000000
  238. #endif