rxpcu_early_rx_indication.h 3.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _RXPCU_EARLY_RX_INDICATION_H_
  6. #define _RXPCU_EARLY_RX_INDICATION_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #define NUM_OF_DWORDS_RXPCU_EARLY_RX_INDICATION 2
  10. #define NUM_OF_QWORDS_RXPCU_EARLY_RX_INDICATION 1
  11. struct rxpcu_early_rx_indication {
  12. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  13. uint32_t pkt_type : 4,
  14. dot11ax_su_extended : 1,
  15. rate_mcs : 4,
  16. dot11ax_received_ext_ru_size : 4,
  17. reserved_0a : 19;
  18. uint32_t tlv64_padding : 32;
  19. #else
  20. uint32_t reserved_0a : 19,
  21. dot11ax_received_ext_ru_size : 4,
  22. rate_mcs : 4,
  23. dot11ax_su_extended : 1,
  24. pkt_type : 4;
  25. uint32_t tlv64_padding : 32;
  26. #endif
  27. };
  28. #define RXPCU_EARLY_RX_INDICATION_PKT_TYPE_OFFSET 0x0000000000000000
  29. #define RXPCU_EARLY_RX_INDICATION_PKT_TYPE_LSB 0
  30. #define RXPCU_EARLY_RX_INDICATION_PKT_TYPE_MSB 3
  31. #define RXPCU_EARLY_RX_INDICATION_PKT_TYPE_MASK 0x000000000000000f
  32. #define RXPCU_EARLY_RX_INDICATION_DOT11AX_SU_EXTENDED_OFFSET 0x0000000000000000
  33. #define RXPCU_EARLY_RX_INDICATION_DOT11AX_SU_EXTENDED_LSB 4
  34. #define RXPCU_EARLY_RX_INDICATION_DOT11AX_SU_EXTENDED_MSB 4
  35. #define RXPCU_EARLY_RX_INDICATION_DOT11AX_SU_EXTENDED_MASK 0x0000000000000010
  36. #define RXPCU_EARLY_RX_INDICATION_RATE_MCS_OFFSET 0x0000000000000000
  37. #define RXPCU_EARLY_RX_INDICATION_RATE_MCS_LSB 5
  38. #define RXPCU_EARLY_RX_INDICATION_RATE_MCS_MSB 8
  39. #define RXPCU_EARLY_RX_INDICATION_RATE_MCS_MASK 0x00000000000001e0
  40. #define RXPCU_EARLY_RX_INDICATION_DOT11AX_RECEIVED_EXT_RU_SIZE_OFFSET 0x0000000000000000
  41. #define RXPCU_EARLY_RX_INDICATION_DOT11AX_RECEIVED_EXT_RU_SIZE_LSB 9
  42. #define RXPCU_EARLY_RX_INDICATION_DOT11AX_RECEIVED_EXT_RU_SIZE_MSB 12
  43. #define RXPCU_EARLY_RX_INDICATION_DOT11AX_RECEIVED_EXT_RU_SIZE_MASK 0x0000000000001e00
  44. #define RXPCU_EARLY_RX_INDICATION_RESERVED_0A_OFFSET 0x0000000000000000
  45. #define RXPCU_EARLY_RX_INDICATION_RESERVED_0A_LSB 13
  46. #define RXPCU_EARLY_RX_INDICATION_RESERVED_0A_MSB 31
  47. #define RXPCU_EARLY_RX_INDICATION_RESERVED_0A_MASK 0x00000000ffffe000
  48. #define RXPCU_EARLY_RX_INDICATION_TLV64_PADDING_OFFSET 0x0000000000000000
  49. #define RXPCU_EARLY_RX_INDICATION_TLV64_PADDING_LSB 32
  50. #define RXPCU_EARLY_RX_INDICATION_TLV64_PADDING_MSB 63
  51. #define RXPCU_EARLY_RX_INDICATION_TLV64_PADDING_MASK 0xffffffff00000000
  52. #endif