rx_reo_queue_reference.h 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
  2. *
  3. * Permission to use, copy, modify, and/or distribute this software for any
  4. * purpose with or without fee is hereby granted, provided that the above
  5. * copyright notice and this permission notice appear in all copies.
  6. *
  7. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  8. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  9. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  10. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  11. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  12. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  13. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  14. */
  15. #ifndef _RX_REO_QUEUE_REFERENCE_H_
  16. #define _RX_REO_QUEUE_REFERENCE_H_
  17. #if !defined(__ASSEMBLER__)
  18. #endif
  19. #define NUM_OF_DWORDS_RX_REO_QUEUE_REFERENCE 2
  20. struct rx_reo_queue_reference {
  21. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  22. uint32_t rx_reo_queue_desc_addr_31_0 : 32; // [31:0]
  23. uint32_t rx_reo_queue_desc_addr_39_32 : 8, // [7:0]
  24. reserved_1 : 8, // [15:8]
  25. receive_queue_number : 16; // [31:16]
  26. #else
  27. uint32_t rx_reo_queue_desc_addr_31_0 : 32; // [31:0]
  28. uint32_t receive_queue_number : 16, // [31:16]
  29. reserved_1 : 8, // [15:8]
  30. rx_reo_queue_desc_addr_39_32 : 8; // [7:0]
  31. #endif
  32. };
  33. /* Description RX_REO_QUEUE_DESC_ADDR_31_0
  34. Consumer: RXDMA
  35. Producer: RXOLE
  36. Address (lower 32 bits) of the REO queue descriptor.
  37. <legal all>
  38. */
  39. #define RX_REO_QUEUE_REFERENCE_RX_REO_QUEUE_DESC_ADDR_31_0_OFFSET 0x00000000
  40. #define RX_REO_QUEUE_REFERENCE_RX_REO_QUEUE_DESC_ADDR_31_0_LSB 0
  41. #define RX_REO_QUEUE_REFERENCE_RX_REO_QUEUE_DESC_ADDR_31_0_MSB 31
  42. #define RX_REO_QUEUE_REFERENCE_RX_REO_QUEUE_DESC_ADDR_31_0_MASK 0xffffffff
  43. /* Description RX_REO_QUEUE_DESC_ADDR_39_32
  44. Consumer: RXDMA
  45. Producer: RXOLE
  46. Address (upper 8 bits) of the REO queue descriptor.
  47. <legal all>
  48. */
  49. #define RX_REO_QUEUE_REFERENCE_RX_REO_QUEUE_DESC_ADDR_39_32_OFFSET 0x00000004
  50. #define RX_REO_QUEUE_REFERENCE_RX_REO_QUEUE_DESC_ADDR_39_32_LSB 0
  51. #define RX_REO_QUEUE_REFERENCE_RX_REO_QUEUE_DESC_ADDR_39_32_MSB 7
  52. #define RX_REO_QUEUE_REFERENCE_RX_REO_QUEUE_DESC_ADDR_39_32_MASK 0x000000ff
  53. /* Description RESERVED_1
  54. <legal 0>
  55. */
  56. #define RX_REO_QUEUE_REFERENCE_RESERVED_1_OFFSET 0x00000004
  57. #define RX_REO_QUEUE_REFERENCE_RESERVED_1_LSB 8
  58. #define RX_REO_QUEUE_REFERENCE_RESERVED_1_MSB 15
  59. #define RX_REO_QUEUE_REFERENCE_RESERVED_1_MASK 0x0000ff00
  60. /* Description RECEIVE_QUEUE_NUMBER
  61. Indicates the MPDU queue ID to which this MPDU link descriptor
  62. belongs
  63. Used for tracking and debugging
  64. <legal all>
  65. */
  66. #define RX_REO_QUEUE_REFERENCE_RECEIVE_QUEUE_NUMBER_OFFSET 0x00000004
  67. #define RX_REO_QUEUE_REFERENCE_RECEIVE_QUEUE_NUMBER_LSB 16
  68. #define RX_REO_QUEUE_REFERENCE_RECEIVE_QUEUE_NUMBER_MSB 31
  69. #define RX_REO_QUEUE_REFERENCE_RECEIVE_QUEUE_NUMBER_MASK 0xffff0000
  70. #endif // RX_REO_QUEUE_REFERENCE