phytx_ppdu_header_info_request.h 3.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798
  1. /* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
  2. *
  3. * Permission to use, copy, modify, and/or distribute this software for any
  4. * purpose with or without fee is hereby granted, provided that the above
  5. * copyright notice and this permission notice appear in all copies.
  6. *
  7. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  8. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  9. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  10. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  11. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  12. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  13. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  14. */
  15. #ifndef _PHYTX_PPDU_HEADER_INFO_REQUEST_H_
  16. #define _PHYTX_PPDU_HEADER_INFO_REQUEST_H_
  17. #if !defined(__ASSEMBLER__)
  18. #endif
  19. #define NUM_OF_WORDS_PHYTX_PPDU_HEADER_INFO_REQUEST 2
  20. #define NUM_OF_DWORDS_PHYTX_PPDU_HEADER_INFO_REQUEST 1
  21. struct phytx_ppdu_header_info_request {
  22. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  23. uint16_t request_type : 5, // [4:0]
  24. reserved : 11; // [15:5]
  25. uint16_t tlv32_padding : 16; // [15:0]
  26. #else
  27. uint16_t reserved : 11, // [15:5]
  28. request_type : 5; // [4:0]
  29. uint16_t tlv32_padding : 16; // [15:0]
  30. #endif
  31. };
  32. /* Description REQUEST_TYPE
  33. Reason for the request by PHY
  34. <enum 0 request_L_SIG_B>
  35. <enum 1 request_L_SIG_A>
  36. <enum 2 request_USER_DESC>
  37. <enum 3 request_HT_SIG>
  38. <enum 4 request_VHT_SIG_A>
  39. <enum 5 request_VHT_SIG_B >
  40. <enum 6 request_TX_SERVICE>
  41. <enum 7 request_HE_SIG_A>
  42. <enum 8 request_HE_SIG_B>
  43. <enum 9 request_U_SIG>
  44. <enum 10 request_EHT_SIG>
  45. <legal 0-10>
  46. */
  47. #define PHYTX_PPDU_HEADER_INFO_REQUEST_REQUEST_TYPE_OFFSET 0x00000000
  48. #define PHYTX_PPDU_HEADER_INFO_REQUEST_REQUEST_TYPE_LSB 0
  49. #define PHYTX_PPDU_HEADER_INFO_REQUEST_REQUEST_TYPE_MSB 4
  50. #define PHYTX_PPDU_HEADER_INFO_REQUEST_REQUEST_TYPE_MASK 0x0000001f
  51. /* Description RESERVED
  52. <legal 0>
  53. */
  54. #define PHYTX_PPDU_HEADER_INFO_REQUEST_RESERVED_OFFSET 0x00000000
  55. #define PHYTX_PPDU_HEADER_INFO_REQUEST_RESERVED_LSB 5
  56. #define PHYTX_PPDU_HEADER_INFO_REQUEST_RESERVED_MSB 15
  57. #define PHYTX_PPDU_HEADER_INFO_REQUEST_RESERVED_MASK 0x0000ffe0
  58. /* Description TLV32_PADDING
  59. Automatic WORD padding inserted while converting TLV16 to
  60. TLV32 for 64 bit ARCH
  61. <legal 0>
  62. */
  63. #define PHYTX_PPDU_HEADER_INFO_REQUEST_TLV32_PADDING_OFFSET 0x00000002
  64. #define PHYTX_PPDU_HEADER_INFO_REQUEST_TLV32_PADDING_LSB 0
  65. #define PHYTX_PPDU_HEADER_INFO_REQUEST_TLV32_PADDING_MSB 15
  66. #define PHYTX_PPDU_HEADER_INFO_REQUEST_TLV32_PADDING_MASK 0x0000ffff
  67. #endif // PHYTX_PPDU_HEADER_INFO_REQUEST