rx_msdu_start.h 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309
  1. /*
  2. * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef _RX_MSDU_START_H_
  17. #define _RX_MSDU_START_H_
  18. #define NUM_OF_DWORDS_RX_MSDU_START 10
  19. struct rx_msdu_start {
  20. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  21. uint32_t rxpcu_mpdu_filter_in_category : 2,
  22. sw_frame_group_id : 7,
  23. reserved_0 : 7,
  24. phy_ppdu_id : 16;
  25. uint32_t msdu_length : 14,
  26. stbc : 1,
  27. ipsec_esp : 1,
  28. l3_offset : 7,
  29. ipsec_ah : 1,
  30. l4_offset : 8;
  31. uint32_t msdu_number : 8,
  32. decap_format : 2,
  33. ipv4_proto : 1,
  34. ipv6_proto : 1,
  35. tcp_proto : 1,
  36. udp_proto : 1,
  37. ip_frag : 1,
  38. tcp_only_ack : 1,
  39. da_is_bcast_mcast : 1,
  40. toeplitz_hash_sel : 2,
  41. ip_fixed_header_valid : 1,
  42. ip_extn_header_valid : 1,
  43. tcp_udp_header_valid : 1,
  44. mesh_control_present : 1,
  45. ldpc : 1,
  46. ip4_protocol_ip6_next_header : 8;
  47. uint32_t toeplitz_hash_2_or_4 : 32;
  48. uint32_t flow_id_toeplitz : 32;
  49. uint32_t user_rssi : 8,
  50. pkt_type : 4,
  51. sgi : 2,
  52. rate_mcs : 4,
  53. receive_bandwidth : 3,
  54. reception_type : 3,
  55. mimo_ss_bitmap : 8;
  56. uint32_t ppdu_start_timestamp_31_0 : 32;
  57. uint32_t ppdu_start_timestamp_63_32 : 32;
  58. uint32_t sw_phy_meta_data : 32;
  59. uint32_t vlan_ctag_ci : 16,
  60. vlan_stag_ci : 16;
  61. #else
  62. uint32_t phy_ppdu_id : 16,
  63. reserved_0 : 7,
  64. sw_frame_group_id : 7,
  65. rxpcu_mpdu_filter_in_category : 2;
  66. uint32_t l4_offset : 8,
  67. ipsec_ah : 1,
  68. l3_offset : 7,
  69. ipsec_esp : 1,
  70. stbc : 1,
  71. msdu_length : 14;
  72. uint32_t ip4_protocol_ip6_next_header : 8,
  73. ldpc : 1,
  74. mesh_control_present : 1,
  75. tcp_udp_header_valid : 1,
  76. ip_extn_header_valid : 1,
  77. ip_fixed_header_valid : 1,
  78. toeplitz_hash_sel : 2,
  79. da_is_bcast_mcast : 1,
  80. tcp_only_ack : 1,
  81. ip_frag : 1,
  82. udp_proto : 1,
  83. tcp_proto : 1,
  84. ipv6_proto : 1,
  85. ipv4_proto : 1,
  86. decap_format : 2,
  87. msdu_number : 8;
  88. uint32_t toeplitz_hash_2_or_4 : 32;
  89. uint32_t flow_id_toeplitz : 32;
  90. uint32_t mimo_ss_bitmap : 8,
  91. reception_type : 3,
  92. receive_bandwidth : 3,
  93. rate_mcs : 4,
  94. sgi : 2,
  95. pkt_type : 4,
  96. user_rssi : 8;
  97. uint32_t ppdu_start_timestamp_31_0 : 32;
  98. uint32_t ppdu_start_timestamp_63_32 : 32;
  99. uint32_t sw_phy_meta_data : 32;
  100. uint32_t vlan_stag_ci : 16,
  101. vlan_ctag_ci : 16;
  102. #endif
  103. };
  104. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_OFFSET 0x00000000
  105. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_LSB 0
  106. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_MSB 1
  107. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_MASK 0x00000003
  108. #define RX_MSDU_START_SW_FRAME_GROUP_ID_OFFSET 0x00000000
  109. #define RX_MSDU_START_SW_FRAME_GROUP_ID_LSB 2
  110. #define RX_MSDU_START_SW_FRAME_GROUP_ID_MSB 8
  111. #define RX_MSDU_START_SW_FRAME_GROUP_ID_MASK 0x000001fc
  112. #define RX_MSDU_START_RESERVED_0_OFFSET 0x00000000
  113. #define RX_MSDU_START_RESERVED_0_LSB 9
  114. #define RX_MSDU_START_RESERVED_0_MSB 15
  115. #define RX_MSDU_START_RESERVED_0_MASK 0x0000fe00
  116. #define RX_MSDU_START_PHY_PPDU_ID_OFFSET 0x00000000
  117. #define RX_MSDU_START_PHY_PPDU_ID_LSB 16
  118. #define RX_MSDU_START_PHY_PPDU_ID_MSB 31
  119. #define RX_MSDU_START_PHY_PPDU_ID_MASK 0xffff0000
  120. #define RX_MSDU_START_MSDU_LENGTH_OFFSET 0x00000004
  121. #define RX_MSDU_START_MSDU_LENGTH_LSB 0
  122. #define RX_MSDU_START_MSDU_LENGTH_MSB 13
  123. #define RX_MSDU_START_MSDU_LENGTH_MASK 0x00003fff
  124. #define RX_MSDU_START_STBC_OFFSET 0x00000004
  125. #define RX_MSDU_START_STBC_LSB 14
  126. #define RX_MSDU_START_STBC_MSB 14
  127. #define RX_MSDU_START_STBC_MASK 0x00004000
  128. #define RX_MSDU_START_IPSEC_ESP_OFFSET 0x00000004
  129. #define RX_MSDU_START_IPSEC_ESP_LSB 15
  130. #define RX_MSDU_START_IPSEC_ESP_MSB 15
  131. #define RX_MSDU_START_IPSEC_ESP_MASK 0x00008000
  132. #define RX_MSDU_START_L3_OFFSET_OFFSET 0x00000004
  133. #define RX_MSDU_START_L3_OFFSET_LSB 16
  134. #define RX_MSDU_START_L3_OFFSET_MSB 22
  135. #define RX_MSDU_START_L3_OFFSET_MASK 0x007f0000
  136. #define RX_MSDU_START_IPSEC_AH_OFFSET 0x00000004
  137. #define RX_MSDU_START_IPSEC_AH_LSB 23
  138. #define RX_MSDU_START_IPSEC_AH_MSB 23
  139. #define RX_MSDU_START_IPSEC_AH_MASK 0x00800000
  140. #define RX_MSDU_START_L4_OFFSET_OFFSET 0x00000004
  141. #define RX_MSDU_START_L4_OFFSET_LSB 24
  142. #define RX_MSDU_START_L4_OFFSET_MSB 31
  143. #define RX_MSDU_START_L4_OFFSET_MASK 0xff000000
  144. #define RX_MSDU_START_MSDU_NUMBER_OFFSET 0x00000008
  145. #define RX_MSDU_START_MSDU_NUMBER_LSB 0
  146. #define RX_MSDU_START_MSDU_NUMBER_MSB 7
  147. #define RX_MSDU_START_MSDU_NUMBER_MASK 0x000000ff
  148. #define RX_MSDU_START_DECAP_FORMAT_OFFSET 0x00000008
  149. #define RX_MSDU_START_DECAP_FORMAT_LSB 8
  150. #define RX_MSDU_START_DECAP_FORMAT_MSB 9
  151. #define RX_MSDU_START_DECAP_FORMAT_MASK 0x00000300
  152. #define RX_MSDU_START_IPV4_PROTO_OFFSET 0x00000008
  153. #define RX_MSDU_START_IPV4_PROTO_LSB 10
  154. #define RX_MSDU_START_IPV4_PROTO_MSB 10
  155. #define RX_MSDU_START_IPV4_PROTO_MASK 0x00000400
  156. #define RX_MSDU_START_IPV6_PROTO_OFFSET 0x00000008
  157. #define RX_MSDU_START_IPV6_PROTO_LSB 11
  158. #define RX_MSDU_START_IPV6_PROTO_MSB 11
  159. #define RX_MSDU_START_IPV6_PROTO_MASK 0x00000800
  160. #define RX_MSDU_START_TCP_PROTO_OFFSET 0x00000008
  161. #define RX_MSDU_START_TCP_PROTO_LSB 12
  162. #define RX_MSDU_START_TCP_PROTO_MSB 12
  163. #define RX_MSDU_START_TCP_PROTO_MASK 0x00001000
  164. #define RX_MSDU_START_UDP_PROTO_OFFSET 0x00000008
  165. #define RX_MSDU_START_UDP_PROTO_LSB 13
  166. #define RX_MSDU_START_UDP_PROTO_MSB 13
  167. #define RX_MSDU_START_UDP_PROTO_MASK 0x00002000
  168. #define RX_MSDU_START_IP_FRAG_OFFSET 0x00000008
  169. #define RX_MSDU_START_IP_FRAG_LSB 14
  170. #define RX_MSDU_START_IP_FRAG_MSB 14
  171. #define RX_MSDU_START_IP_FRAG_MASK 0x00004000
  172. #define RX_MSDU_START_TCP_ONLY_ACK_OFFSET 0x00000008
  173. #define RX_MSDU_START_TCP_ONLY_ACK_LSB 15
  174. #define RX_MSDU_START_TCP_ONLY_ACK_MSB 15
  175. #define RX_MSDU_START_TCP_ONLY_ACK_MASK 0x00008000
  176. #define RX_MSDU_START_DA_IS_BCAST_MCAST_OFFSET 0x00000008
  177. #define RX_MSDU_START_DA_IS_BCAST_MCAST_LSB 16
  178. #define RX_MSDU_START_DA_IS_BCAST_MCAST_MSB 16
  179. #define RX_MSDU_START_DA_IS_BCAST_MCAST_MASK 0x00010000
  180. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_OFFSET 0x00000008
  181. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_LSB 17
  182. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_MSB 18
  183. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_MASK 0x00060000
  184. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_OFFSET 0x00000008
  185. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_LSB 19
  186. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_MSB 19
  187. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_MASK 0x00080000
  188. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_OFFSET 0x00000008
  189. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_LSB 20
  190. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_MSB 20
  191. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_MASK 0x00100000
  192. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_OFFSET 0x00000008
  193. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_LSB 21
  194. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_MSB 21
  195. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_MASK 0x00200000
  196. #define RX_MSDU_START_MESH_CONTROL_PRESENT_OFFSET 0x00000008
  197. #define RX_MSDU_START_MESH_CONTROL_PRESENT_LSB 22
  198. #define RX_MSDU_START_MESH_CONTROL_PRESENT_MSB 22
  199. #define RX_MSDU_START_MESH_CONTROL_PRESENT_MASK 0x00400000
  200. #define RX_MSDU_START_LDPC_OFFSET 0x00000008
  201. #define RX_MSDU_START_LDPC_LSB 23
  202. #define RX_MSDU_START_LDPC_MSB 23
  203. #define RX_MSDU_START_LDPC_MASK 0x00800000
  204. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_OFFSET 0x00000008
  205. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_LSB 24
  206. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_MSB 31
  207. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_MASK 0xff000000
  208. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_OFFSET 0x0000000c
  209. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_LSB 0
  210. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_MSB 31
  211. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_MASK 0xffffffff
  212. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_OFFSET 0x00000010
  213. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_LSB 0
  214. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_MSB 31
  215. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_MASK 0xffffffff
  216. #define RX_MSDU_START_USER_RSSI_OFFSET 0x00000014
  217. #define RX_MSDU_START_USER_RSSI_LSB 0
  218. #define RX_MSDU_START_USER_RSSI_MSB 7
  219. #define RX_MSDU_START_USER_RSSI_MASK 0x000000ff
  220. #define RX_MSDU_START_PKT_TYPE_OFFSET 0x00000014
  221. #define RX_MSDU_START_PKT_TYPE_LSB 8
  222. #define RX_MSDU_START_PKT_TYPE_MSB 11
  223. #define RX_MSDU_START_PKT_TYPE_MASK 0x00000f00
  224. #define RX_MSDU_START_SGI_OFFSET 0x00000014
  225. #define RX_MSDU_START_SGI_LSB 12
  226. #define RX_MSDU_START_SGI_MSB 13
  227. #define RX_MSDU_START_SGI_MASK 0x00003000
  228. #define RX_MSDU_START_RATE_MCS_OFFSET 0x00000014
  229. #define RX_MSDU_START_RATE_MCS_LSB 14
  230. #define RX_MSDU_START_RATE_MCS_MSB 17
  231. #define RX_MSDU_START_RATE_MCS_MASK 0x0003c000
  232. #define RX_MSDU_START_RECEIVE_BANDWIDTH_OFFSET 0x00000014
  233. #define RX_MSDU_START_RECEIVE_BANDWIDTH_LSB 18
  234. #define RX_MSDU_START_RECEIVE_BANDWIDTH_MSB 20
  235. #define RX_MSDU_START_RECEIVE_BANDWIDTH_MASK 0x001c0000
  236. #define RX_MSDU_START_RECEPTION_TYPE_OFFSET 0x00000014
  237. #define RX_MSDU_START_RECEPTION_TYPE_LSB 21
  238. #define RX_MSDU_START_RECEPTION_TYPE_MSB 23
  239. #define RX_MSDU_START_RECEPTION_TYPE_MASK 0x00e00000
  240. #define RX_MSDU_START_MIMO_SS_BITMAP_OFFSET 0x00000014
  241. #define RX_MSDU_START_MIMO_SS_BITMAP_LSB 24
  242. #define RX_MSDU_START_MIMO_SS_BITMAP_MSB 31
  243. #define RX_MSDU_START_MIMO_SS_BITMAP_MASK 0xff000000
  244. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_OFFSET 0x00000018
  245. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_LSB 0
  246. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_MSB 31
  247. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_MASK 0xffffffff
  248. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_OFFSET 0x0000001c
  249. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_LSB 0
  250. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_MSB 31
  251. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_MASK 0xffffffff
  252. #define RX_MSDU_START_SW_PHY_META_DATA_OFFSET 0x00000020
  253. #define RX_MSDU_START_SW_PHY_META_DATA_LSB 0
  254. #define RX_MSDU_START_SW_PHY_META_DATA_MSB 31
  255. #define RX_MSDU_START_SW_PHY_META_DATA_MASK 0xffffffff
  256. #define RX_MSDU_START_VLAN_CTAG_CI_OFFSET 0x00000024
  257. #define RX_MSDU_START_VLAN_CTAG_CI_LSB 0
  258. #define RX_MSDU_START_VLAN_CTAG_CI_MSB 15
  259. #define RX_MSDU_START_VLAN_CTAG_CI_MASK 0x0000ffff
  260. #define RX_MSDU_START_VLAN_STAG_CI_OFFSET 0x00000024
  261. #define RX_MSDU_START_VLAN_STAG_CI_LSB 16
  262. #define RX_MSDU_START_VLAN_STAG_CI_MSB 31
  263. #define RX_MSDU_START_VLAN_STAG_CI_MASK 0xffff0000
  264. #endif