dp_rx_err.c 101 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #ifdef WIFI_MONITOR_SUPPORT
  31. #include "dp_htt.h"
  32. #include <dp_mon.h>
  33. #endif
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  38. #include "qdf_net_types.h"
  39. #include "dp_rx_buffer_pool.h"
  40. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  41. #define dp_rx_err_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max regular Rx packet routing error */
  50. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  51. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  52. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  53. #ifdef FEATURE_MEC
  54. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  55. struct dp_txrx_peer *txrx_peer,
  56. uint8_t *rx_tlv_hdr,
  57. qdf_nbuf_t nbuf)
  58. {
  59. struct dp_vdev *vdev = txrx_peer->vdev;
  60. struct dp_pdev *pdev = vdev->pdev;
  61. struct dp_mec_entry *mecentry = NULL;
  62. struct dp_ast_entry *ase = NULL;
  63. uint16_t sa_idx = 0;
  64. uint8_t *data;
  65. /*
  66. * Multicast Echo Check is required only if vdev is STA and
  67. * received pkt is a multicast/broadcast pkt. otherwise
  68. * skip the MEC check.
  69. */
  70. if (vdev->opmode != wlan_op_mode_sta)
  71. return false;
  72. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  73. return false;
  74. data = qdf_nbuf_data(nbuf);
  75. /*
  76. * if the received pkts src mac addr matches with vdev
  77. * mac address then drop the pkt as it is looped back
  78. */
  79. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  80. vdev->mac_addr.raw,
  81. QDF_MAC_ADDR_SIZE)))
  82. return true;
  83. /*
  84. * In case of qwrap isolation mode, donot drop loopback packets.
  85. * In isolation mode, all packets from the wired stations need to go
  86. * to rootap and loop back to reach the wireless stations and
  87. * vice-versa.
  88. */
  89. if (qdf_unlikely(vdev->isolation_vdev))
  90. return false;
  91. /*
  92. * if the received pkts src mac addr matches with the
  93. * wired PCs MAC addr which is behind the STA or with
  94. * wireless STAs MAC addr which are behind the Repeater,
  95. * then drop the pkt as it is looped back
  96. */
  97. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  98. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  99. if ((sa_idx < 0) ||
  100. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  101. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  102. "invalid sa_idx: %d", sa_idx);
  103. qdf_assert_always(0);
  104. }
  105. qdf_spin_lock_bh(&soc->ast_lock);
  106. ase = soc->ast_table[sa_idx];
  107. /*
  108. * this check was not needed since MEC is not dependent on AST,
  109. * but if we dont have this check SON has some issues in
  110. * dual backhaul scenario. in APS SON mode, client connected
  111. * to RE 2G and sends multicast packets. the RE sends it to CAP
  112. * over 5G backhaul. the CAP loopback it on 2G to RE.
  113. * On receiving in 2G STA vap, we assume that client has roamed
  114. * and kickout the client.
  115. */
  116. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  117. qdf_spin_unlock_bh(&soc->ast_lock);
  118. goto drop;
  119. }
  120. qdf_spin_unlock_bh(&soc->ast_lock);
  121. }
  122. qdf_spin_lock_bh(&soc->mec_lock);
  123. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  124. &data[QDF_MAC_ADDR_SIZE]);
  125. if (!mecentry) {
  126. qdf_spin_unlock_bh(&soc->mec_lock);
  127. return false;
  128. }
  129. qdf_spin_unlock_bh(&soc->mec_lock);
  130. drop:
  131. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  132. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  133. return true;
  134. }
  135. #endif
  136. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  137. void dp_rx_link_desc_refill_duplicate_check(
  138. struct dp_soc *soc,
  139. struct hal_buf_info *buf_info,
  140. hal_buff_addrinfo_t ring_buf_info)
  141. {
  142. struct hal_buf_info current_link_desc_buf_info = { 0 };
  143. /* do duplicate link desc address check */
  144. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  145. &current_link_desc_buf_info);
  146. /*
  147. * TODO - Check if the hal soc api call can be removed
  148. * since the cookie is just used for print.
  149. * buffer_addr_info is the first element of ring_desc
  150. */
  151. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  152. (uint32_t *)ring_buf_info,
  153. &current_link_desc_buf_info);
  154. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  155. buf_info->paddr)) {
  156. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  157. current_link_desc_buf_info.paddr,
  158. current_link_desc_buf_info.sw_cookie);
  159. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  160. }
  161. *buf_info = current_link_desc_buf_info;
  162. }
  163. /**
  164. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  165. * (WBM) by address
  166. *
  167. * @soc: core DP main context
  168. * @link_desc_addr: link descriptor addr
  169. *
  170. * Return: QDF_STATUS
  171. */
  172. QDF_STATUS
  173. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  174. hal_buff_addrinfo_t link_desc_addr,
  175. uint8_t bm_action)
  176. {
  177. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  178. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  179. hal_soc_handle_t hal_soc = soc->hal_soc;
  180. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  181. void *src_srng_desc;
  182. if (!wbm_rel_srng) {
  183. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  184. return status;
  185. }
  186. /* do duplicate link desc address check */
  187. dp_rx_link_desc_refill_duplicate_check(
  188. soc,
  189. &soc->last_op_info.wbm_rel_link_desc,
  190. link_desc_addr);
  191. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  192. /* TODO */
  193. /*
  194. * Need API to convert from hal_ring pointer to
  195. * Ring Type / Ring Id combo
  196. */
  197. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  198. soc, wbm_rel_srng);
  199. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  200. goto done;
  201. }
  202. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  203. if (qdf_likely(src_srng_desc)) {
  204. /* Return link descriptor through WBM ring (SW2WBM)*/
  205. hal_rx_msdu_link_desc_set(hal_soc,
  206. src_srng_desc, link_desc_addr, bm_action);
  207. status = QDF_STATUS_SUCCESS;
  208. } else {
  209. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  210. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  211. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  212. srng->ring_id,
  213. soc->stats.rx.err.hal_ring_access_full_fail);
  214. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  215. *srng->u.src_ring.hp_addr,
  216. srng->u.src_ring.reap_hp,
  217. *srng->u.src_ring.tp_addr,
  218. srng->u.src_ring.cached_tp);
  219. QDF_BUG(0);
  220. }
  221. done:
  222. hal_srng_access_end(hal_soc, wbm_rel_srng);
  223. return status;
  224. }
  225. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  226. /**
  227. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  228. * (WBM), following error handling
  229. *
  230. * @soc: core DP main context
  231. * @ring_desc: opaque pointer to the REO error ring descriptor
  232. *
  233. * Return: QDF_STATUS
  234. */
  235. QDF_STATUS
  236. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  237. uint8_t bm_action)
  238. {
  239. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  240. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  241. }
  242. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  243. /**
  244. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  245. *
  246. * @soc: core txrx main context
  247. * @ring_desc: opaque pointer to the REO error ring descriptor
  248. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  249. * @head: head of the local descriptor free-list
  250. * @tail: tail of the local descriptor free-list
  251. * @quota: No. of units (packets) that can be serviced in one shot.
  252. *
  253. * This function is used to drop all MSDU in an MPDU
  254. *
  255. * Return: uint32_t: No. of elements processed
  256. */
  257. static uint32_t
  258. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  259. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  260. uint8_t *mac_id,
  261. uint32_t quota)
  262. {
  263. uint32_t rx_bufs_used = 0;
  264. void *link_desc_va;
  265. struct hal_buf_info buf_info;
  266. struct dp_pdev *pdev;
  267. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  268. int i;
  269. uint8_t *rx_tlv_hdr;
  270. uint32_t tid;
  271. struct rx_desc_pool *rx_desc_pool;
  272. struct dp_rx_desc *rx_desc;
  273. /* First field in REO Dst ring Desc is buffer_addr_info */
  274. void *buf_addr_info = ring_desc;
  275. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  276. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  277. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  278. /* buffer_addr_info is the first element of ring_desc */
  279. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  280. (uint32_t *)ring_desc,
  281. &buf_info);
  282. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  283. if (!link_desc_va) {
  284. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  285. return rx_bufs_used;
  286. }
  287. more_msdu_link_desc:
  288. /* No UNMAP required -- this is "malloc_consistent" memory */
  289. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  290. &mpdu_desc_info->msdu_count);
  291. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  292. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  293. soc, msdu_list.sw_cookie[i]);
  294. qdf_assert_always(rx_desc);
  295. /* all buffers from a MSDU link link belong to same pdev */
  296. *mac_id = rx_desc->pool_id;
  297. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  298. if (!pdev) {
  299. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  300. soc, rx_desc->pool_id);
  301. return rx_bufs_used;
  302. }
  303. if (!dp_rx_desc_check_magic(rx_desc)) {
  304. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  305. soc, msdu_list.sw_cookie[i]);
  306. return rx_bufs_used;
  307. }
  308. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  309. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  310. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  311. rx_desc->unmapped = 1;
  312. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  313. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  314. rx_bufs_used++;
  315. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  316. rx_desc->rx_buf_start);
  317. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  318. soc, tid);
  319. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  320. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  321. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  322. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info,
  323. rx_desc->nbuf,
  324. QDF_TX_RX_STATUS_DROP, true);
  325. /* Just free the buffers */
  326. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  327. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  328. &pdev->free_list_tail, rx_desc);
  329. }
  330. /*
  331. * If the msdu's are spread across multiple link-descriptors,
  332. * we cannot depend solely on the msdu_count(e.g., if msdu is
  333. * spread across multiple buffers).Hence, it is
  334. * necessary to check the next link_descriptor and release
  335. * all the msdu's that are part of it.
  336. */
  337. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  338. link_desc_va,
  339. &next_link_desc_addr_info);
  340. if (hal_rx_is_buf_addr_info_valid(
  341. &next_link_desc_addr_info)) {
  342. /* Clear the next link desc info for the current link_desc */
  343. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  344. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  345. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  346. hal_rx_buffer_addr_info_get_paddr(
  347. &next_link_desc_addr_info,
  348. &buf_info);
  349. /* buffer_addr_info is the first element of ring_desc */
  350. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  351. (uint32_t *)&next_link_desc_addr_info,
  352. &buf_info);
  353. cur_link_desc_addr_info = next_link_desc_addr_info;
  354. buf_addr_info = &cur_link_desc_addr_info;
  355. link_desc_va =
  356. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  357. goto more_msdu_link_desc;
  358. }
  359. quota--;
  360. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  361. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  362. return rx_bufs_used;
  363. }
  364. /**
  365. * dp_rx_pn_error_handle() - Handles PN check errors
  366. *
  367. * @soc: core txrx main context
  368. * @ring_desc: opaque pointer to the REO error ring descriptor
  369. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  370. * @head: head of the local descriptor free-list
  371. * @tail: tail of the local descriptor free-list
  372. * @quota: No. of units (packets) that can be serviced in one shot.
  373. *
  374. * This function implements PN error handling
  375. * If the peer is configured to ignore the PN check errors
  376. * or if DP feels, that this frame is still OK, the frame can be
  377. * re-injected back to REO to use some of the other features
  378. * of REO e.g. duplicate detection/routing to other cores
  379. *
  380. * Return: uint32_t: No. of elements processed
  381. */
  382. static uint32_t
  383. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  384. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  385. uint8_t *mac_id,
  386. uint32_t quota)
  387. {
  388. uint16_t peer_id;
  389. uint32_t rx_bufs_used = 0;
  390. struct dp_txrx_peer *txrx_peer;
  391. bool peer_pn_policy = false;
  392. dp_txrx_ref_handle txrx_ref_handle = NULL;
  393. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  394. mpdu_desc_info->peer_meta_data);
  395. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  396. &txrx_ref_handle,
  397. DP_MOD_ID_RX_ERR);
  398. if (qdf_likely(txrx_peer)) {
  399. /*
  400. * TODO: Check for peer specific policies & set peer_pn_policy
  401. */
  402. dp_err_rl("discard rx due to PN error for peer %pK",
  403. txrx_peer);
  404. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  405. }
  406. dp_rx_err_err("%pK: Packet received with PN error", soc);
  407. /* No peer PN policy -- definitely drop */
  408. if (!peer_pn_policy)
  409. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  410. mpdu_desc_info,
  411. mac_id, quota);
  412. return rx_bufs_used;
  413. }
  414. #ifdef DP_RX_DELIVER_ALL_OOR_FRAMES
  415. /**
  416. * dp_rx_deliver_oor_frame() - deliver OOR frames to stack
  417. * @soc: Datapath soc handler
  418. * @peer: pointer to DP peer
  419. * @nbuf: pointer to the skb of RX frame
  420. * @frame_mask: the mask for special frame needed
  421. * @rx_tlv_hdr: start of rx tlv header
  422. *
  423. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  424. * single nbuf is expected.
  425. *
  426. * return: true - nbuf has been delivered to stack, false - not.
  427. */
  428. static bool
  429. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  430. struct dp_txrx_peer *txrx_peer,
  431. qdf_nbuf_t nbuf, uint32_t frame_mask,
  432. uint8_t *rx_tlv_hdr)
  433. {
  434. uint32_t l2_hdr_offset = 0;
  435. uint16_t msdu_len = 0;
  436. uint32_t skip_len;
  437. l2_hdr_offset =
  438. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  439. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  440. skip_len = l2_hdr_offset;
  441. } else {
  442. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  443. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  444. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  445. }
  446. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  447. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  448. qdf_nbuf_pull_head(nbuf, skip_len);
  449. qdf_nbuf_set_exc_frame(nbuf, 1);
  450. dp_info_rl("OOR frame, mpdu sn 0x%x",
  451. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  452. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer, nbuf, NULL);
  453. return true;
  454. }
  455. #else
  456. static bool
  457. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  458. struct dp_txrx_peer *txrx_peer,
  459. qdf_nbuf_t nbuf, uint32_t frame_mask,
  460. uint8_t *rx_tlv_hdr)
  461. {
  462. return dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  463. rx_tlv_hdr);
  464. }
  465. #endif
  466. /**
  467. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  468. *
  469. * @soc: core txrx main context
  470. * @nbuf: pointer to msdu skb
  471. * @peer_id: dp peer ID
  472. * @rx_tlv_hdr: start of rx tlv header
  473. *
  474. * This function process the msdu delivered from REO2TCL
  475. * ring with error type OOR
  476. *
  477. * Return: None
  478. */
  479. static void
  480. dp_rx_oor_handle(struct dp_soc *soc,
  481. qdf_nbuf_t nbuf,
  482. uint16_t peer_id,
  483. uint8_t *rx_tlv_hdr)
  484. {
  485. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  486. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  487. struct dp_txrx_peer *txrx_peer = NULL;
  488. dp_txrx_ref_handle txrx_ref_handle = NULL;
  489. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  490. &txrx_ref_handle,
  491. DP_MOD_ID_RX_ERR);
  492. if (!txrx_peer) {
  493. dp_info_rl("peer not found");
  494. goto free_nbuf;
  495. }
  496. if (dp_rx_deliver_oor_frame(soc, txrx_peer, nbuf, frame_mask,
  497. rx_tlv_hdr)) {
  498. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  499. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  500. return;
  501. }
  502. free_nbuf:
  503. if (txrx_peer)
  504. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  505. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  506. dp_rx_nbuf_free(nbuf);
  507. }
  508. /**
  509. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  510. * is a monotonous increment of packet number
  511. * from the previous successfully re-ordered
  512. * frame.
  513. * @soc: Datapath SOC handle
  514. * @ring_desc: REO ring descriptor
  515. * @nbuf: Current packet
  516. *
  517. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  518. */
  519. static inline QDF_STATUS
  520. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  521. qdf_nbuf_t nbuf)
  522. {
  523. uint64_t prev_pn, curr_pn[2];
  524. if (!hal_rx_encryption_info_valid(soc->hal_soc, qdf_nbuf_data(nbuf)))
  525. return QDF_STATUS_SUCCESS;
  526. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  527. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  528. if (curr_pn[0] > prev_pn)
  529. return QDF_STATUS_SUCCESS;
  530. return QDF_STATUS_E_FAILURE;
  531. }
  532. #ifdef WLAN_SKIP_BAR_UPDATE
  533. static
  534. void dp_rx_err_handle_bar(struct dp_soc *soc,
  535. struct dp_peer *peer,
  536. qdf_nbuf_t nbuf)
  537. {
  538. dp_info_rl("BAR update to H.W is skipped");
  539. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  540. }
  541. #else
  542. static
  543. void dp_rx_err_handle_bar(struct dp_soc *soc,
  544. struct dp_peer *peer,
  545. qdf_nbuf_t nbuf)
  546. {
  547. uint8_t *rx_tlv_hdr;
  548. unsigned char type, subtype;
  549. uint16_t start_seq_num;
  550. uint32_t tid;
  551. QDF_STATUS status;
  552. struct ieee80211_frame_bar *bar;
  553. /*
  554. * 1. Is this a BAR frame. If not Discard it.
  555. * 2. If it is, get the peer id, tid, ssn
  556. * 2a Do a tid update
  557. */
  558. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  559. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  560. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  561. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  562. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  563. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  564. dp_err_rl("Not a BAR frame!");
  565. return;
  566. }
  567. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  568. qdf_assert_always(tid < DP_MAX_TIDS);
  569. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  570. dp_info_rl("tid %u window_size %u start_seq_num %u",
  571. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  572. status = dp_rx_tid_update_wifi3(peer, tid,
  573. peer->rx_tid[tid].ba_win_size,
  574. start_seq_num,
  575. true);
  576. if (status != QDF_STATUS_SUCCESS) {
  577. dp_err_rl("failed to handle bar frame update rx tid");
  578. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  579. } else {
  580. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  581. }
  582. }
  583. #endif
  584. /**
  585. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  586. * @soc: Datapath SoC handle
  587. * @nbuf: packet being processed
  588. * @mpdu_desc_info: mpdu desc info for the current packet
  589. * @tid: tid on which the packet arrived
  590. * @err_status: Flag to indicate if REO encountered an error while routing this
  591. * frame
  592. * @error_code: REO error code
  593. *
  594. * Return: None
  595. */
  596. static void
  597. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  598. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  599. uint32_t tid, uint8_t err_status, uint32_t error_code)
  600. {
  601. uint16_t peer_id;
  602. struct dp_peer *peer;
  603. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  604. mpdu_desc_info->peer_meta_data);
  605. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  606. if (!peer)
  607. return;
  608. dp_info_rl("BAR frame: "
  609. " peer_id = %d"
  610. " tid = %u"
  611. " SSN = %d"
  612. " error status = %d",
  613. peer->peer_id,
  614. tid,
  615. mpdu_desc_info->mpdu_seq,
  616. err_status);
  617. if (err_status == HAL_REO_ERROR_DETECTED) {
  618. switch (error_code) {
  619. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  620. case HAL_REO_ERR_BAR_FRAME_OOR:
  621. dp_rx_err_handle_bar(soc, peer, nbuf);
  622. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  623. break;
  624. default:
  625. DP_STATS_INC(soc, rx.bar_frame, 1);
  626. }
  627. }
  628. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  629. }
  630. /**
  631. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  632. * @soc: core DP main context
  633. * @ring_desc: Hal ring desc
  634. * @rx_desc: dp rx desc
  635. * @mpdu_desc_info: mpdu desc info
  636. *
  637. * Handle the error BAR frames received. Ensure the SOC level
  638. * stats are updated based on the REO error code. The BAR frames
  639. * are further processed by updating the Rx tids with the start
  640. * sequence number (SSN) and BA window size. Desc is returned
  641. * to the free desc list
  642. *
  643. * Return: none
  644. */
  645. static void
  646. dp_rx_bar_frame_handle(struct dp_soc *soc,
  647. hal_ring_desc_t ring_desc,
  648. struct dp_rx_desc *rx_desc,
  649. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  650. uint8_t err_status,
  651. uint32_t err_code)
  652. {
  653. qdf_nbuf_t nbuf;
  654. struct dp_pdev *pdev;
  655. struct rx_desc_pool *rx_desc_pool;
  656. uint8_t *rx_tlv_hdr;
  657. uint32_t tid;
  658. nbuf = rx_desc->nbuf;
  659. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  660. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  661. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  662. rx_desc->unmapped = 1;
  663. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  664. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  665. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  666. rx_tlv_hdr);
  667. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  668. if (!pdev) {
  669. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  670. soc, rx_desc->pool_id);
  671. return;
  672. }
  673. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  674. err_code);
  675. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info, nbuf,
  676. QDF_TX_RX_STATUS_DROP, true);
  677. dp_rx_link_desc_return(soc, ring_desc,
  678. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  679. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  680. rx_desc->pool_id);
  681. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  682. &pdev->free_list_tail,
  683. rx_desc);
  684. }
  685. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  686. /**
  687. * dp_2k_jump_handle() - Function to handle 2k jump exception
  688. * on WBM ring
  689. *
  690. * @soc: core DP main context
  691. * @nbuf: buffer pointer
  692. * @rx_tlv_hdr: start of rx tlv header
  693. * @peer_id: peer id of first msdu
  694. * @tid: Tid for which exception occurred
  695. *
  696. * This function handles 2k jump violations arising out
  697. * of receiving aggregates in non BA case. This typically
  698. * may happen if aggregates are received on a QOS enabled TID
  699. * while Rx window size is still initialized to value of 2. Or
  700. * it may also happen if negotiated window size is 1 but peer
  701. * sends aggregates.
  702. *
  703. */
  704. void
  705. dp_2k_jump_handle(struct dp_soc *soc,
  706. qdf_nbuf_t nbuf,
  707. uint8_t *rx_tlv_hdr,
  708. uint16_t peer_id,
  709. uint8_t tid)
  710. {
  711. struct dp_peer *peer = NULL;
  712. struct dp_rx_tid *rx_tid = NULL;
  713. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  714. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  715. if (!peer) {
  716. dp_rx_err_info_rl("%pK: peer not found", soc);
  717. goto free_nbuf;
  718. }
  719. if (tid >= DP_MAX_TIDS) {
  720. dp_info_rl("invalid tid");
  721. goto nbuf_deliver;
  722. }
  723. rx_tid = &peer->rx_tid[tid];
  724. qdf_spin_lock_bh(&rx_tid->tid_lock);
  725. /* only if BA session is active, allow send Delba */
  726. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  727. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  728. goto nbuf_deliver;
  729. }
  730. if (!rx_tid->delba_tx_status) {
  731. rx_tid->delba_tx_retry++;
  732. rx_tid->delba_tx_status = 1;
  733. rx_tid->delba_rcode =
  734. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  735. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  736. if (soc->cdp_soc.ol_ops->send_delba) {
  737. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  738. 1);
  739. soc->cdp_soc.ol_ops->send_delba(
  740. peer->vdev->pdev->soc->ctrl_psoc,
  741. peer->vdev->vdev_id,
  742. peer->mac_addr.raw,
  743. tid,
  744. rx_tid->delba_rcode,
  745. CDP_DELBA_2K_JUMP);
  746. }
  747. } else {
  748. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  749. }
  750. nbuf_deliver:
  751. if (dp_rx_deliver_special_frame(soc, peer->txrx_peer, nbuf, frame_mask,
  752. rx_tlv_hdr)) {
  753. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  754. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  755. return;
  756. }
  757. free_nbuf:
  758. if (peer)
  759. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  760. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  761. dp_rx_nbuf_free(nbuf);
  762. }
  763. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  764. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  765. /**
  766. * dp_rx_null_q_handle_invalid_peer_id_exception() - to find exception
  767. * @soc: pointer to dp_soc struct
  768. * @pool_id: Pool id to find dp_pdev
  769. * @rx_tlv_hdr: TLV header of received packet
  770. * @nbuf: SKB
  771. *
  772. * In certain types of packets if peer_id is not correct then
  773. * driver may not be able find. Try finding peer by addr_2 of
  774. * received MPDU. If you find the peer then most likely sw_peer_id &
  775. * ast_idx is corrupted.
  776. *
  777. * Return: True if you find the peer by addr_2 of received MPDU else false
  778. */
  779. static bool
  780. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  781. uint8_t pool_id,
  782. uint8_t *rx_tlv_hdr,
  783. qdf_nbuf_t nbuf)
  784. {
  785. struct dp_peer *peer = NULL;
  786. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  787. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  788. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  789. if (!pdev) {
  790. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  791. soc, pool_id);
  792. return false;
  793. }
  794. /*
  795. * WAR- In certain types of packets if peer_id is not correct then
  796. * driver may not be able find. Try finding peer by addr_2 of
  797. * received MPDU
  798. */
  799. if (wh)
  800. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  801. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  802. if (peer) {
  803. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  804. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  805. QDF_TRACE_LEVEL_DEBUG);
  806. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  807. 1, qdf_nbuf_len(nbuf));
  808. dp_rx_nbuf_free(nbuf);
  809. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  810. return true;
  811. }
  812. return false;
  813. }
  814. #else
  815. static inline bool
  816. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  817. uint8_t pool_id,
  818. uint8_t *rx_tlv_hdr,
  819. qdf_nbuf_t nbuf)
  820. {
  821. return false;
  822. }
  823. #endif
  824. /**
  825. * dp_rx_check_pkt_len() - Check for pktlen validity
  826. * @soc: DP SOC context
  827. * @pkt_len: computed length of the pkt from caller in bytes
  828. *
  829. * Return: true if pktlen > RX_BUFFER_SIZE, else return false
  830. *
  831. */
  832. static inline
  833. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  834. {
  835. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  836. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  837. 1, pkt_len);
  838. return true;
  839. } else {
  840. return false;
  841. }
  842. }
  843. /*
  844. * dp_rx_deliver_to_osif_stack() - function to deliver rx pkts to stack
  845. * @soc: DP soc
  846. * @vdv: DP vdev handle
  847. * @txrx_peer: pointer to the txrx_peer object
  848. * @nbuf: skb list head
  849. * @tail: skb list tail
  850. * @is_eapol: eapol pkt check
  851. *
  852. * Return: None
  853. */
  854. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  855. static inline void
  856. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  857. struct dp_vdev *vdev,
  858. struct dp_txrx_peer *txrx_peer,
  859. qdf_nbuf_t nbuf,
  860. qdf_nbuf_t tail,
  861. bool is_eapol)
  862. {
  863. if (is_eapol && soc->eapol_over_control_port)
  864. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  865. else
  866. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  867. }
  868. #else
  869. static inline void
  870. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  871. struct dp_vdev *vdev,
  872. struct dp_txrx_peer *txrx_peer,
  873. qdf_nbuf_t nbuf,
  874. qdf_nbuf_t tail,
  875. bool is_eapol)
  876. {
  877. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  878. }
  879. #endif
  880. #ifdef WLAN_FEATURE_11BE_MLO
  881. /*
  882. * dp_rx_err_match_dhost() - function to check whether dest-mac is correct
  883. * @eh: Ethernet header of incoming packet
  884. * @vdev: dp_vdev object of the VAP on which this data packet is received
  885. *
  886. * Return: 1 if the destination mac is correct,
  887. * 0 if this frame is not correctly destined to this VAP/MLD
  888. */
  889. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  890. {
  891. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  892. QDF_MAC_ADDR_SIZE) == 0) ||
  893. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  894. QDF_MAC_ADDR_SIZE) == 0));
  895. }
  896. #else
  897. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  898. {
  899. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  900. QDF_MAC_ADDR_SIZE) == 0);
  901. }
  902. #endif
  903. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  904. /**
  905. * dp_rx_err_drop_3addr_mcast() - Check if feature drop_3ddr_mcast is enabled
  906. * If so, drop the multicast frame.
  907. * @vdev: datapath vdev
  908. * @rx_tlv_hdr: TLV header
  909. *
  910. * Return: true if packet is to be dropped,
  911. * false, if packet is not dropped.
  912. */
  913. static bool
  914. dp_rx_err_drop_3addr_mcast(struct dp_vdev *vdev, uint8_t *rx_tlv_hdr)
  915. {
  916. struct dp_soc *soc = vdev->pdev->soc;
  917. if (!vdev->drop_3addr_mcast)
  918. return false;
  919. if (vdev->opmode != wlan_op_mode_sta)
  920. return false;
  921. if (hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  922. return true;
  923. return false;
  924. }
  925. /**
  926. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  927. * for this frame received in REO error ring.
  928. * @soc: Datapath SOC handle
  929. * @error: REO error detected or not
  930. * @error_code: Error code in case of REO error
  931. *
  932. * Return: true if pn check if needed in software,
  933. * false, if pn check if not needed.
  934. */
  935. static inline bool
  936. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  937. uint32_t error_code)
  938. {
  939. return (soc->features.pn_in_reo_dest &&
  940. (error == HAL_REO_ERROR_DETECTED &&
  941. (hal_rx_reo_is_2k_jump(error_code) ||
  942. hal_rx_reo_is_oor_error(error_code) ||
  943. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  944. }
  945. /**
  946. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  947. * descriptor violation on either a
  948. * REO or WBM ring
  949. *
  950. * @soc: core DP main context
  951. * @nbuf: buffer pointer
  952. * @rx_tlv_hdr: start of rx tlv header
  953. * @pool_id: mac id
  954. * @txrx_peer: txrx peer handle
  955. *
  956. * This function handles NULL queue descriptor violations arising out
  957. * a missing REO queue for a given peer or a given TID. This typically
  958. * may happen if a packet is received on a QOS enabled TID before the
  959. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  960. * it may also happen for MC/BC frames if they are not routed to the
  961. * non-QOS TID queue, in the absence of any other default TID queue.
  962. * This error can show up both in a REO destination or WBM release ring.
  963. *
  964. * Return: QDF_STATUS_SUCCESS, if nbuf handled successfully. QDF status code
  965. * if nbuf could not be handled or dropped.
  966. */
  967. static QDF_STATUS
  968. dp_rx_null_q_desc_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  969. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  970. struct dp_txrx_peer *txrx_peer)
  971. {
  972. uint32_t pkt_len;
  973. uint16_t msdu_len;
  974. struct dp_vdev *vdev;
  975. uint8_t tid;
  976. qdf_ether_header_t *eh;
  977. struct hal_rx_msdu_metadata msdu_metadata;
  978. uint16_t sa_idx = 0;
  979. bool is_eapol = 0;
  980. bool enh_flag;
  981. qdf_nbuf_set_rx_chfrag_start(nbuf,
  982. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  983. rx_tlv_hdr));
  984. qdf_nbuf_set_rx_chfrag_end(nbuf,
  985. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  986. rx_tlv_hdr));
  987. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  988. rx_tlv_hdr));
  989. qdf_nbuf_set_da_valid(nbuf,
  990. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  991. rx_tlv_hdr));
  992. qdf_nbuf_set_sa_valid(nbuf,
  993. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  994. rx_tlv_hdr));
  995. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  996. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  997. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  998. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  999. if (dp_rx_check_pkt_len(soc, pkt_len))
  1000. goto drop_nbuf;
  1001. /* Set length in nbuf */
  1002. qdf_nbuf_set_pktlen(
  1003. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1004. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1005. }
  1006. /*
  1007. * Check if DMA completed -- msdu_done is the last bit
  1008. * to be written
  1009. */
  1010. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1011. dp_err_rl("MSDU DONE failure");
  1012. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1013. QDF_TRACE_LEVEL_INFO);
  1014. qdf_assert(0);
  1015. }
  1016. if (!txrx_peer &&
  1017. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1018. rx_tlv_hdr, nbuf))
  1019. return QDF_STATUS_E_FAILURE;
  1020. if (!txrx_peer) {
  1021. bool mpdu_done = false;
  1022. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1023. if (!pdev) {
  1024. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1025. return QDF_STATUS_E_FAILURE;
  1026. }
  1027. dp_err_rl("txrx_peer is NULL");
  1028. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1029. qdf_nbuf_len(nbuf));
  1030. /* QCN9000 has the support enabled */
  1031. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1032. mpdu_done = true;
  1033. nbuf->next = NULL;
  1034. /* Trigger invalid peer handler wrapper */
  1035. dp_rx_process_invalid_peer_wrapper(soc,
  1036. nbuf, mpdu_done, pool_id);
  1037. } else {
  1038. mpdu_done = soc->arch_ops.dp_rx_chain_msdus(soc, nbuf,
  1039. rx_tlv_hdr,
  1040. pool_id);
  1041. /* Trigger invalid peer handler wrapper */
  1042. dp_rx_process_invalid_peer_wrapper(soc,
  1043. pdev->invalid_peer_head_msdu,
  1044. mpdu_done, pool_id);
  1045. }
  1046. if (mpdu_done) {
  1047. pdev->invalid_peer_head_msdu = NULL;
  1048. pdev->invalid_peer_tail_msdu = NULL;
  1049. }
  1050. return QDF_STATUS_E_FAILURE;
  1051. }
  1052. vdev = txrx_peer->vdev;
  1053. if (!vdev) {
  1054. dp_err_rl("Null vdev!");
  1055. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1056. goto drop_nbuf;
  1057. }
  1058. /*
  1059. * Advance the packet start pointer by total size of
  1060. * pre-header TLV's
  1061. */
  1062. if (qdf_nbuf_is_frag(nbuf))
  1063. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1064. else
  1065. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1066. soc->rx_pkt_tlv_size));
  1067. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1068. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1069. if (dp_rx_err_drop_3addr_mcast(vdev, rx_tlv_hdr)) {
  1070. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.mcast_3addr_drop, 1);
  1071. goto drop_nbuf;
  1072. }
  1073. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1074. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1075. if ((sa_idx < 0) ||
  1076. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1077. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1078. goto drop_nbuf;
  1079. }
  1080. }
  1081. if ((!soc->mec_fw_offload) &&
  1082. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1083. /* this is a looped back MCBC pkt, drop it */
  1084. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1085. qdf_nbuf_len(nbuf));
  1086. goto drop_nbuf;
  1087. }
  1088. /*
  1089. * In qwrap mode if the received packet matches with any of the vdev
  1090. * mac addresses, drop it. Donot receive multicast packets originated
  1091. * from any proxysta.
  1092. */
  1093. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1094. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1095. qdf_nbuf_len(nbuf));
  1096. goto drop_nbuf;
  1097. }
  1098. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1099. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1100. rx_tlv_hdr))) {
  1101. dp_err_rl("free buffer for multicast packet");
  1102. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1);
  1103. goto drop_nbuf;
  1104. }
  1105. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1106. dp_err_rl("mcast Policy Check Drop pkt");
  1107. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1);
  1108. goto drop_nbuf;
  1109. }
  1110. /* WDS Source Port Learning */
  1111. if (!soc->ast_offload_support &&
  1112. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1113. vdev->wds_enabled))
  1114. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1115. msdu_metadata);
  1116. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1117. struct dp_peer *peer;
  1118. struct dp_rx_tid *rx_tid;
  1119. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1120. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1121. DP_MOD_ID_RX_ERR);
  1122. if (peer) {
  1123. rx_tid = &peer->rx_tid[tid];
  1124. qdf_spin_lock_bh(&rx_tid->tid_lock);
  1125. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1126. dp_rx_tid_setup_wifi3(peer, tid, 1,
  1127. IEEE80211_SEQ_MAX);
  1128. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  1129. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1130. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1131. }
  1132. }
  1133. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1134. if (!txrx_peer->authorize) {
  1135. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  1136. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  1137. if (is_eapol) {
  1138. if (!dp_rx_err_match_dhost(eh, vdev))
  1139. goto drop_nbuf;
  1140. } else {
  1141. goto drop_nbuf;
  1142. }
  1143. }
  1144. /*
  1145. * Drop packets in this path if cce_match is found. Packets will come
  1146. * in following path depending on whether tidQ is setup.
  1147. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1148. * cce_match = 1
  1149. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1150. * dropped.
  1151. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1152. * cce_match = 1
  1153. * These packets need to be dropped and should not get delivered
  1154. * to stack.
  1155. */
  1156. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr))) {
  1157. goto drop_nbuf;
  1158. }
  1159. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1160. qdf_nbuf_set_next(nbuf, NULL);
  1161. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1162. } else {
  1163. enh_flag = vdev->pdev->enhanced_stats_en;
  1164. qdf_nbuf_set_next(nbuf, NULL);
  1165. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1166. enh_flag);
  1167. /*
  1168. * Update the protocol tag in SKB based on
  1169. * CCE metadata
  1170. */
  1171. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1172. EXCEPTION_DEST_RING_ID,
  1173. true, true);
  1174. /* Update the flow tag in SKB based on FSE metadata */
  1175. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1176. rx_tlv_hdr, true);
  1177. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1178. soc->hal_soc, rx_tlv_hdr) &&
  1179. (vdev->rx_decap_type ==
  1180. htt_cmn_pkt_type_ethernet))) {
  1181. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1182. enh_flag);
  1183. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1184. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  1185. qdf_nbuf_len(nbuf),
  1186. enh_flag);
  1187. }
  1188. qdf_nbuf_set_exc_frame(nbuf, 1);
  1189. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1190. is_eapol);
  1191. }
  1192. return QDF_STATUS_SUCCESS;
  1193. drop_nbuf:
  1194. dp_rx_nbuf_free(nbuf);
  1195. return QDF_STATUS_E_FAILURE;
  1196. }
  1197. /**
  1198. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  1199. *
  1200. * @soc: core txrx main context
  1201. * @ring_desc: opaque pointer to the REO error ring descriptor
  1202. * @mpdu_desc_info: pointer to mpdu level description info
  1203. * @link_desc_va: pointer to msdu_link_desc virtual address
  1204. * @err_code: reo error code fetched from ring entry
  1205. *
  1206. * Function to handle msdus fetched from msdu link desc, currently
  1207. * support REO error NULL queue, 2K jump, OOR.
  1208. *
  1209. * Return: msdu count processed
  1210. */
  1211. static uint32_t
  1212. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  1213. void *ring_desc,
  1214. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  1215. void *link_desc_va,
  1216. enum hal_reo_error_code err_code)
  1217. {
  1218. uint32_t rx_bufs_used = 0;
  1219. struct dp_pdev *pdev;
  1220. int i;
  1221. uint8_t *rx_tlv_hdr_first;
  1222. uint8_t *rx_tlv_hdr_last;
  1223. uint32_t tid = DP_MAX_TIDS;
  1224. uint16_t peer_id;
  1225. struct dp_rx_desc *rx_desc;
  1226. struct rx_desc_pool *rx_desc_pool;
  1227. qdf_nbuf_t nbuf;
  1228. struct hal_buf_info buf_info;
  1229. struct hal_rx_msdu_list msdu_list;
  1230. uint16_t num_msdus;
  1231. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  1232. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  1233. /* First field in REO Dst ring Desc is buffer_addr_info */
  1234. void *buf_addr_info = ring_desc;
  1235. qdf_nbuf_t head_nbuf = NULL;
  1236. qdf_nbuf_t tail_nbuf = NULL;
  1237. uint16_t msdu_processed = 0;
  1238. QDF_STATUS status;
  1239. bool ret, is_pn_check_needed;
  1240. uint8_t rx_desc_pool_id;
  1241. struct dp_txrx_peer *txrx_peer = NULL;
  1242. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1243. hal_ring_handle_t hal_ring_hdl = soc->reo_exception_ring.hal_srng;
  1244. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1245. mpdu_desc_info->peer_meta_data);
  1246. is_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1247. HAL_REO_ERROR_DETECTED,
  1248. err_code);
  1249. more_msdu_link_desc:
  1250. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1251. &num_msdus);
  1252. for (i = 0; i < num_msdus; i++) {
  1253. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1254. soc,
  1255. msdu_list.sw_cookie[i]);
  1256. qdf_assert_always(rx_desc);
  1257. nbuf = rx_desc->nbuf;
  1258. /*
  1259. * this is a unlikely scenario where the host is reaping
  1260. * a descriptor which it already reaped just a while ago
  1261. * but is yet to replenish it back to HW.
  1262. * In this case host will dump the last 128 descriptors
  1263. * including the software descriptor rx_desc and assert.
  1264. */
  1265. if (qdf_unlikely(!rx_desc->in_use) ||
  1266. qdf_unlikely(!nbuf)) {
  1267. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1268. dp_info_rl("Reaping rx_desc not in use!");
  1269. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1270. ring_desc, rx_desc);
  1271. /* ignore duplicate RX desc and continue to process */
  1272. /* Pop out the descriptor */
  1273. continue;
  1274. }
  1275. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1276. msdu_list.paddr[i]);
  1277. if (!ret) {
  1278. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1279. rx_desc->in_err_state = 1;
  1280. continue;
  1281. }
  1282. rx_desc_pool_id = rx_desc->pool_id;
  1283. /* all buffers from a MSDU link belong to same pdev */
  1284. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc_pool_id);
  1285. rx_desc_pool = &soc->rx_desc_buf[rx_desc_pool_id];
  1286. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1287. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1288. rx_desc->unmapped = 1;
  1289. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1290. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  1291. rx_bufs_used++;
  1292. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1293. &pdev->free_list_tail, rx_desc);
  1294. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  1295. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  1296. HAL_MSDU_F_MSDU_CONTINUATION))
  1297. continue;
  1298. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  1299. rx_desc_pool_id)) {
  1300. /* MSDU queued back to the pool */
  1301. goto process_next_msdu;
  1302. }
  1303. if (is_pn_check_needed) {
  1304. if (msdu_list.msdu_info[i].msdu_flags &
  1305. HAL_MSDU_F_FIRST_MSDU_IN_MPDU) {
  1306. hal_rx_tlv_populate_mpdu_desc_info(
  1307. soc->hal_soc,
  1308. qdf_nbuf_data(nbuf),
  1309. mpdu_desc_info);
  1310. } else {
  1311. /*
  1312. * DO NOTHING -
  1313. * Continue using the same mpdu_desc_info
  1314. * details populated from the first msdu in
  1315. * the mpdu.
  1316. */
  1317. }
  1318. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  1319. if (QDF_IS_STATUS_ERROR(status)) {
  1320. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  1321. 1);
  1322. dp_rx_nbuf_free(nbuf);
  1323. goto process_next_msdu;
  1324. }
  1325. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1326. mpdu_desc_info->peer_meta_data);
  1327. if (mpdu_desc_info->bar_frame)
  1328. _dp_rx_bar_frame_handle(soc, nbuf,
  1329. mpdu_desc_info, tid,
  1330. HAL_REO_ERROR_DETECTED,
  1331. err_code);
  1332. }
  1333. if (qdf_unlikely(mpdu_desc_info->mpdu_flags &
  1334. HAL_MPDU_F_RAW_AMPDU)) {
  1335. dp_err_rl("RAW ampdu in REO error not expected");
  1336. DP_STATS_INC(soc, rx.err.reo_err_raw_mpdu_drop, 1);
  1337. qdf_nbuf_list_free(head_nbuf);
  1338. goto process_next_msdu;
  1339. }
  1340. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  1341. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  1342. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  1343. nbuf = dp_rx_sg_create(soc, head_nbuf);
  1344. qdf_nbuf_set_is_frag(nbuf, 1);
  1345. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  1346. }
  1347. switch (err_code) {
  1348. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1349. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1350. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1351. /*
  1352. * only first msdu, mpdu start description tlv valid?
  1353. * and use it for following msdu.
  1354. */
  1355. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1356. rx_tlv_hdr_last))
  1357. tid = hal_rx_mpdu_start_tid_get(
  1358. soc->hal_soc,
  1359. rx_tlv_hdr_first);
  1360. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  1361. peer_id, tid);
  1362. break;
  1363. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1364. case HAL_REO_ERR_BAR_FRAME_OOR:
  1365. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  1366. break;
  1367. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1368. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(
  1369. soc, peer_id,
  1370. &txrx_ref_handle,
  1371. DP_MOD_ID_RX_ERR);
  1372. if (!txrx_peer)
  1373. dp_info_rl("txrx_peer is null peer_id %u",
  1374. peer_id);
  1375. dp_rx_null_q_desc_handle(soc, nbuf, rx_tlv_hdr_last,
  1376. rx_desc_pool_id, txrx_peer);
  1377. if (txrx_peer)
  1378. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1379. DP_MOD_ID_RX_ERR);
  1380. break;
  1381. default:
  1382. dp_err_rl("Non-support error code %d", err_code);
  1383. dp_rx_nbuf_free(nbuf);
  1384. }
  1385. process_next_msdu:
  1386. msdu_processed++;
  1387. head_nbuf = NULL;
  1388. tail_nbuf = NULL;
  1389. }
  1390. /*
  1391. * If the msdu's are spread across multiple link-descriptors,
  1392. * we cannot depend solely on the msdu_count(e.g., if msdu is
  1393. * spread across multiple buffers).Hence, it is
  1394. * necessary to check the next link_descriptor and release
  1395. * all the msdu's that are part of it.
  1396. */
  1397. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  1398. link_desc_va,
  1399. &next_link_desc_addr_info);
  1400. if (hal_rx_is_buf_addr_info_valid(
  1401. &next_link_desc_addr_info)) {
  1402. /* Clear the next link desc info for the current link_desc */
  1403. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  1404. dp_rx_link_desc_return_by_addr(
  1405. soc,
  1406. buf_addr_info,
  1407. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1408. hal_rx_buffer_addr_info_get_paddr(
  1409. &next_link_desc_addr_info,
  1410. &buf_info);
  1411. /* buffer_addr_info is the first element of ring_desc */
  1412. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  1413. (uint32_t *)&next_link_desc_addr_info,
  1414. &buf_info);
  1415. link_desc_va =
  1416. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1417. cur_link_desc_addr_info = next_link_desc_addr_info;
  1418. buf_addr_info = &cur_link_desc_addr_info;
  1419. goto more_msdu_link_desc;
  1420. }
  1421. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  1422. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1423. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  1424. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  1425. return rx_bufs_used;
  1426. }
  1427. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1428. /**
  1429. * dp_rx_process_rxdma_err() - Function to deliver rxdma unencrypted_err
  1430. * frames to OS or wifi parse errors.
  1431. * @soc: core DP main context
  1432. * @nbuf: buffer pointer
  1433. * @rx_tlv_hdr: start of rx tlv header
  1434. * @txrx_peer: peer reference
  1435. * @err_code: rxdma err code
  1436. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1437. * pool_id has same mapping)
  1438. *
  1439. * Return: None
  1440. */
  1441. void
  1442. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1443. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1444. uint8_t err_code, uint8_t mac_id)
  1445. {
  1446. uint32_t pkt_len, l2_hdr_offset;
  1447. uint16_t msdu_len;
  1448. struct dp_vdev *vdev;
  1449. qdf_ether_header_t *eh;
  1450. bool is_broadcast;
  1451. /*
  1452. * Check if DMA completed -- msdu_done is the last bit
  1453. * to be written
  1454. */
  1455. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1456. dp_err_rl("MSDU DONE failure");
  1457. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1458. QDF_TRACE_LEVEL_INFO);
  1459. qdf_assert(0);
  1460. }
  1461. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1462. rx_tlv_hdr);
  1463. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1464. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1465. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1466. /* Drop & free packet */
  1467. dp_rx_nbuf_free(nbuf);
  1468. return;
  1469. }
  1470. /* Set length in nbuf */
  1471. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1472. qdf_nbuf_set_next(nbuf, NULL);
  1473. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1474. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1475. if (!txrx_peer) {
  1476. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1477. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1478. qdf_nbuf_len(nbuf));
  1479. /* Trigger invalid peer handler wrapper */
  1480. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1481. return;
  1482. }
  1483. vdev = txrx_peer->vdev;
  1484. if (!vdev) {
  1485. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1486. vdev);
  1487. /* Drop & free packet */
  1488. dp_rx_nbuf_free(nbuf);
  1489. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1490. return;
  1491. }
  1492. /*
  1493. * Advance the packet start pointer by total size of
  1494. * pre-header TLV's
  1495. */
  1496. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1497. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1498. uint8_t *pkt_type;
  1499. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1500. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1501. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1502. htons(QDF_LLC_STP)) {
  1503. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1504. goto process_mesh;
  1505. } else {
  1506. goto process_rx;
  1507. }
  1508. }
  1509. }
  1510. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1511. goto process_mesh;
  1512. /*
  1513. * WAPI cert AP sends rekey frames as unencrypted.
  1514. * Thus RXDMA will report unencrypted frame error.
  1515. * To pass WAPI cert case, SW needs to pass unencrypted
  1516. * rekey frame to stack.
  1517. */
  1518. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1519. goto process_rx;
  1520. }
  1521. /*
  1522. * In dynamic WEP case rekey frames are not encrypted
  1523. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1524. * key install is already done
  1525. */
  1526. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1527. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1528. goto process_rx;
  1529. process_mesh:
  1530. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1531. dp_rx_nbuf_free(nbuf);
  1532. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1533. return;
  1534. }
  1535. if (vdev->mesh_vdev) {
  1536. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1537. == QDF_STATUS_SUCCESS) {
  1538. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1539. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1540. dp_rx_nbuf_free(nbuf);
  1541. return;
  1542. }
  1543. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1544. }
  1545. process_rx:
  1546. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1547. rx_tlv_hdr) &&
  1548. (vdev->rx_decap_type ==
  1549. htt_cmn_pkt_type_ethernet))) {
  1550. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1551. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1552. (eh->ether_dhost)) ? 1 : 0 ;
  1553. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1554. qdf_nbuf_len(nbuf));
  1555. if (is_broadcast) {
  1556. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1557. qdf_nbuf_len(nbuf));
  1558. }
  1559. }
  1560. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1561. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1562. } else {
  1563. /* Update the protocol tag in SKB based on CCE metadata */
  1564. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1565. EXCEPTION_DEST_RING_ID, true, true);
  1566. /* Update the flow tag in SKB based on FSE metadata */
  1567. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1568. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1569. qdf_nbuf_set_exc_frame(nbuf, 1);
  1570. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1571. qdf_nbuf_is_ipv4_eapol_pkt(nbuf));
  1572. }
  1573. return;
  1574. }
  1575. /**
  1576. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  1577. * @soc: core DP main context
  1578. * @nbuf: buffer pointer
  1579. * @rx_tlv_hdr: start of rx tlv header
  1580. * @txrx_peer: txrx peer handle
  1581. *
  1582. * return: void
  1583. */
  1584. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1585. uint8_t *rx_tlv_hdr,
  1586. struct dp_txrx_peer *txrx_peer)
  1587. {
  1588. struct dp_vdev *vdev = NULL;
  1589. struct dp_pdev *pdev = NULL;
  1590. struct ol_if_ops *tops = NULL;
  1591. uint16_t rx_seq, fragno;
  1592. uint8_t is_raw;
  1593. unsigned int tid;
  1594. QDF_STATUS status;
  1595. struct cdp_rx_mic_err_info mic_failure_info;
  1596. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1597. rx_tlv_hdr))
  1598. return;
  1599. if (!txrx_peer) {
  1600. dp_info_rl("txrx_peer not found");
  1601. goto fail;
  1602. }
  1603. vdev = txrx_peer->vdev;
  1604. if (!vdev) {
  1605. dp_info_rl("VDEV not found");
  1606. goto fail;
  1607. }
  1608. pdev = vdev->pdev;
  1609. if (!pdev) {
  1610. dp_info_rl("PDEV not found");
  1611. goto fail;
  1612. }
  1613. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1614. if (is_raw) {
  1615. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1616. qdf_nbuf_data(nbuf));
  1617. /* Can get only last fragment */
  1618. if (fragno) {
  1619. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1620. qdf_nbuf_data(nbuf));
  1621. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1622. qdf_nbuf_data(nbuf));
  1623. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1624. tid, rx_seq, nbuf);
  1625. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1626. "status %d !", rx_seq, fragno, status);
  1627. return;
  1628. }
  1629. }
  1630. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1631. &mic_failure_info.da_mac_addr.bytes[0])) {
  1632. dp_err_rl("Failed to get da_mac_addr");
  1633. goto fail;
  1634. }
  1635. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1636. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1637. dp_err_rl("Failed to get ta_mac_addr");
  1638. goto fail;
  1639. }
  1640. mic_failure_info.key_id = 0;
  1641. mic_failure_info.multicast =
  1642. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1643. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1644. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1645. mic_failure_info.data = NULL;
  1646. mic_failure_info.vdev_id = vdev->vdev_id;
  1647. tops = pdev->soc->cdp_soc.ol_ops;
  1648. if (tops->rx_mic_error)
  1649. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1650. &mic_failure_info);
  1651. fail:
  1652. dp_rx_nbuf_free(nbuf);
  1653. return;
  1654. }
  1655. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1656. defined(WLAN_MCAST_MLO)
  1657. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1658. struct dp_vdev *vdev,
  1659. struct dp_txrx_peer *peer,
  1660. qdf_nbuf_t nbuf)
  1661. {
  1662. if (soc->arch_ops.dp_rx_mcast_handler) {
  1663. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer, nbuf))
  1664. return true;
  1665. }
  1666. return false;
  1667. }
  1668. #else
  1669. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1670. struct dp_vdev *vdev,
  1671. struct dp_txrx_peer *peer,
  1672. qdf_nbuf_t nbuf)
  1673. {
  1674. return false;
  1675. }
  1676. #endif
  1677. /**
  1678. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1679. * Free any other packet which comes in
  1680. * this path.
  1681. *
  1682. * @soc: core DP main context
  1683. * @nbuf: buffer pointer
  1684. * @txrx_peer: txrx peer handle
  1685. * @rx_tlv_hdr: start of rx tlv header
  1686. * @err_src: rxdma/reo
  1687. *
  1688. * This function indicates EAPOL frame received in wbm error ring to stack.
  1689. * Any other frame should be dropped.
  1690. *
  1691. * Return: SUCCESS if delivered to stack
  1692. */
  1693. static void
  1694. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1695. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1696. enum hal_rx_wbm_error_source err_src)
  1697. {
  1698. uint32_t pkt_len;
  1699. uint16_t msdu_len;
  1700. struct dp_vdev *vdev;
  1701. struct hal_rx_msdu_metadata msdu_metadata;
  1702. bool is_eapol;
  1703. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1704. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1705. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1706. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1707. if (dp_rx_check_pkt_len(soc, pkt_len))
  1708. goto drop_nbuf;
  1709. /* Set length in nbuf */
  1710. qdf_nbuf_set_pktlen(
  1711. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1712. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1713. }
  1714. /*
  1715. * Check if DMA completed -- msdu_done is the last bit
  1716. * to be written
  1717. */
  1718. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1719. dp_err_rl("MSDU DONE failure");
  1720. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1721. QDF_TRACE_LEVEL_INFO);
  1722. qdf_assert(0);
  1723. }
  1724. if (!txrx_peer)
  1725. goto drop_nbuf;
  1726. vdev = txrx_peer->vdev;
  1727. if (!vdev) {
  1728. dp_err_rl("Null vdev!");
  1729. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1730. goto drop_nbuf;
  1731. }
  1732. /*
  1733. * Advance the packet start pointer by total size of
  1734. * pre-header TLV's
  1735. */
  1736. if (qdf_nbuf_is_frag(nbuf))
  1737. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1738. else
  1739. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1740. soc->rx_pkt_tlv_size));
  1741. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf))
  1742. return;
  1743. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1744. /*
  1745. * Indicate EAPOL frame to stack only when vap mac address
  1746. * matches the destination address.
  1747. */
  1748. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1749. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1750. qdf_ether_header_t *eh =
  1751. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1752. if (dp_rx_err_match_dhost(eh, vdev)) {
  1753. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1754. qdf_nbuf_len(nbuf));
  1755. /*
  1756. * Update the protocol tag in SKB based on
  1757. * CCE metadata.
  1758. */
  1759. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1760. EXCEPTION_DEST_RING_ID,
  1761. true, true);
  1762. /* Update the flow tag in SKB based on FSE metadata */
  1763. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1764. true);
  1765. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1766. qdf_nbuf_len(nbuf),
  1767. vdev->pdev->enhanced_stats_en);
  1768. qdf_nbuf_set_exc_frame(nbuf, 1);
  1769. qdf_nbuf_set_next(nbuf, NULL);
  1770. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1771. NULL, is_eapol);
  1772. return;
  1773. }
  1774. }
  1775. drop_nbuf:
  1776. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1777. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1778. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1779. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1780. dp_rx_nbuf_free(nbuf);
  1781. }
  1782. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1783. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1784. /**
  1785. * dp_rx_link_cookie_check() - Validate link desc cookie
  1786. * @ring_desc: ring descriptor
  1787. *
  1788. * Return: qdf status
  1789. */
  1790. static inline QDF_STATUS
  1791. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1792. {
  1793. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1794. return QDF_STATUS_E_FAILURE;
  1795. return QDF_STATUS_SUCCESS;
  1796. }
  1797. /**
  1798. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1799. * @ring_desc: ring descriptor
  1800. *
  1801. * Return: None
  1802. */
  1803. static inline void
  1804. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1805. {
  1806. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1807. }
  1808. #else
  1809. static inline QDF_STATUS
  1810. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1811. {
  1812. return QDF_STATUS_SUCCESS;
  1813. }
  1814. static inline void
  1815. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1816. {
  1817. }
  1818. #endif
  1819. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1820. /**
  1821. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1822. * @soc: Datapath soc structure
  1823. * @paddr: paddr of the buffer in RX err ring
  1824. * @sw_cookie: SW cookie of the buffer in RX err ring
  1825. * @rbm: Return buffer manager of the buffer in RX err ring
  1826. *
  1827. * Returns: None
  1828. */
  1829. static inline void
  1830. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1831. uint32_t sw_cookie, uint8_t rbm)
  1832. {
  1833. struct dp_buf_info_record *record;
  1834. uint32_t idx;
  1835. if (qdf_unlikely(!soc->rx_err_ring_history))
  1836. return;
  1837. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1838. DP_RX_ERR_HIST_MAX);
  1839. /* No NULL check needed for record since its an array */
  1840. record = &soc->rx_err_ring_history->entry[idx];
  1841. record->timestamp = qdf_get_log_timestamp();
  1842. record->hbi.paddr = paddr;
  1843. record->hbi.sw_cookie = sw_cookie;
  1844. record->hbi.rbm = rbm;
  1845. }
  1846. #else
  1847. static inline void
  1848. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1849. uint32_t sw_cookie, uint8_t rbm)
  1850. {
  1851. }
  1852. #endif
  1853. #ifdef HANDLE_RX_REROUTE_ERR
  1854. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1855. hal_ring_desc_t ring_desc)
  1856. {
  1857. int lmac_id = DP_INVALID_LMAC_ID;
  1858. struct dp_rx_desc *rx_desc;
  1859. struct hal_buf_info hbi;
  1860. struct dp_pdev *pdev;
  1861. struct rx_desc_pool *rx_desc_pool;
  1862. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1863. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1864. /* sanity */
  1865. if (!rx_desc) {
  1866. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1867. goto assert_return;
  1868. }
  1869. if (!rx_desc->nbuf)
  1870. goto assert_return;
  1871. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1872. hbi.sw_cookie,
  1873. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1874. ring_desc));
  1875. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1876. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1877. rx_desc->in_err_state = 1;
  1878. goto assert_return;
  1879. }
  1880. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1881. /* After this point the rx_desc and nbuf are valid */
  1882. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1883. qdf_assert_always(!rx_desc->unmapped);
  1884. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1885. rx_desc->unmapped = 1;
  1886. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1887. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1888. rx_desc->pool_id);
  1889. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1890. lmac_id = rx_desc->pool_id;
  1891. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1892. &pdev->free_list_tail,
  1893. rx_desc);
  1894. return lmac_id;
  1895. assert_return:
  1896. qdf_assert(0);
  1897. return lmac_id;
  1898. }
  1899. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1900. {
  1901. int ret;
  1902. uint64_t cur_time_stamp;
  1903. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1904. /* Recover if overall error count exceeds threshold */
  1905. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1906. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1907. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1908. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1909. soc->rx_route_err_start_pkt_ts);
  1910. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1911. }
  1912. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1913. if (!soc->rx_route_err_start_pkt_ts)
  1914. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1915. /* Recover if threshold number of packets received in threshold time */
  1916. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1917. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1918. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1919. if (soc->rx_route_err_in_window >
  1920. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1921. qdf_trigger_self_recovery(NULL,
  1922. QDF_RX_REG_PKT_ROUTE_ERR);
  1923. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1924. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1925. soc->rx_route_err_start_pkt_ts);
  1926. } else {
  1927. soc->rx_route_err_in_window = 1;
  1928. }
  1929. } else {
  1930. soc->rx_route_err_in_window++;
  1931. }
  1932. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1933. return ret;
  1934. }
  1935. #else /* HANDLE_RX_REROUTE_ERR */
  1936. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1937. {
  1938. qdf_assert_always(0);
  1939. return DP_INVALID_LMAC_ID;
  1940. }
  1941. #endif /* HANDLE_RX_REROUTE_ERR */
  1942. #ifdef WLAN_MLO_MULTI_CHIP
  1943. /*
  1944. * dp_idle_link_bm_id_check() - war for HW issue
  1945. *
  1946. * This is a war for HW issue where link descriptor
  1947. * of partner soc received due to packets wrongly
  1948. * interpreted as fragments
  1949. *
  1950. * @soc: DP SOC handle
  1951. * @rbm: idle link RBM value
  1952. * @ring_desc: reo error link descriptor
  1953. *
  1954. * returns: true in case link desc is consumed
  1955. * false in other cases
  1956. */
  1957. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1958. void *ring_desc)
  1959. {
  1960. struct dp_soc *replenish_soc = NULL;
  1961. /* return ok incase of link desc of same soc */
  1962. if (rbm == soc->idle_link_bm_id)
  1963. return false;
  1964. if (soc->arch_ops.dp_soc_get_by_idle_bm_id)
  1965. replenish_soc =
  1966. soc->arch_ops.dp_soc_get_by_idle_bm_id(soc, rbm);
  1967. qdf_assert_always(replenish_soc);
  1968. /*
  1969. * For WIN usecase we should only get fragment packets in
  1970. * this ring as for MLO case fragmentation is not supported
  1971. * we should not see links from other soc.
  1972. *
  1973. * Drop all packets from partner soc and replenish the descriptors
  1974. */
  1975. dp_handle_wbm_internal_error(replenish_soc, ring_desc,
  1976. HAL_WBM_RELEASE_RING_2_DESC_TYPE);
  1977. return true;
  1978. }
  1979. #else
  1980. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1981. void *ring_desc)
  1982. {
  1983. return false;
  1984. }
  1985. #endif
  1986. uint32_t
  1987. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1988. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1989. {
  1990. hal_ring_desc_t ring_desc;
  1991. hal_soc_handle_t hal_soc;
  1992. uint32_t count = 0;
  1993. uint32_t rx_bufs_used = 0;
  1994. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1995. uint8_t mac_id = 0;
  1996. uint8_t buf_type;
  1997. uint8_t err_status;
  1998. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1999. struct hal_buf_info hbi;
  2000. struct dp_pdev *dp_pdev;
  2001. struct dp_srng *dp_rxdma_srng;
  2002. struct rx_desc_pool *rx_desc_pool;
  2003. void *link_desc_va;
  2004. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  2005. uint16_t num_msdus;
  2006. struct dp_rx_desc *rx_desc = NULL;
  2007. QDF_STATUS status;
  2008. bool ret;
  2009. uint32_t error_code = 0;
  2010. bool sw_pn_check_needed;
  2011. int max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  2012. int i, rx_bufs_reaped_total;
  2013. /* Debug -- Remove later */
  2014. qdf_assert(soc && hal_ring_hdl);
  2015. hal_soc = soc->hal_soc;
  2016. /* Debug -- Remove later */
  2017. qdf_assert(hal_soc);
  2018. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2019. /* TODO */
  2020. /*
  2021. * Need API to convert from hal_ring pointer to
  2022. * Ring Type / Ring Id combo
  2023. */
  2024. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  2025. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  2026. hal_ring_hdl);
  2027. goto done;
  2028. }
  2029. while (qdf_likely(quota-- && (ring_desc =
  2030. hal_srng_dst_peek(hal_soc,
  2031. hal_ring_hdl)))) {
  2032. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  2033. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  2034. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  2035. if (err_status == HAL_REO_ERROR_DETECTED)
  2036. error_code = hal_rx_get_reo_error_code(hal_soc,
  2037. ring_desc);
  2038. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  2039. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  2040. err_status,
  2041. error_code);
  2042. if (!sw_pn_check_needed) {
  2043. /*
  2044. * MPDU desc info will be present in the REO desc
  2045. * only in the below scenarios
  2046. * 1) pn_in_dest_disabled: always
  2047. * 2) pn_in_dest enabled: All cases except 2k-jup
  2048. * and OOR errors
  2049. */
  2050. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  2051. &mpdu_desc_info);
  2052. }
  2053. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  2054. goto next_entry;
  2055. /*
  2056. * For REO error ring, only MSDU LINK DESC is expected.
  2057. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  2058. */
  2059. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  2060. int lmac_id;
  2061. lmac_id = dp_rx_err_exception(soc, ring_desc);
  2062. if (lmac_id >= 0)
  2063. rx_bufs_reaped[lmac_id] += 1;
  2064. goto next_entry;
  2065. }
  2066. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  2067. &hbi);
  2068. /*
  2069. * check for the magic number in the sw cookie
  2070. */
  2071. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  2072. soc->link_desc_id_start);
  2073. if (dp_idle_link_bm_id_check(soc, hbi.rbm, ring_desc)) {
  2074. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  2075. goto next_entry;
  2076. }
  2077. status = dp_rx_link_cookie_check(ring_desc);
  2078. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  2079. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  2080. break;
  2081. }
  2082. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2083. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  2084. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  2085. &num_msdus);
  2086. if (!num_msdus ||
  2087. !dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[0])) {
  2088. dp_rx_err_info_rl("Invalid MSDU info num_msdus %u cookie: 0x%x",
  2089. num_msdus, msdu_list.sw_cookie[0]);
  2090. dp_rx_link_desc_return(soc, ring_desc,
  2091. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2092. goto next_entry;
  2093. }
  2094. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  2095. msdu_list.sw_cookie[0],
  2096. msdu_list.rbm[0]);
  2097. // TODO - BE- Check if the RBM is to be checked for all chips
  2098. if (qdf_unlikely((msdu_list.rbm[0] !=
  2099. dp_rx_get_rx_bm_id(soc)) &&
  2100. (msdu_list.rbm[0] !=
  2101. soc->idle_link_bm_id) &&
  2102. (msdu_list.rbm[0] !=
  2103. dp_rx_get_defrag_bm_id(soc)))) {
  2104. /* TODO */
  2105. /* Call appropriate handler */
  2106. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2107. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  2108. dp_rx_err_err("%pK: Invalid RBM %d",
  2109. soc, msdu_list.rbm[0]);
  2110. }
  2111. /* Return link descriptor through WBM ring (SW2WBM)*/
  2112. dp_rx_link_desc_return(soc, ring_desc,
  2113. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  2114. goto next_entry;
  2115. }
  2116. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2117. soc,
  2118. msdu_list.sw_cookie[0]);
  2119. qdf_assert_always(rx_desc);
  2120. mac_id = rx_desc->pool_id;
  2121. if (sw_pn_check_needed) {
  2122. goto process_reo_error_code;
  2123. }
  2124. if (mpdu_desc_info.bar_frame) {
  2125. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  2126. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  2127. &mpdu_desc_info, err_status,
  2128. error_code);
  2129. rx_bufs_reaped[mac_id] += 1;
  2130. goto next_entry;
  2131. }
  2132. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  2133. /*
  2134. * We only handle one msdu per link desc for fragmented
  2135. * case. We drop the msdus and release the link desc
  2136. * back if there are more than one msdu in link desc.
  2137. */
  2138. if (qdf_unlikely(num_msdus > 1)) {
  2139. count = dp_rx_msdus_drop(soc, ring_desc,
  2140. &mpdu_desc_info,
  2141. &mac_id, quota);
  2142. rx_bufs_reaped[mac_id] += count;
  2143. goto next_entry;
  2144. }
  2145. /*
  2146. * this is a unlikely scenario where the host is reaping
  2147. * a descriptor which it already reaped just a while ago
  2148. * but is yet to replenish it back to HW.
  2149. * In this case host will dump the last 128 descriptors
  2150. * including the software descriptor rx_desc and assert.
  2151. */
  2152. if (qdf_unlikely(!rx_desc->in_use)) {
  2153. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  2154. dp_info_rl("Reaping rx_desc not in use!");
  2155. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2156. ring_desc, rx_desc);
  2157. /* ignore duplicate RX desc and continue */
  2158. /* Pop out the descriptor */
  2159. goto next_entry;
  2160. }
  2161. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  2162. msdu_list.paddr[0]);
  2163. if (!ret) {
  2164. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2165. rx_desc->in_err_state = 1;
  2166. goto next_entry;
  2167. }
  2168. count = dp_rx_frag_handle(soc,
  2169. ring_desc, &mpdu_desc_info,
  2170. rx_desc, &mac_id, quota);
  2171. rx_bufs_reaped[mac_id] += count;
  2172. DP_STATS_INC(soc, rx.rx_frags, 1);
  2173. goto next_entry;
  2174. }
  2175. process_reo_error_code:
  2176. /*
  2177. * Expect REO errors to be handled after this point
  2178. */
  2179. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  2180. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  2181. switch (error_code) {
  2182. case HAL_REO_ERR_PN_CHECK_FAILED:
  2183. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2184. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2185. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2186. if (dp_pdev)
  2187. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2188. count = dp_rx_pn_error_handle(soc,
  2189. ring_desc,
  2190. &mpdu_desc_info, &mac_id,
  2191. quota);
  2192. rx_bufs_reaped[mac_id] += count;
  2193. break;
  2194. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2195. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  2196. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2197. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2198. case HAL_REO_ERR_BAR_FRAME_OOR:
  2199. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2200. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2201. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2202. if (dp_pdev)
  2203. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2204. count = dp_rx_reo_err_entry_process(
  2205. soc,
  2206. ring_desc,
  2207. &mpdu_desc_info,
  2208. link_desc_va,
  2209. error_code);
  2210. rx_bufs_reaped[mac_id] += count;
  2211. break;
  2212. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  2213. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  2214. case HAL_REO_ERR_NON_BA_DUPLICATE:
  2215. case HAL_REO_ERR_BA_DUPLICATE:
  2216. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  2217. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2218. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2219. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2220. count = dp_rx_msdus_drop(soc, ring_desc,
  2221. &mpdu_desc_info,
  2222. &mac_id, quota);
  2223. rx_bufs_reaped[mac_id] += count;
  2224. break;
  2225. default:
  2226. /* Assert if unexpected error type */
  2227. qdf_assert_always(0);
  2228. }
  2229. next_entry:
  2230. dp_rx_link_cookie_invalidate(ring_desc);
  2231. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2232. rx_bufs_reaped_total = 0;
  2233. for (i = 0; i < MAX_PDEV_CNT; i++)
  2234. rx_bufs_reaped_total += rx_bufs_reaped[i];
  2235. if (dp_rx_reap_loop_pkt_limit_hit(soc, rx_bufs_reaped_total,
  2236. max_reap_limit))
  2237. break;
  2238. }
  2239. done:
  2240. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2241. if (soc->rx.flags.defrag_timeout_check) {
  2242. uint32_t now_ms =
  2243. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2244. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2245. dp_rx_defrag_waitlist_flush(soc);
  2246. }
  2247. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2248. if (rx_bufs_reaped[mac_id]) {
  2249. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2250. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2251. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2252. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2253. rx_desc_pool,
  2254. rx_bufs_reaped[mac_id],
  2255. &dp_pdev->free_list_head,
  2256. &dp_pdev->free_list_tail,
  2257. false);
  2258. rx_bufs_used += rx_bufs_reaped[mac_id];
  2259. }
  2260. }
  2261. return rx_bufs_used; /* Assume no scale factor for now */
  2262. }
  2263. #ifdef DROP_RXDMA_DECRYPT_ERR
  2264. /**
  2265. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2266. *
  2267. * Return: true if rxdma decrypt err frames are handled and false otherwise
  2268. */
  2269. static inline bool dp_handle_rxdma_decrypt_err(void)
  2270. {
  2271. return false;
  2272. }
  2273. #else
  2274. static inline bool dp_handle_rxdma_decrypt_err(void)
  2275. {
  2276. return true;
  2277. }
  2278. #endif
  2279. /*
  2280. * dp_rx_wbm_sg_list_last_msdu_war() - war for HW issue
  2281. *
  2282. * This is a war for HW issue where length is only valid in last msdu
  2283. *@soc: DP SOC handle
  2284. */
  2285. static inline void dp_rx_wbm_sg_list_last_msdu_war(struct dp_soc *soc)
  2286. {
  2287. if (soc->wbm_sg_last_msdu_war) {
  2288. uint32_t len;
  2289. qdf_nbuf_t temp = soc->wbm_sg_param.wbm_sg_nbuf_tail;
  2290. len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc,
  2291. qdf_nbuf_data(temp));
  2292. temp = soc->wbm_sg_param.wbm_sg_nbuf_head;
  2293. while (temp) {
  2294. QDF_NBUF_CB_RX_PKT_LEN(temp) = len;
  2295. temp = temp->next;
  2296. }
  2297. }
  2298. }
  2299. #ifdef RX_DESC_DEBUG_CHECK
  2300. /**
  2301. * dp_rx_wbm_desc_nbuf_sanity_check - Add sanity check to for WBM rx_desc paddr
  2302. * corruption
  2303. * @soc: core txrx main context
  2304. * @hal_ring_hdl: opaque pointer to the HAL Rx Error Ring
  2305. * @ring_desc: REO ring descriptor
  2306. * @rx_desc: Rx descriptor
  2307. *
  2308. * Return: NONE
  2309. */
  2310. static
  2311. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2312. hal_ring_handle_t hal_ring_hdl,
  2313. hal_ring_desc_t ring_desc,
  2314. struct dp_rx_desc *rx_desc)
  2315. {
  2316. struct hal_buf_info hbi;
  2317. hal_rx_wbm_rel_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2318. /* Sanity check for possible buffer paddr corruption */
  2319. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2320. return QDF_STATUS_SUCCESS;
  2321. hal_srng_dump_ring_desc(soc->hal_soc, hal_ring_hdl, ring_desc);
  2322. return QDF_STATUS_E_FAILURE;
  2323. }
  2324. #else
  2325. static
  2326. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2327. hal_ring_handle_t hal_ring_hdl,
  2328. hal_ring_desc_t ring_desc,
  2329. struct dp_rx_desc *rx_desc)
  2330. {
  2331. return QDF_STATUS_SUCCESS;
  2332. }
  2333. #endif
  2334. static inline bool
  2335. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2336. {
  2337. /*
  2338. * Currently Null Queue and Unencrypted error handlers has support for
  2339. * SG. Other error handler do not deal with SG buffer.
  2340. */
  2341. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2342. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2343. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2344. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2345. return true;
  2346. return false;
  2347. }
  2348. uint32_t
  2349. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2350. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2351. {
  2352. hal_ring_desc_t ring_desc;
  2353. hal_soc_handle_t hal_soc;
  2354. struct dp_rx_desc *rx_desc;
  2355. union dp_rx_desc_list_elem_t
  2356. *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  2357. union dp_rx_desc_list_elem_t
  2358. *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  2359. uint32_t rx_bufs_used = 0;
  2360. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { 0 } };
  2361. uint8_t buf_type;
  2362. uint8_t mac_id;
  2363. struct dp_pdev *dp_pdev;
  2364. struct dp_srng *dp_rxdma_srng;
  2365. struct rx_desc_pool *rx_desc_pool;
  2366. uint8_t *rx_tlv_hdr;
  2367. bool is_tkip_mic_err;
  2368. qdf_nbuf_t nbuf_head = NULL;
  2369. qdf_nbuf_t nbuf_tail = NULL;
  2370. qdf_nbuf_t nbuf, next;
  2371. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  2372. uint8_t pool_id;
  2373. uint8_t tid = 0;
  2374. uint8_t msdu_continuation = 0;
  2375. bool process_sg_buf = false;
  2376. uint32_t wbm_err_src;
  2377. QDF_STATUS status;
  2378. struct dp_soc *replenish_soc;
  2379. uint8_t chip_id;
  2380. struct hal_rx_mpdu_desc_info mpdu_desc_info = { 0 };
  2381. /* Debug -- Remove later */
  2382. qdf_assert(soc && hal_ring_hdl);
  2383. hal_soc = soc->hal_soc;
  2384. /* Debug -- Remove later */
  2385. qdf_assert(hal_soc);
  2386. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2387. /* TODO */
  2388. /*
  2389. * Need API to convert from hal_ring pointer to
  2390. * Ring Type / Ring Id combo
  2391. */
  2392. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  2393. soc, hal_ring_hdl);
  2394. goto done;
  2395. }
  2396. while (qdf_likely(quota)) {
  2397. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2398. if (qdf_unlikely(!ring_desc))
  2399. break;
  2400. /* XXX */
  2401. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  2402. /*
  2403. * For WBM ring, expect only MSDU buffers
  2404. */
  2405. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  2406. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  2407. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  2408. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  2409. if (soc->arch_ops.dp_wbm_get_rx_desc_from_hal_desc(soc,
  2410. ring_desc,
  2411. &rx_desc)) {
  2412. dp_rx_err_err("get rx desc from hal_desc failed");
  2413. continue;
  2414. }
  2415. qdf_assert_always(rx_desc);
  2416. if (!dp_rx_desc_check_magic(rx_desc)) {
  2417. dp_rx_err_err("%pk: Invalid rx_desc %pk",
  2418. soc, rx_desc);
  2419. continue;
  2420. }
  2421. /*
  2422. * this is a unlikely scenario where the host is reaping
  2423. * a descriptor which it already reaped just a while ago
  2424. * but is yet to replenish it back to HW.
  2425. * In this case host will dump the last 128 descriptors
  2426. * including the software descriptor rx_desc and assert.
  2427. */
  2428. if (qdf_unlikely(!rx_desc->in_use)) {
  2429. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  2430. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2431. ring_desc, rx_desc);
  2432. continue;
  2433. }
  2434. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  2435. nbuf = rx_desc->nbuf;
  2436. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, hal_ring_hdl,
  2437. ring_desc, rx_desc);
  2438. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  2439. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2440. dp_info_rl("Rx error Nbuf %pk sanity check failure!",
  2441. nbuf);
  2442. rx_desc->in_err_state = 1;
  2443. rx_desc->unmapped = 1;
  2444. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  2445. dp_rx_add_to_free_desc_list(
  2446. &head[rx_desc->chip_id][rx_desc->pool_id],
  2447. &tail[rx_desc->chip_id][rx_desc->pool_id],
  2448. rx_desc);
  2449. continue;
  2450. }
  2451. /* Get MPDU DESC info */
  2452. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc, &mpdu_desc_info);
  2453. if (qdf_likely(mpdu_desc_info.mpdu_flags &
  2454. HAL_MPDU_F_QOS_CONTROL_VALID))
  2455. qdf_nbuf_set_tid_val(rx_desc->nbuf, mpdu_desc_info.tid);
  2456. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2457. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2458. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  2459. rx_desc->unmapped = 1;
  2460. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2461. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support &&
  2462. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  2463. /* SG is detected from continuation bit */
  2464. msdu_continuation =
  2465. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  2466. ring_desc);
  2467. if (msdu_continuation &&
  2468. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  2469. /* Update length from first buffer in SG */
  2470. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  2471. hal_rx_msdu_start_msdu_len_get(
  2472. soc->hal_soc,
  2473. qdf_nbuf_data(nbuf));
  2474. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = true;
  2475. }
  2476. if (msdu_continuation) {
  2477. /* MSDU continued packets */
  2478. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  2479. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2480. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2481. } else {
  2482. /* This is the terminal packet in SG */
  2483. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  2484. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  2485. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2486. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2487. process_sg_buf = true;
  2488. }
  2489. }
  2490. /*
  2491. * save the wbm desc info in nbuf TLV. We will need this
  2492. * info when we do the actual nbuf processing
  2493. */
  2494. wbm_err_info.pool_id = rx_desc->pool_id;
  2495. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2496. qdf_nbuf_data(nbuf),
  2497. (uint8_t *)&wbm_err_info,
  2498. sizeof(wbm_err_info));
  2499. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  2500. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  2501. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  2502. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  2503. nbuf);
  2504. if (process_sg_buf) {
  2505. if (!dp_rx_buffer_pool_refill(
  2506. soc,
  2507. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2508. rx_desc->pool_id))
  2509. DP_RX_MERGE_TWO_LIST(
  2510. nbuf_head, nbuf_tail,
  2511. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2512. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  2513. dp_rx_wbm_sg_list_last_msdu_war(soc);
  2514. dp_rx_wbm_sg_list_reset(soc);
  2515. process_sg_buf = false;
  2516. }
  2517. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  2518. rx_desc->pool_id)) {
  2519. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  2520. }
  2521. dp_rx_add_to_free_desc_list
  2522. (&head[rx_desc->chip_id][rx_desc->pool_id],
  2523. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  2524. /*
  2525. * if continuation bit is set then we have MSDU spread
  2526. * across multiple buffers, let us not decrement quota
  2527. * till we reap all buffers of that MSDU.
  2528. */
  2529. if (qdf_likely(!msdu_continuation))
  2530. quota -= 1;
  2531. }
  2532. done:
  2533. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2534. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  2535. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2536. /*
  2537. * continue with next mac_id if no pkts were reaped
  2538. * from that pool
  2539. */
  2540. if (!rx_bufs_reaped[chip_id][mac_id])
  2541. continue;
  2542. replenish_soc =
  2543. soc->arch_ops.dp_rx_replenish_soc_get(soc, chip_id);
  2544. dp_rxdma_srng =
  2545. &replenish_soc->rx_refill_buf_ring[mac_id];
  2546. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  2547. dp_rx_buffers_replenish(replenish_soc, mac_id,
  2548. dp_rxdma_srng,
  2549. rx_desc_pool,
  2550. rx_bufs_reaped[chip_id][mac_id],
  2551. &head[chip_id][mac_id],
  2552. &tail[chip_id][mac_id], false);
  2553. rx_bufs_used += rx_bufs_reaped[chip_id][mac_id];
  2554. }
  2555. }
  2556. nbuf = nbuf_head;
  2557. while (nbuf) {
  2558. struct dp_txrx_peer *txrx_peer;
  2559. struct dp_peer *peer;
  2560. uint16_t peer_id;
  2561. uint8_t err_code;
  2562. uint8_t *tlv_hdr;
  2563. uint32_t peer_meta_data;
  2564. dp_txrx_ref_handle txrx_ref_handle = NULL;
  2565. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2566. /*
  2567. * retrieve the wbm desc info from nbuf TLV, so we can
  2568. * handle error cases appropriately
  2569. */
  2570. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2571. (uint8_t *)&wbm_err_info,
  2572. sizeof(wbm_err_info));
  2573. peer_meta_data = hal_rx_tlv_peer_meta_data_get(soc->hal_soc,
  2574. rx_tlv_hdr);
  2575. peer_id = dp_rx_peer_metadata_peer_id_get(soc, peer_meta_data);
  2576. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2577. &txrx_ref_handle,
  2578. DP_MOD_ID_RX_ERR);
  2579. if (!txrx_peer)
  2580. dp_info_rl("peer is null peer_id%u err_src%u err_rsn%u",
  2581. peer_id, wbm_err_info.wbm_err_src,
  2582. wbm_err_info.reo_psh_rsn);
  2583. /* Set queue_mapping in nbuf to 0 */
  2584. dp_set_rx_queue(nbuf, 0);
  2585. next = nbuf->next;
  2586. /*
  2587. * Form the SG for msdu continued buffers
  2588. * QCN9000 has this support
  2589. */
  2590. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2591. nbuf = dp_rx_sg_create(soc, nbuf);
  2592. next = nbuf->next;
  2593. /*
  2594. * SG error handling is not done correctly,
  2595. * drop SG frames for now.
  2596. */
  2597. dp_rx_nbuf_free(nbuf);
  2598. dp_info_rl("scattered msdu dropped");
  2599. nbuf = next;
  2600. if (txrx_peer)
  2601. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2602. DP_MOD_ID_RX_ERR);
  2603. continue;
  2604. }
  2605. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2606. if (wbm_err_info.reo_psh_rsn
  2607. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2608. DP_STATS_INC(soc,
  2609. rx.err.reo_error
  2610. [wbm_err_info.reo_err_code], 1);
  2611. /* increment @pdev level */
  2612. pool_id = wbm_err_info.pool_id;
  2613. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2614. if (dp_pdev)
  2615. DP_STATS_INC(dp_pdev, err.reo_error,
  2616. 1);
  2617. switch (wbm_err_info.reo_err_code) {
  2618. /*
  2619. * Handling for packets which have NULL REO
  2620. * queue descriptor
  2621. */
  2622. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2623. pool_id = wbm_err_info.pool_id;
  2624. dp_rx_null_q_desc_handle(soc, nbuf,
  2625. rx_tlv_hdr,
  2626. pool_id,
  2627. txrx_peer);
  2628. break;
  2629. /* TODO */
  2630. /* Add per error code accounting */
  2631. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2632. if (txrx_peer)
  2633. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2634. rx.err.jump_2k_err,
  2635. 1);
  2636. pool_id = wbm_err_info.pool_id;
  2637. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2638. rx_tlv_hdr)) {
  2639. tid =
  2640. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2641. }
  2642. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2643. hal_rx_msdu_start_msdu_len_get(
  2644. soc->hal_soc, rx_tlv_hdr);
  2645. nbuf->next = NULL;
  2646. dp_2k_jump_handle(soc, nbuf,
  2647. rx_tlv_hdr,
  2648. peer_id, tid);
  2649. break;
  2650. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2651. if (txrx_peer)
  2652. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2653. rx.err.oor_err,
  2654. 1);
  2655. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2656. rx_tlv_hdr)) {
  2657. tid =
  2658. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2659. }
  2660. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2661. hal_rx_msdu_start_msdu_len_get(
  2662. soc->hal_soc, rx_tlv_hdr);
  2663. nbuf->next = NULL;
  2664. dp_rx_oor_handle(soc, nbuf,
  2665. peer_id,
  2666. rx_tlv_hdr);
  2667. break;
  2668. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2669. case HAL_REO_ERR_BAR_FRAME_OOR:
  2670. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2671. if (peer) {
  2672. dp_rx_err_handle_bar(soc, peer,
  2673. nbuf);
  2674. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2675. }
  2676. dp_rx_nbuf_free(nbuf);
  2677. break;
  2678. case HAL_REO_ERR_PN_CHECK_FAILED:
  2679. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2680. if (txrx_peer)
  2681. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2682. rx.err.pn_err,
  2683. 1);
  2684. dp_rx_nbuf_free(nbuf);
  2685. break;
  2686. default:
  2687. dp_info_rl("Got pkt with REO ERROR: %d",
  2688. wbm_err_info.reo_err_code);
  2689. dp_rx_nbuf_free(nbuf);
  2690. }
  2691. } else if (wbm_err_info.reo_psh_rsn
  2692. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2693. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2694. rx_tlv_hdr,
  2695. HAL_RX_WBM_ERR_SRC_REO);
  2696. } else {
  2697. /* should not enter here */
  2698. dp_rx_err_alert("invalid reo push reason %u",
  2699. wbm_err_info.reo_psh_rsn);
  2700. dp_rx_nbuf_free(nbuf);
  2701. qdf_assert_always(0);
  2702. }
  2703. } else if (wbm_err_info.wbm_err_src ==
  2704. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2705. if (wbm_err_info.rxdma_psh_rsn
  2706. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2707. DP_STATS_INC(soc,
  2708. rx.err.rxdma_error
  2709. [wbm_err_info.rxdma_err_code], 1);
  2710. /* increment @pdev level */
  2711. pool_id = wbm_err_info.pool_id;
  2712. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2713. if (dp_pdev)
  2714. DP_STATS_INC(dp_pdev,
  2715. err.rxdma_error, 1);
  2716. switch (wbm_err_info.rxdma_err_code) {
  2717. case HAL_RXDMA_ERR_UNENCRYPTED:
  2718. case HAL_RXDMA_ERR_WIFI_PARSE:
  2719. if (txrx_peer)
  2720. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2721. rx.err.rxdma_wifi_parse_err,
  2722. 1);
  2723. pool_id = wbm_err_info.pool_id;
  2724. dp_rx_process_rxdma_err(soc, nbuf,
  2725. rx_tlv_hdr,
  2726. txrx_peer,
  2727. wbm_err_info.
  2728. rxdma_err_code,
  2729. pool_id);
  2730. break;
  2731. case HAL_RXDMA_ERR_TKIP_MIC:
  2732. dp_rx_process_mic_error(soc, nbuf,
  2733. rx_tlv_hdr,
  2734. txrx_peer);
  2735. if (txrx_peer)
  2736. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2737. rx.err.mic_err,
  2738. 1);
  2739. break;
  2740. case HAL_RXDMA_ERR_DECRYPT:
  2741. /* All the TKIP-MIC failures are treated as Decrypt Errors
  2742. * for QCN9224 Targets
  2743. */
  2744. is_tkip_mic_err = hal_rx_msdu_end_is_tkip_mic_err(hal_soc, rx_tlv_hdr);
  2745. if (is_tkip_mic_err && txrx_peer) {
  2746. dp_rx_process_mic_error(soc, nbuf,
  2747. rx_tlv_hdr,
  2748. txrx_peer);
  2749. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2750. rx.err.mic_err,
  2751. 1);
  2752. break;
  2753. }
  2754. if (txrx_peer) {
  2755. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2756. rx.err.decrypt_err,
  2757. 1);
  2758. dp_rx_nbuf_free(nbuf);
  2759. break;
  2760. }
  2761. if (!dp_handle_rxdma_decrypt_err()) {
  2762. dp_rx_nbuf_free(nbuf);
  2763. break;
  2764. }
  2765. pool_id = wbm_err_info.pool_id;
  2766. err_code = wbm_err_info.rxdma_err_code;
  2767. tlv_hdr = rx_tlv_hdr;
  2768. dp_rx_process_rxdma_err(soc, nbuf,
  2769. tlv_hdr, NULL,
  2770. err_code,
  2771. pool_id);
  2772. break;
  2773. case HAL_RXDMA_MULTICAST_ECHO:
  2774. if (txrx_peer)
  2775. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2776. rx.mec_drop, 1,
  2777. qdf_nbuf_len(nbuf));
  2778. dp_rx_nbuf_free(nbuf);
  2779. break;
  2780. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2781. pool_id = wbm_err_info.pool_id;
  2782. err_code = wbm_err_info.rxdma_err_code;
  2783. tlv_hdr = rx_tlv_hdr;
  2784. dp_rx_process_rxdma_err(soc, nbuf,
  2785. tlv_hdr,
  2786. txrx_peer,
  2787. err_code,
  2788. pool_id);
  2789. break;
  2790. default:
  2791. dp_rx_nbuf_free(nbuf);
  2792. dp_err_rl("RXDMA error %d",
  2793. wbm_err_info.rxdma_err_code);
  2794. }
  2795. } else if (wbm_err_info.rxdma_psh_rsn
  2796. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2797. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2798. rx_tlv_hdr,
  2799. HAL_RX_WBM_ERR_SRC_RXDMA);
  2800. } else if (wbm_err_info.rxdma_psh_rsn
  2801. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2802. dp_rx_err_err("rxdma push reason %u",
  2803. wbm_err_info.rxdma_psh_rsn);
  2804. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2805. dp_rx_nbuf_free(nbuf);
  2806. } else {
  2807. /* should not enter here */
  2808. dp_rx_err_alert("invalid rxdma push reason %u",
  2809. wbm_err_info.rxdma_psh_rsn);
  2810. dp_rx_nbuf_free(nbuf);
  2811. qdf_assert_always(0);
  2812. }
  2813. } else {
  2814. /* Should not come here */
  2815. qdf_assert(0);
  2816. }
  2817. if (txrx_peer)
  2818. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2819. DP_MOD_ID_RX_ERR);
  2820. nbuf = next;
  2821. }
  2822. return rx_bufs_used; /* Assume no scale factor for now */
  2823. }
  2824. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2825. /**
  2826. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2827. *
  2828. * @soc: core DP main context
  2829. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2830. * @rx_desc: void pointer to rx descriptor
  2831. *
  2832. * Return: void
  2833. */
  2834. static void dup_desc_dbg(struct dp_soc *soc,
  2835. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2836. void *rx_desc)
  2837. {
  2838. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2839. dp_rx_dump_info_and_assert(
  2840. soc,
  2841. soc->rx_rel_ring.hal_srng,
  2842. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2843. rx_desc);
  2844. }
  2845. /**
  2846. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2847. *
  2848. * @soc: core DP main context
  2849. * @mac_id: mac id which is one of 3 mac_ids
  2850. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2851. * @head: head of descs list to be freed
  2852. * @tail: tail of decs list to be freed
  2853. * Return: number of msdu in MPDU to be popped
  2854. */
  2855. static inline uint32_t
  2856. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2857. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2858. union dp_rx_desc_list_elem_t **head,
  2859. union dp_rx_desc_list_elem_t **tail)
  2860. {
  2861. void *rx_msdu_link_desc;
  2862. qdf_nbuf_t msdu;
  2863. qdf_nbuf_t last;
  2864. struct hal_rx_msdu_list msdu_list;
  2865. uint16_t num_msdus;
  2866. struct hal_buf_info buf_info;
  2867. uint32_t rx_bufs_used = 0;
  2868. uint32_t msdu_cnt;
  2869. uint32_t i;
  2870. uint8_t push_reason;
  2871. uint8_t rxdma_error_code = 0;
  2872. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2873. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2874. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2875. hal_rxdma_desc_t ring_desc;
  2876. struct rx_desc_pool *rx_desc_pool;
  2877. if (!pdev) {
  2878. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2879. soc, mac_id);
  2880. return rx_bufs_used;
  2881. }
  2882. msdu = 0;
  2883. last = NULL;
  2884. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2885. &buf_info, &msdu_cnt);
  2886. push_reason =
  2887. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2888. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2889. rxdma_error_code =
  2890. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2891. }
  2892. do {
  2893. rx_msdu_link_desc =
  2894. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2895. qdf_assert_always(rx_msdu_link_desc);
  2896. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2897. &msdu_list, &num_msdus);
  2898. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2899. /* if the msdus belongs to NSS offloaded radio &&
  2900. * the rbm is not SW1_BM then return the msdu_link
  2901. * descriptor without freeing the msdus (nbufs). let
  2902. * these buffers be given to NSS completion ring for
  2903. * NSS to free them.
  2904. * else iterate through the msdu link desc list and
  2905. * free each msdu in the list.
  2906. */
  2907. if (msdu_list.rbm[0] !=
  2908. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2909. wlan_cfg_get_dp_pdev_nss_enabled(
  2910. pdev->wlan_cfg_ctx))
  2911. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2912. else {
  2913. for (i = 0; i < num_msdus; i++) {
  2914. struct dp_rx_desc *rx_desc =
  2915. soc->arch_ops.
  2916. dp_rx_desc_cookie_2_va(
  2917. soc,
  2918. msdu_list.sw_cookie[i]);
  2919. qdf_assert_always(rx_desc);
  2920. msdu = rx_desc->nbuf;
  2921. /*
  2922. * this is a unlikely scenario
  2923. * where the host is reaping
  2924. * a descriptor which
  2925. * it already reaped just a while ago
  2926. * but is yet to replenish
  2927. * it back to HW.
  2928. * In this case host will dump
  2929. * the last 128 descriptors
  2930. * including the software descriptor
  2931. * rx_desc and assert.
  2932. */
  2933. ring_desc = rxdma_dst_ring_desc;
  2934. if (qdf_unlikely(!rx_desc->in_use)) {
  2935. dup_desc_dbg(soc,
  2936. ring_desc,
  2937. rx_desc);
  2938. continue;
  2939. }
  2940. if (rx_desc->unmapped == 0) {
  2941. rx_desc_pool =
  2942. &soc->rx_desc_buf[rx_desc->pool_id];
  2943. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2944. dp_rx_nbuf_unmap_pool(soc,
  2945. rx_desc_pool,
  2946. msdu);
  2947. rx_desc->unmapped = 1;
  2948. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2949. }
  2950. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2951. soc, msdu);
  2952. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2953. rx_desc->pool_id);
  2954. rx_bufs_used++;
  2955. dp_rx_add_to_free_desc_list(head,
  2956. tail, rx_desc);
  2957. }
  2958. }
  2959. } else {
  2960. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2961. }
  2962. /*
  2963. * Store the current link buffer into to the local structure
  2964. * to be used for release purpose.
  2965. */
  2966. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2967. buf_info.paddr, buf_info.sw_cookie,
  2968. buf_info.rbm);
  2969. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2970. &buf_info);
  2971. dp_rx_link_desc_return_by_addr(soc,
  2972. (hal_buff_addrinfo_t)
  2973. rx_link_buf_info,
  2974. bm_action);
  2975. } while (buf_info.paddr);
  2976. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2977. if (pdev)
  2978. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2979. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2980. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2981. }
  2982. return rx_bufs_used;
  2983. }
  2984. uint32_t
  2985. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2986. uint32_t mac_id, uint32_t quota)
  2987. {
  2988. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2989. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2990. hal_soc_handle_t hal_soc;
  2991. void *err_dst_srng;
  2992. union dp_rx_desc_list_elem_t *head = NULL;
  2993. union dp_rx_desc_list_elem_t *tail = NULL;
  2994. struct dp_srng *dp_rxdma_srng;
  2995. struct rx_desc_pool *rx_desc_pool;
  2996. uint32_t work_done = 0;
  2997. uint32_t rx_bufs_used = 0;
  2998. if (!pdev)
  2999. return 0;
  3000. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  3001. if (!err_dst_srng) {
  3002. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  3003. soc, err_dst_srng);
  3004. return 0;
  3005. }
  3006. hal_soc = soc->hal_soc;
  3007. qdf_assert(hal_soc);
  3008. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  3009. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  3010. soc, err_dst_srng);
  3011. return 0;
  3012. }
  3013. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  3014. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  3015. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  3016. rxdma_dst_ring_desc,
  3017. &head, &tail);
  3018. }
  3019. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  3020. if (rx_bufs_used) {
  3021. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  3022. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  3023. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  3024. } else {
  3025. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  3026. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  3027. }
  3028. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  3029. rx_desc_pool, rx_bufs_used, &head, &tail, false);
  3030. work_done += rx_bufs_used;
  3031. }
  3032. return work_done;
  3033. }
  3034. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  3035. static inline void
  3036. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  3037. hal_rxdma_desc_t rxdma_dst_ring_desc,
  3038. union dp_rx_desc_list_elem_t **head,
  3039. union dp_rx_desc_list_elem_t **tail,
  3040. uint32_t *rx_bufs_used)
  3041. {
  3042. void *rx_msdu_link_desc;
  3043. qdf_nbuf_t msdu;
  3044. qdf_nbuf_t last;
  3045. struct hal_rx_msdu_list msdu_list;
  3046. uint16_t num_msdus;
  3047. struct hal_buf_info buf_info;
  3048. uint32_t msdu_cnt, i;
  3049. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  3050. struct rx_desc_pool *rx_desc_pool;
  3051. struct dp_rx_desc *rx_desc;
  3052. msdu = 0;
  3053. last = NULL;
  3054. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  3055. &buf_info, &msdu_cnt);
  3056. do {
  3057. rx_msdu_link_desc =
  3058. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  3059. if (!rx_msdu_link_desc) {
  3060. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  3061. break;
  3062. }
  3063. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  3064. &msdu_list, &num_msdus);
  3065. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  3066. for (i = 0; i < num_msdus; i++) {
  3067. if (!dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[i])) {
  3068. dp_rx_err_info_rl("Invalid MSDU info cookie: 0x%x",
  3069. msdu_list.sw_cookie[i]);
  3070. continue;
  3071. }
  3072. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  3073. soc,
  3074. msdu_list.sw_cookie[i]);
  3075. qdf_assert_always(rx_desc);
  3076. rx_desc_pool =
  3077. &soc->rx_desc_buf[rx_desc->pool_id];
  3078. msdu = rx_desc->nbuf;
  3079. /*
  3080. * this is a unlikely scenario where the host is reaping
  3081. * a descriptor which it already reaped just a while ago
  3082. * but is yet to replenish it back to HW.
  3083. */
  3084. if (qdf_unlikely(!rx_desc->in_use) ||
  3085. qdf_unlikely(!msdu)) {
  3086. dp_rx_err_info_rl("Reaping rx_desc not in use!");
  3087. continue;
  3088. }
  3089. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  3090. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  3091. rx_desc->unmapped = 1;
  3092. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  3093. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  3094. rx_desc->pool_id);
  3095. rx_bufs_used[rx_desc->pool_id]++;
  3096. dp_rx_add_to_free_desc_list(head,
  3097. tail, rx_desc);
  3098. }
  3099. }
  3100. /*
  3101. * Store the current link buffer into to the local structure
  3102. * to be used for release purpose.
  3103. */
  3104. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  3105. buf_info.paddr, buf_info.sw_cookie,
  3106. buf_info.rbm);
  3107. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  3108. &buf_info);
  3109. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  3110. rx_link_buf_info,
  3111. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  3112. } while (buf_info.paddr);
  3113. }
  3114. /*
  3115. *
  3116. * dp_handle_wbm_internal_error() - handles wbm_internal_error case
  3117. *
  3118. * @soc: core DP main context
  3119. * @hal_desc: hal descriptor
  3120. * @buf_type: indicates if the buffer is of type link disc or msdu
  3121. * Return: None
  3122. *
  3123. * wbm_internal_error is seen in following scenarios :
  3124. *
  3125. * 1. Null pointers detected in WBM_RELEASE_RING descriptors
  3126. * 2. Null pointers detected during delinking process
  3127. *
  3128. * Some null pointer cases:
  3129. *
  3130. * a. MSDU buffer pointer is NULL
  3131. * b. Next_MSDU_Link_Desc pointer is NULL, with no last msdu flag
  3132. * c. MSDU buffer pointer is NULL or Next_Link_Desc pointer is NULL
  3133. */
  3134. void
  3135. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  3136. uint32_t buf_type)
  3137. {
  3138. struct hal_buf_info buf_info = {0};
  3139. struct dp_rx_desc *rx_desc = NULL;
  3140. struct rx_desc_pool *rx_desc_pool;
  3141. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = {0};
  3142. union dp_rx_desc_list_elem_t *head = NULL;
  3143. union dp_rx_desc_list_elem_t *tail = NULL;
  3144. uint8_t pool_id;
  3145. uint8_t mac_id;
  3146. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  3147. if (!buf_info.paddr) {
  3148. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  3149. return;
  3150. }
  3151. /* buffer_addr_info is the first element of ring_desc */
  3152. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  3153. &buf_info);
  3154. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  3155. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  3156. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  3157. soc,
  3158. buf_info.sw_cookie);
  3159. if (rx_desc && rx_desc->nbuf) {
  3160. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  3161. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  3162. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  3163. rx_desc->nbuf);
  3164. rx_desc->unmapped = 1;
  3165. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  3166. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  3167. rx_desc->pool_id);
  3168. dp_rx_add_to_free_desc_list(&head,
  3169. &tail,
  3170. rx_desc);
  3171. rx_bufs_reaped[rx_desc->pool_id]++;
  3172. }
  3173. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  3174. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  3175. dp_wbm_int_err_mpdu_pop(soc, pool_id, hal_desc,
  3176. &head, &tail, rx_bufs_reaped);
  3177. }
  3178. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  3179. struct rx_desc_pool *rx_desc_pool;
  3180. struct dp_srng *dp_rxdma_srng;
  3181. if (!rx_bufs_reaped[mac_id])
  3182. continue;
  3183. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  3184. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  3185. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  3186. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  3187. rx_desc_pool,
  3188. rx_bufs_reaped[mac_id],
  3189. &head, &tail, false);
  3190. }
  3191. }
  3192. #endif /* QCA_HOST_MODE_WIFI_DISABLED */