dsi_phy_timing_v4_0.c 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2019, The Linux Foundation. All rights reserved.
  4. */
  5. #define pr_fmt(fmt) "dsi-phy-timing-v4: %s:" fmt, __func__
  6. #include "dsi_phy_timing_calc.h"
  7. void dsi_phy_hw_v4_0_get_default_phy_params(
  8. struct phy_clk_params *params)
  9. {
  10. params->clk_prep_buf = 50;
  11. params->clk_zero_buf = 2;
  12. params->clk_trail_buf = 30;
  13. params->hs_prep_buf = 50;
  14. params->hs_zero_buf = 10;
  15. params->hs_trail_buf = 30;
  16. params->hs_rqst_buf = 0;
  17. params->hs_exit_buf = 10;
  18. /* 1.25 is used in code for precision */
  19. params->clk_pre_buf = 1;
  20. params->clk_post_buf = 5;
  21. }
  22. int32_t dsi_phy_hw_v4_0_calc_clk_zero(s64 rec_temp1, s64 mult)
  23. {
  24. s64 rec_temp2, rec_temp3;
  25. rec_temp2 = rec_temp1;
  26. rec_temp3 = roundup(div_s64(rec_temp2, 8), mult);
  27. return (div_s64(rec_temp3, mult) - 1);
  28. }
  29. int32_t dsi_phy_hw_v4_0_calc_clk_trail_rec_min(s64 temp_mul,
  30. s64 frac, s64 mult)
  31. {
  32. s64 rec_temp1, rec_temp2, rec_temp3;
  33. rec_temp1 = temp_mul;
  34. rec_temp2 = div_s64(rec_temp1, 8);
  35. rec_temp3 = roundup(rec_temp2, mult);
  36. return (div_s64(rec_temp3, mult) - 1);
  37. }
  38. int32_t dsi_phy_hw_v4_0_calc_clk_trail_rec_max(s64 temp1, s64 mult)
  39. {
  40. s64 rec_temp2;
  41. rec_temp2 = temp1 / 8;
  42. return (div_s64(rec_temp2, mult) - 1);
  43. }
  44. int32_t dsi_phy_hw_v4_0_calc_hs_zero(s64 temp1, s64 mult)
  45. {
  46. s64 rec_temp2, rec_min;
  47. rec_temp2 = roundup((temp1 / 8), mult);
  48. rec_min = rec_temp2 - (1 * mult);
  49. return div_s64(rec_min, mult);
  50. }
  51. void dsi_phy_hw_v4_0_calc_hs_trail(struct phy_clk_params *clk_params,
  52. struct phy_timing_desc *desc)
  53. {
  54. s64 rec_temp1;
  55. struct timing_entry *t = &desc->hs_trail;
  56. t->rec_min = DIV_ROUND_UP(
  57. (t->mipi_min * clk_params->bitclk_mbps),
  58. (8 * clk_params->tlpx_numer_ns)) - 1;
  59. rec_temp1 = (t->mipi_max * clk_params->bitclk_mbps);
  60. t->rec_max =
  61. (div_s64(rec_temp1, (8 * clk_params->tlpx_numer_ns))) - 1;
  62. }
  63. void dsi_phy_hw_v4_0_update_timing_params(
  64. struct dsi_phy_per_lane_cfgs *timing,
  65. struct phy_timing_desc *desc)
  66. {
  67. timing->lane_v4[0] = 0x00;
  68. timing->lane_v4[1] = desc->clk_zero.reg_value;
  69. timing->lane_v4[2] = desc->clk_prepare.reg_value;
  70. timing->lane_v4[3] = desc->clk_trail.reg_value;
  71. timing->lane_v4[4] = desc->hs_exit.reg_value;
  72. timing->lane_v4[5] = desc->hs_zero.reg_value;
  73. timing->lane_v4[6] = desc->hs_prepare.reg_value;
  74. timing->lane_v4[7] = desc->hs_trail.reg_value;
  75. timing->lane_v4[8] = desc->hs_rqst.reg_value;
  76. timing->lane_v4[9] = 0x02;
  77. timing->lane_v4[10] = 0x04;
  78. timing->lane_v4[11] = 0x00;
  79. timing->lane_v4[12] = desc->clk_pre.reg_value;
  80. timing->lane_v4[13] = desc->clk_post.reg_value;
  81. pr_debug("[%d %d %d %d]\n", timing->lane_v4[0],
  82. timing->lane_v4[1], timing->lane_v4[2], timing->lane_v4[3]);
  83. pr_debug("[%d %d %d %d]\n", timing->lane_v4[4],
  84. timing->lane_v4[5], timing->lane_v4[6], timing->lane_v4[7]);
  85. pr_debug("[%d %d %d %d]\n", timing->lane_v4[8],
  86. timing->lane_v4[9], timing->lane_v4[10], timing->lane_v4[11]);
  87. pr_debug("[%d %d]\n", timing->lane_v4[12], timing->lane_v4[13]);
  88. timing->count_per_lane = 14;
  89. }