dp_tx.c 83 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "htt.h"
  19. #include "dp_tx.h"
  20. #include "dp_tx_desc.h"
  21. #include "dp_peer.h"
  22. #include "dp_types.h"
  23. #include "hal_tx.h"
  24. #include "qdf_mem.h"
  25. #include "qdf_nbuf.h"
  26. #include <wlan_cfg.h>
  27. #ifdef MESH_MODE_SUPPORT
  28. #include "if_meta_hdr.h"
  29. #endif
  30. #ifdef TX_PER_PDEV_DESC_POOL
  31. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  32. #define DP_TX_GET_DESC_POOL_ID(vdev) (vdev->vdev_id)
  33. #else /* QCA_LL_TX_FLOW_CONTROL_V2 */
  34. #define DP_TX_GET_DESC_POOL_ID(vdev) (vdev->pdev->pdev_id)
  35. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  36. #define DP_TX_GET_RING_ID(vdev) (vdev->pdev->pdev_id)
  37. #else
  38. #ifdef TX_PER_VDEV_DESC_POOL
  39. #define DP_TX_GET_DESC_POOL_ID(vdev) (vdev->vdev_id)
  40. #define DP_TX_GET_RING_ID(vdev) (vdev->pdev->pdev_id)
  41. #else
  42. #define DP_TX_GET_DESC_POOL_ID(vdev) qdf_get_cpu()
  43. #define DP_TX_GET_RING_ID(vdev) vdev->pdev->soc->tx_ring_map[qdf_get_cpu()]
  44. #endif /* TX_PER_VDEV_DESC_POOL */
  45. #endif /* TX_PER_PDEV_DESC_POOL */
  46. /* TODO Add support in TSO */
  47. #define DP_DESC_NUM_FRAG(x) 0
  48. /* disable TQM_BYPASS */
  49. #define TQM_BYPASS_WAR 0
  50. /* invalid peer id for reinject*/
  51. #define DP_INVALID_PEER 0XFFFE
  52. /*mapping between hal encrypt type and cdp_sec_type*/
  53. #define MAX_CDP_SEC_TYPE 12
  54. static const uint8_t sec_type_map[MAX_CDP_SEC_TYPE] = {
  55. HAL_TX_ENCRYPT_TYPE_NO_CIPHER,
  56. HAL_TX_ENCRYPT_TYPE_WEP_128,
  57. HAL_TX_ENCRYPT_TYPE_WEP_104,
  58. HAL_TX_ENCRYPT_TYPE_WEP_40,
  59. HAL_TX_ENCRYPT_TYPE_TKIP_WITH_MIC,
  60. HAL_TX_ENCRYPT_TYPE_TKIP_NO_MIC,
  61. HAL_TX_ENCRYPT_TYPE_AES_CCMP_128,
  62. HAL_TX_ENCRYPT_TYPE_WAPI,
  63. HAL_TX_ENCRYPT_TYPE_AES_CCMP_256,
  64. HAL_TX_ENCRYPT_TYPE_AES_GCMP_128,
  65. HAL_TX_ENCRYPT_TYPE_AES_GCMP_256,
  66. HAL_TX_ENCRYPT_TYPE_WAPI_GCM_SM4};
  67. /**
  68. * dp_tx_get_queue() - Returns Tx queue IDs to be used for this Tx frame
  69. * @vdev: DP Virtual device handle
  70. * @nbuf: Buffer pointer
  71. * @queue: queue ids container for nbuf
  72. *
  73. * TX packet queue has 2 instances, software descriptors id and dma ring id
  74. * Based on tx feature and hardware configuration queue id combination could be
  75. * different.
  76. * For example -
  77. * With XPS enabled,all TX descriptor pools and dma ring are assigned per cpu id
  78. * With no XPS,lock based resource protection, Descriptor pool ids are different
  79. * for each vdev, dma ring id will be same as single pdev id
  80. *
  81. * Return: None
  82. */
  83. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  84. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  85. {
  86. /* get flow id */
  87. queue->desc_pool_id = DP_TX_GET_DESC_POOL_ID(vdev);
  88. queue->ring_id = DP_TX_GET_RING_ID(vdev);
  89. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  90. "%s, pool_id:%d ring_id: %d",
  91. __func__, queue->desc_pool_id, queue->ring_id);
  92. return;
  93. }
  94. #if defined(FEATURE_TSO)
  95. /**
  96. * dp_tx_tso_desc_release() - Release the tso segment
  97. * after unmapping all the fragments
  98. *
  99. * @pdev - physical device handle
  100. * @tx_desc - Tx software descriptor
  101. */
  102. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  103. struct dp_tx_desc_s *tx_desc)
  104. {
  105. TSO_DEBUG("%s: Free the tso descriptor", __func__);
  106. if (qdf_unlikely(tx_desc->tso_desc == NULL)) {
  107. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  108. "%s %d TSO desc is NULL!",
  109. __func__, __LINE__);
  110. qdf_assert(0);
  111. } else if (qdf_unlikely(tx_desc->tso_num_desc == NULL)) {
  112. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  113. "%s %d TSO common info is NULL!",
  114. __func__, __LINE__);
  115. qdf_assert(0);
  116. } else {
  117. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  118. (struct qdf_tso_num_seg_elem_t *) tx_desc->tso_num_desc;
  119. if (tso_num_desc->num_seg.tso_cmn_num_seg > 1) {
  120. tso_num_desc->num_seg.tso_cmn_num_seg--;
  121. qdf_nbuf_unmap_tso_segment(soc->osdev,
  122. tx_desc->tso_desc, false);
  123. } else {
  124. tso_num_desc->num_seg.tso_cmn_num_seg--;
  125. qdf_assert(tso_num_desc->num_seg.tso_cmn_num_seg == 0);
  126. qdf_nbuf_unmap_tso_segment(soc->osdev,
  127. tx_desc->tso_desc, true);
  128. dp_tso_num_seg_free(soc, tx_desc->pool_id,
  129. tx_desc->tso_num_desc);
  130. tx_desc->tso_num_desc = NULL;
  131. }
  132. dp_tx_tso_desc_free(soc,
  133. tx_desc->pool_id, tx_desc->tso_desc);
  134. tx_desc->tso_desc = NULL;
  135. }
  136. }
  137. #else
  138. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  139. struct dp_tx_desc_s *tx_desc)
  140. {
  141. return;
  142. }
  143. #endif
  144. /**
  145. * dp_tx_desc_release() - Release Tx Descriptor
  146. * @tx_desc : Tx Descriptor
  147. * @desc_pool_id: Descriptor Pool ID
  148. *
  149. * Deallocate all resources attached to Tx descriptor and free the Tx
  150. * descriptor.
  151. *
  152. * Return:
  153. */
  154. static void
  155. dp_tx_desc_release(struct dp_tx_desc_s *tx_desc, uint8_t desc_pool_id)
  156. {
  157. struct dp_pdev *pdev = tx_desc->pdev;
  158. struct dp_soc *soc;
  159. uint8_t comp_status = 0;
  160. qdf_assert(pdev);
  161. soc = pdev->soc;
  162. if (tx_desc->frm_type == dp_tx_frm_tso)
  163. dp_tx_tso_desc_release(soc, tx_desc);
  164. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG)
  165. dp_tx_ext_desc_free(soc, tx_desc->msdu_ext_desc, desc_pool_id);
  166. qdf_atomic_dec(&pdev->num_tx_outstanding);
  167. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  168. qdf_atomic_dec(&pdev->num_tx_exception);
  169. if (HAL_TX_COMP_RELEASE_SOURCE_TQM ==
  170. hal_tx_comp_get_buffer_source(&tx_desc->comp))
  171. comp_status = hal_tx_comp_get_release_reason(&tx_desc->comp);
  172. else
  173. comp_status = HAL_TX_COMP_RELEASE_REASON_FW;
  174. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  175. "Tx Completion Release desc %d status %d outstanding %d",
  176. tx_desc->id, comp_status,
  177. qdf_atomic_read(&pdev->num_tx_outstanding));
  178. dp_tx_desc_free(soc, tx_desc, desc_pool_id);
  179. return;
  180. }
  181. /**
  182. * dp_tx_htt_metadata_prepare() - Prepare HTT metadata for special frames
  183. * @vdev: DP vdev Handle
  184. * @nbuf: skb
  185. *
  186. * Prepares and fills HTT metadata in the frame pre-header for special frames
  187. * that should be transmitted using varying transmit parameters.
  188. * There are 2 VDEV modes that currently needs this special metadata -
  189. * 1) Mesh Mode
  190. * 2) DSRC Mode
  191. *
  192. * Return: HTT metadata size
  193. *
  194. */
  195. static uint8_t dp_tx_prepare_htt_metadata(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  196. uint32_t *meta_data)
  197. {
  198. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  199. (struct htt_tx_msdu_desc_ext2_t *) meta_data;
  200. uint8_t htt_desc_size;
  201. /* Size rounded of multiple of 8 bytes */
  202. uint8_t htt_desc_size_aligned;
  203. uint8_t *hdr = NULL;
  204. HTT_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 1);
  205. /*
  206. * Metadata - HTT MSDU Extension header
  207. */
  208. htt_desc_size = sizeof(struct htt_tx_msdu_desc_ext2_t);
  209. htt_desc_size_aligned = (htt_desc_size + 7) & ~0x7;
  210. if (vdev->mesh_vdev) {
  211. /* Fill and add HTT metaheader */
  212. hdr = qdf_nbuf_push_head(nbuf, htt_desc_size_aligned);
  213. if (hdr == NULL) {
  214. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  215. "Error in filling HTT metadata\n");
  216. return 0;
  217. }
  218. qdf_mem_copy(hdr, desc_ext, htt_desc_size);
  219. } else if (vdev->opmode == wlan_op_mode_ocb) {
  220. /* Todo - Add support for DSRC */
  221. }
  222. return htt_desc_size_aligned;
  223. }
  224. /**
  225. * dp_tx_prepare_tso_ext_desc() - Prepare MSDU extension descriptor for TSO
  226. * @tso_seg: TSO segment to process
  227. * @ext_desc: Pointer to MSDU extension descriptor
  228. *
  229. * Return: void
  230. */
  231. #if defined(FEATURE_TSO)
  232. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  233. void *ext_desc)
  234. {
  235. uint8_t num_frag;
  236. uint32_t tso_flags;
  237. /*
  238. * Set tso_en, tcp_flags(NS, CWR, ECE, URG, ACK, PSH, RST, SYN, FIN),
  239. * tcp_flag_mask
  240. *
  241. * Checksum enable flags are set in TCL descriptor and not in Extension
  242. * Descriptor (H/W ignores checksum_en flags in MSDU ext descriptor)
  243. */
  244. tso_flags = *(uint32_t *) &tso_seg->tso_flags;
  245. hal_tx_ext_desc_set_tso_flags(ext_desc, tso_flags);
  246. hal_tx_ext_desc_set_msdu_length(ext_desc, tso_seg->tso_flags.l2_len,
  247. tso_seg->tso_flags.ip_len);
  248. hal_tx_ext_desc_set_tcp_seq(ext_desc, tso_seg->tso_flags.tcp_seq_num);
  249. hal_tx_ext_desc_set_ip_id(ext_desc, tso_seg->tso_flags.ip_id);
  250. for (num_frag = 0; num_frag < tso_seg->num_frags; num_frag++) {
  251. uint32_t lo = 0;
  252. uint32_t hi = 0;
  253. qdf_dmaaddr_to_32s(
  254. tso_seg->tso_frags[num_frag].paddr, &lo, &hi);
  255. hal_tx_ext_desc_set_buffer(ext_desc, num_frag, lo, hi,
  256. tso_seg->tso_frags[num_frag].length);
  257. }
  258. return;
  259. }
  260. #else
  261. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  262. void *ext_desc)
  263. {
  264. return;
  265. }
  266. #endif
  267. #if defined(FEATURE_TSO)
  268. /**
  269. * dp_tx_free_tso_seg() - Loop through the tso segments
  270. * allocated and free them
  271. *
  272. * @soc: soc handle
  273. * @free_seg: list of tso segments
  274. * @msdu_info: msdu descriptor
  275. *
  276. * Return - void
  277. */
  278. static void dp_tx_free_tso_seg(struct dp_soc *soc,
  279. struct qdf_tso_seg_elem_t *free_seg,
  280. struct dp_tx_msdu_info_s *msdu_info)
  281. {
  282. struct qdf_tso_seg_elem_t *next_seg;
  283. while (free_seg) {
  284. next_seg = free_seg->next;
  285. dp_tx_tso_desc_free(soc,
  286. msdu_info->tx_queue.desc_pool_id,
  287. free_seg);
  288. free_seg = next_seg;
  289. }
  290. }
  291. /**
  292. * dp_tx_free_tso_num_seg() - Loop through the tso num segments
  293. * allocated and free them
  294. *
  295. * @soc: soc handle
  296. * @free_seg: list of tso segments
  297. * @msdu_info: msdu descriptor
  298. * Return - void
  299. */
  300. static void dp_tx_free_tso_num_seg(struct dp_soc *soc,
  301. struct qdf_tso_num_seg_elem_t *free_seg,
  302. struct dp_tx_msdu_info_s *msdu_info)
  303. {
  304. struct qdf_tso_num_seg_elem_t *next_seg;
  305. while (free_seg) {
  306. next_seg = free_seg->next;
  307. dp_tso_num_seg_free(soc,
  308. msdu_info->tx_queue.desc_pool_id,
  309. free_seg);
  310. free_seg = next_seg;
  311. }
  312. }
  313. /**
  314. * dp_tx_prepare_tso() - Given a jumbo msdu, prepare the TSO info
  315. * @vdev: virtual device handle
  316. * @msdu: network buffer
  317. * @msdu_info: meta data associated with the msdu
  318. *
  319. * Return: QDF_STATUS_SUCCESS success
  320. */
  321. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  322. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  323. {
  324. struct qdf_tso_seg_elem_t *tso_seg;
  325. int num_seg = qdf_nbuf_get_tso_num_seg(msdu);
  326. struct dp_soc *soc = vdev->pdev->soc;
  327. struct qdf_tso_info_t *tso_info;
  328. struct qdf_tso_num_seg_elem_t *tso_num_seg;
  329. tso_info = &msdu_info->u.tso_info;
  330. tso_info->curr_seg = NULL;
  331. tso_info->tso_seg_list = NULL;
  332. tso_info->num_segs = num_seg;
  333. msdu_info->frm_type = dp_tx_frm_tso;
  334. tso_info->tso_num_seg_list = NULL;
  335. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  336. while (num_seg) {
  337. tso_seg = dp_tx_tso_desc_alloc(
  338. soc, msdu_info->tx_queue.desc_pool_id);
  339. if (tso_seg) {
  340. tso_seg->next = tso_info->tso_seg_list;
  341. tso_info->tso_seg_list = tso_seg;
  342. num_seg--;
  343. } else {
  344. struct qdf_tso_seg_elem_t *free_seg =
  345. tso_info->tso_seg_list;
  346. dp_tx_free_tso_seg(soc, free_seg, msdu_info);
  347. return QDF_STATUS_E_NOMEM;
  348. }
  349. }
  350. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  351. tso_num_seg = dp_tso_num_seg_alloc(soc,
  352. msdu_info->tx_queue.desc_pool_id);
  353. if (tso_num_seg) {
  354. tso_num_seg->next = tso_info->tso_num_seg_list;
  355. tso_info->tso_num_seg_list = tso_num_seg;
  356. } else {
  357. /* Bug: free tso_num_seg and tso_seg */
  358. /* Free the already allocated num of segments */
  359. struct qdf_tso_seg_elem_t *free_seg =
  360. tso_info->tso_seg_list;
  361. TSO_DEBUG(" %s: Failed alloc - Number of segs for a TSO packet",
  362. __func__);
  363. dp_tx_free_tso_seg(soc, free_seg, msdu_info);
  364. return QDF_STATUS_E_NOMEM;
  365. }
  366. msdu_info->num_seg =
  367. qdf_nbuf_get_tso_info(soc->osdev, msdu, tso_info);
  368. TSO_DEBUG(" %s: msdu_info->num_seg: %d", __func__,
  369. msdu_info->num_seg);
  370. if (!(msdu_info->num_seg)) {
  371. dp_tx_free_tso_seg(soc, tso_info->tso_seg_list, msdu_info);
  372. dp_tx_free_tso_num_seg(soc, tso_info->tso_num_seg_list,
  373. msdu_info);
  374. return QDF_STATUS_E_INVAL;
  375. }
  376. tso_info->curr_seg = tso_info->tso_seg_list;
  377. return QDF_STATUS_SUCCESS;
  378. }
  379. #else
  380. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  381. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  382. {
  383. return QDF_STATUS_E_NOMEM;
  384. }
  385. #endif
  386. /**
  387. * dp_tx_prepare_ext_desc() - Allocate and prepare MSDU extension descriptor
  388. * @vdev: DP Vdev handle
  389. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  390. * @desc_pool_id: Descriptor Pool ID
  391. *
  392. * Return:
  393. */
  394. static
  395. struct dp_tx_ext_desc_elem_s *dp_tx_prepare_ext_desc(struct dp_vdev *vdev,
  396. struct dp_tx_msdu_info_s *msdu_info, uint8_t desc_pool_id)
  397. {
  398. uint8_t i;
  399. uint8_t cached_ext_desc[HAL_TX_EXT_DESC_WITH_META_DATA];
  400. struct dp_tx_seg_info_s *seg_info;
  401. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  402. struct dp_soc *soc = vdev->pdev->soc;
  403. /* Allocate an extension descriptor */
  404. msdu_ext_desc = dp_tx_ext_desc_alloc(soc, desc_pool_id);
  405. qdf_mem_zero(&cached_ext_desc[0], HAL_TX_EXT_DESC_WITH_META_DATA);
  406. if (!msdu_ext_desc) {
  407. DP_STATS_INC(vdev, tx_i.dropped.desc_na, 1);
  408. return NULL;
  409. }
  410. if (qdf_unlikely(vdev->mesh_vdev)) {
  411. qdf_mem_copy(&cached_ext_desc[HAL_TX_EXTENSION_DESC_LEN_BYTES],
  412. &msdu_info->meta_data[0],
  413. sizeof(struct htt_tx_msdu_desc_ext2_t));
  414. qdf_atomic_inc(&vdev->pdev->num_tx_exception);
  415. HTT_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 1);
  416. }
  417. switch (msdu_info->frm_type) {
  418. case dp_tx_frm_sg:
  419. case dp_tx_frm_me:
  420. case dp_tx_frm_raw:
  421. seg_info = msdu_info->u.sg_info.curr_seg;
  422. /* Update the buffer pointers in MSDU Extension Descriptor */
  423. for (i = 0; i < seg_info->frag_cnt; i++) {
  424. hal_tx_ext_desc_set_buffer(&cached_ext_desc[0], i,
  425. seg_info->frags[i].paddr_lo,
  426. seg_info->frags[i].paddr_hi,
  427. seg_info->frags[i].len);
  428. }
  429. break;
  430. case dp_tx_frm_tso:
  431. dp_tx_prepare_tso_ext_desc(&msdu_info->u.tso_info.curr_seg->seg,
  432. &cached_ext_desc[0]);
  433. break;
  434. default:
  435. break;
  436. }
  437. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  438. cached_ext_desc, HAL_TX_EXT_DESC_WITH_META_DATA);
  439. hal_tx_ext_desc_sync(&cached_ext_desc[0],
  440. msdu_ext_desc->vaddr);
  441. return msdu_ext_desc;
  442. }
  443. /**
  444. * dp_tx_desc_prepare_single - Allocate and prepare Tx descriptor
  445. * @vdev: DP vdev handle
  446. * @nbuf: skb
  447. * @desc_pool_id: Descriptor pool ID
  448. * Allocate and prepare Tx descriptor with msdu information.
  449. *
  450. * Return: Pointer to Tx Descriptor on success,
  451. * NULL on failure
  452. */
  453. static
  454. struct dp_tx_desc_s *dp_tx_prepare_desc_single(struct dp_vdev *vdev,
  455. qdf_nbuf_t nbuf, uint8_t desc_pool_id,
  456. uint32_t *meta_data)
  457. {
  458. uint8_t align_pad;
  459. uint8_t is_exception = 0;
  460. uint8_t htt_hdr_size;
  461. struct ether_header *eh;
  462. struct dp_tx_desc_s *tx_desc;
  463. struct dp_pdev *pdev = vdev->pdev;
  464. struct dp_soc *soc = pdev->soc;
  465. /* Allocate software Tx descriptor */
  466. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  467. if (qdf_unlikely(!tx_desc)) {
  468. DP_STATS_INC(vdev, tx_i.dropped.desc_na, 1);
  469. return NULL;
  470. }
  471. /* Flow control/Congestion Control counters */
  472. qdf_atomic_inc(&pdev->num_tx_outstanding);
  473. /* Initialize the SW tx descriptor */
  474. tx_desc->nbuf = nbuf;
  475. tx_desc->frm_type = dp_tx_frm_std;
  476. tx_desc->tx_encap_type = vdev->tx_encap_type;
  477. tx_desc->vdev = vdev;
  478. tx_desc->pdev = pdev;
  479. tx_desc->msdu_ext_desc = NULL;
  480. tx_desc->pkt_offset = 0;
  481. /*
  482. * For special modes (vdev_type == ocb or mesh), data frames should be
  483. * transmitted using varying transmit parameters (tx spec) which include
  484. * transmit rate, power, priority, channel, channel bandwidth , nss etc.
  485. * These are filled in HTT MSDU descriptor and sent in frame pre-header.
  486. * These frames are sent as exception packets to firmware.
  487. *
  488. * HW requirement is that metadata should always point to a
  489. * 8-byte aligned address. So we add alignment pad to start of buffer.
  490. * HTT Metadata should be ensured to be multiple of 8-bytes,
  491. * to get 8-byte aligned start address along with align_pad added
  492. *
  493. * |-----------------------------|
  494. * | |
  495. * |-----------------------------| <-----Buffer Pointer Address given
  496. * | | ^ in HW descriptor (aligned)
  497. * | HTT Metadata | |
  498. * | | |
  499. * | | | Packet Offset given in descriptor
  500. * | | |
  501. * |-----------------------------| |
  502. * | Alignment Pad | v
  503. * |-----------------------------| <----- Actual buffer start address
  504. * | SKB Data | (Unaligned)
  505. * | |
  506. * | |
  507. * | |
  508. * | |
  509. * | |
  510. * |-----------------------------|
  511. */
  512. if (qdf_unlikely(vdev->mesh_vdev ||
  513. (vdev->opmode == wlan_op_mode_ocb))) {
  514. align_pad = ((unsigned long) qdf_nbuf_data(nbuf)) & 0x7;
  515. if (qdf_nbuf_push_head(nbuf, align_pad) == NULL) {
  516. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  517. "qdf_nbuf_push_head failed\n");
  518. goto failure;
  519. }
  520. htt_hdr_size = dp_tx_prepare_htt_metadata(vdev, nbuf,
  521. meta_data);
  522. if (htt_hdr_size == 0)
  523. goto failure;
  524. tx_desc->pkt_offset = align_pad + htt_hdr_size;
  525. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  526. is_exception = 1;
  527. }
  528. if (qdf_unlikely(QDF_STATUS_SUCCESS !=
  529. qdf_nbuf_map(soc->osdev, nbuf,
  530. QDF_DMA_TO_DEVICE))) {
  531. /* Handle failure */
  532. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  533. "qdf_nbuf_map failed\n");
  534. DP_STATS_INC(vdev, tx_i.dropped.dma_error, 1);
  535. goto failure;
  536. }
  537. if (qdf_unlikely(vdev->nawds_enabled)) {
  538. eh = (struct ether_header *) qdf_nbuf_data(nbuf);
  539. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  540. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  541. is_exception = 1;
  542. }
  543. }
  544. #if !TQM_BYPASS_WAR
  545. if (is_exception)
  546. #endif
  547. {
  548. /* Temporary WAR due to TQM VP issues */
  549. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  550. qdf_atomic_inc(&pdev->num_tx_exception);
  551. }
  552. return tx_desc;
  553. failure:
  554. dp_tx_desc_release(tx_desc, desc_pool_id);
  555. return NULL;
  556. }
  557. /**
  558. * dp_tx_prepare_desc() - Allocate and prepare Tx descriptor for multisegment frame
  559. * @vdev: DP vdev handle
  560. * @nbuf: skb
  561. * @msdu_info: Info to be setup in MSDU descriptor and MSDU extension descriptor
  562. * @desc_pool_id : Descriptor Pool ID
  563. *
  564. * Allocate and prepare Tx descriptor with msdu and fragment descritor
  565. * information. For frames wth fragments, allocate and prepare
  566. * an MSDU extension descriptor
  567. *
  568. * Return: Pointer to Tx Descriptor on success,
  569. * NULL on failure
  570. */
  571. static struct dp_tx_desc_s *dp_tx_prepare_desc(struct dp_vdev *vdev,
  572. qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info,
  573. uint8_t desc_pool_id)
  574. {
  575. struct dp_tx_desc_s *tx_desc;
  576. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  577. struct dp_pdev *pdev = vdev->pdev;
  578. struct dp_soc *soc = pdev->soc;
  579. /* Allocate software Tx descriptor */
  580. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  581. if (!tx_desc) {
  582. DP_STATS_INC(vdev, tx_i.dropped.desc_na, 1);
  583. return NULL;
  584. }
  585. /* Flow control/Congestion Control counters */
  586. qdf_atomic_inc(&pdev->num_tx_outstanding);
  587. /* Initialize the SW tx descriptor */
  588. tx_desc->nbuf = nbuf;
  589. tx_desc->frm_type = msdu_info->frm_type;
  590. tx_desc->tx_encap_type = vdev->tx_encap_type;
  591. tx_desc->vdev = vdev;
  592. tx_desc->pdev = pdev;
  593. tx_desc->pkt_offset = 0;
  594. tx_desc->tso_desc = msdu_info->u.tso_info.curr_seg;
  595. tx_desc->tso_num_desc = msdu_info->u.tso_info.tso_num_seg_list;
  596. /* Handle scattered frames - TSO/SG/ME */
  597. /* Allocate and prepare an extension descriptor for scattered frames */
  598. msdu_ext_desc = dp_tx_prepare_ext_desc(vdev, msdu_info, desc_pool_id);
  599. if (!msdu_ext_desc) {
  600. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  601. "%s Tx Extension Descriptor Alloc Fail\n",
  602. __func__);
  603. goto failure;
  604. }
  605. #if TQM_BYPASS_WAR
  606. /* Temporary WAR due to TQM VP issues */
  607. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  608. qdf_atomic_inc(&pdev->num_tx_exception);
  609. #endif
  610. if (qdf_unlikely(vdev->mesh_vdev))
  611. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  612. tx_desc->msdu_ext_desc = msdu_ext_desc;
  613. tx_desc->flags |= DP_TX_DESC_FLAG_FRAG;
  614. return tx_desc;
  615. failure:
  616. dp_tx_desc_release(tx_desc, desc_pool_id);
  617. return NULL;
  618. }
  619. /**
  620. * dp_tx_prepare_raw() - Prepare RAW packet TX
  621. * @vdev: DP vdev handle
  622. * @nbuf: buffer pointer
  623. * @seg_info: Pointer to Segment info Descriptor to be prepared
  624. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension
  625. * descriptor
  626. *
  627. * Return:
  628. */
  629. static qdf_nbuf_t dp_tx_prepare_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  630. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  631. {
  632. qdf_nbuf_t curr_nbuf = NULL;
  633. uint16_t total_len = 0;
  634. qdf_dma_addr_t paddr;
  635. int32_t i;
  636. struct dp_tx_sg_info_s *sg_info = &msdu_info->u.sg_info;
  637. qdf_dot3_qosframe_t *qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  638. DP_STATS_INC_PKT(vdev, tx_i.raw.raw_pkt, 1, qdf_nbuf_len(nbuf));
  639. /* SWAR for HW: Enable WEP bit in the AMSDU frames for RAW mode */
  640. if (qos_wh->i_fc[0] & IEEE80211_FC0_SUBTYPE_QOS)
  641. qos_wh->i_fc[1] |= IEEE80211_FC1_WEP;
  642. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, nbuf,
  643. QDF_DMA_TO_DEVICE)) {
  644. qdf_print("dma map error\n");
  645. DP_STATS_INC(vdev, tx_i.raw.dma_map_error, 1);
  646. qdf_nbuf_free(nbuf);
  647. return NULL;
  648. }
  649. for (curr_nbuf = nbuf, i = 0; curr_nbuf;
  650. curr_nbuf = qdf_nbuf_next(curr_nbuf), i++) {
  651. paddr = qdf_nbuf_get_frag_paddr(curr_nbuf, 0);
  652. seg_info->frags[i].paddr_lo = paddr;
  653. seg_info->frags[i].paddr_hi = ((uint64_t)paddr >> 32);
  654. seg_info->frags[i].len = qdf_nbuf_len(curr_nbuf);
  655. seg_info->frags[i].vaddr = (void *) curr_nbuf;
  656. total_len += qdf_nbuf_len(curr_nbuf);
  657. }
  658. seg_info->frag_cnt = i;
  659. seg_info->total_len = total_len;
  660. seg_info->next = NULL;
  661. sg_info->curr_seg = seg_info;
  662. msdu_info->frm_type = dp_tx_frm_raw;
  663. msdu_info->num_seg = 1;
  664. return nbuf;
  665. }
  666. /**
  667. * dp_tx_hw_enqueue() - Enqueue to TCL HW for transmit
  668. * @soc: DP Soc Handle
  669. * @vdev: DP vdev handle
  670. * @tx_desc: Tx Descriptor Handle
  671. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  672. * @fw_metadata: Metadata to send to Target Firmware along with frame
  673. * @ring_id: Ring ID of H/W ring to which we enqueue the packet
  674. *
  675. * Gets the next free TCL HW DMA descriptor and sets up required parameters
  676. * from software Tx descriptor
  677. *
  678. * Return:
  679. */
  680. static QDF_STATUS dp_tx_hw_enqueue(struct dp_soc *soc, struct dp_vdev *vdev,
  681. struct dp_tx_desc_s *tx_desc, uint8_t tid,
  682. uint16_t fw_metadata, uint8_t ring_id)
  683. {
  684. uint8_t type;
  685. uint16_t length;
  686. void *hal_tx_desc, *hal_tx_desc_cached;
  687. qdf_dma_addr_t dma_addr;
  688. uint8_t cached_desc[HAL_TX_DESC_LEN_BYTES];
  689. /* Return Buffer Manager ID */
  690. uint8_t bm_id = ring_id;
  691. void *hal_srng = soc->tcl_data_ring[ring_id].hal_srng;
  692. hal_tx_desc_cached = (void *) cached_desc;
  693. qdf_mem_zero_outline(hal_tx_desc_cached, HAL_TX_DESC_LEN_BYTES);
  694. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG) {
  695. length = HAL_TX_EXT_DESC_WITH_META_DATA;
  696. type = HAL_TX_BUF_TYPE_EXT_DESC;
  697. dma_addr = tx_desc->msdu_ext_desc->paddr;
  698. } else {
  699. length = qdf_nbuf_len(tx_desc->nbuf) - tx_desc->pkt_offset;
  700. type = HAL_TX_BUF_TYPE_BUFFER;
  701. dma_addr = qdf_nbuf_mapped_paddr_get(tx_desc->nbuf);
  702. }
  703. hal_tx_desc_set_fw_metadata(hal_tx_desc_cached, fw_metadata);
  704. hal_tx_desc_set_buf_addr(hal_tx_desc_cached,
  705. dma_addr , bm_id, tx_desc->id, type);
  706. hal_tx_desc_set_buf_length(hal_tx_desc_cached, length);
  707. hal_tx_desc_set_buf_offset(hal_tx_desc_cached, tx_desc->pkt_offset);
  708. hal_tx_desc_set_encap_type(hal_tx_desc_cached, tx_desc->tx_encap_type);
  709. hal_tx_desc_set_dscp_tid_table_id(hal_tx_desc_cached,
  710. vdev->dscp_tid_map_id);
  711. hal_tx_desc_set_encrypt_type(hal_tx_desc_cached,
  712. sec_type_map[vdev->sec_type]);
  713. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  714. "%s length:%d , type = %d, dma_addr %llx, offset %d desc id %u",
  715. __func__, length, type, (uint64_t)dma_addr,
  716. tx_desc->pkt_offset, tx_desc->id);
  717. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  718. hal_tx_desc_set_to_fw(hal_tx_desc_cached, 1);
  719. hal_tx_desc_set_addr_search_flags(hal_tx_desc_cached,
  720. vdev->hal_desc_addr_search_flags);
  721. if ((qdf_nbuf_get_tx_cksum(tx_desc->nbuf) == QDF_NBUF_TX_CKSUM_TCP_UDP)
  722. || qdf_nbuf_is_tso(tx_desc->nbuf)) {
  723. hal_tx_desc_set_l3_checksum_en(hal_tx_desc_cached, 1);
  724. hal_tx_desc_set_l4_checksum_en(hal_tx_desc_cached, 1);
  725. }
  726. if (tid != HTT_TX_EXT_TID_INVALID)
  727. hal_tx_desc_set_hlos_tid(hal_tx_desc_cached, tid);
  728. if (tx_desc->flags & DP_TX_DESC_FLAG_MESH)
  729. hal_tx_desc_set_mesh_en(hal_tx_desc_cached, 1);
  730. /* Sync cached descriptor with HW */
  731. hal_tx_desc = hal_srng_src_get_next(soc->hal_soc, hal_srng);
  732. if (!hal_tx_desc) {
  733. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  734. "%s TCL ring full ring_id:%d\n", __func__, ring_id);
  735. DP_STATS_INC(soc, tx.tcl_ring_full[ring_id], 1);
  736. DP_STATS_INC(vdev, tx_i.dropped.enqueue_fail, 1);
  737. return QDF_STATUS_E_RESOURCES;
  738. }
  739. tx_desc->flags |= DP_TX_DESC_FLAG_QUEUED_TX;
  740. hal_tx_desc_sync(hal_tx_desc_cached, hal_tx_desc);
  741. DP_STATS_INC_PKT(vdev, tx_i.processed, 1, length);
  742. /*
  743. * If one packet is enqueued in HW, PM usage count needs to be
  744. * incremented by one to prevent future runtime suspend. This
  745. * should be tied with the success of enqueuing. It will be
  746. * decremented after the packet has been sent.
  747. */
  748. hif_pm_runtime_get_noresume(soc->hif_handle);
  749. return QDF_STATUS_SUCCESS;
  750. }
  751. /**
  752. * dp_cce_classify() - Classify the frame based on CCE rules
  753. * @vdev: DP vdev handle
  754. * @nbuf: skb
  755. *
  756. * Classify frames based on CCE rules
  757. * Return: bool( true if classified,
  758. * else false)
  759. */
  760. static bool dp_cce_classify(qdf_nbuf_t nbuf)
  761. {
  762. struct ether_header *eh = NULL;
  763. uint16_t ether_type;
  764. qdf_llc_t *llcHdr;
  765. qdf_nbuf_t nbuf_clone = NULL;
  766. eh = (struct ether_header *) qdf_nbuf_data(nbuf);
  767. ether_type = eh->ether_type;
  768. llcHdr = (qdf_llc_t *)(nbuf->data + sizeof(struct ether_header));
  769. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr))) {
  770. ether_type = (uint16_t)*(nbuf->data + 2*ETHER_ADDR_LEN +
  771. sizeof(*llcHdr));
  772. nbuf_clone = qdf_nbuf_clone(nbuf);
  773. qdf_nbuf_pull_head(nbuf_clone, sizeof(*llcHdr));
  774. if (ether_type == htons(ETHERTYPE_8021Q)) {
  775. qdf_nbuf_pull_head(nbuf_clone, sizeof(*llcHdr)
  776. +sizeof(qdf_net_vlanhdr_t));
  777. }
  778. } else {
  779. if (ether_type == htons(ETHERTYPE_8021Q)) {
  780. nbuf_clone = qdf_nbuf_clone(nbuf);
  781. qdf_nbuf_pull_head(nbuf_clone,
  782. sizeof(qdf_net_vlanhdr_t));
  783. }
  784. }
  785. if (qdf_unlikely(nbuf_clone))
  786. nbuf = nbuf_clone;
  787. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf)
  788. || qdf_nbuf_is_ipv4_arp_pkt(nbuf)
  789. || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)
  790. || qdf_nbuf_is_ipv4_tdls_pkt(nbuf)
  791. || (qdf_nbuf_is_ipv4_pkt(nbuf)
  792. && qdf_nbuf_is_ipv4_dhcp_pkt(nbuf))
  793. || (qdf_nbuf_is_ipv6_pkt(nbuf) &&
  794. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))) {
  795. if (qdf_unlikely(nbuf_clone != NULL))
  796. qdf_nbuf_free(nbuf_clone);
  797. return true;
  798. }
  799. if (qdf_unlikely(nbuf_clone != NULL))
  800. qdf_nbuf_free(nbuf_clone);
  801. return false;
  802. }
  803. /**
  804. * dp_tx_classify_tid() - Obtain TID to be used for this frame
  805. * @vdev: DP vdev handle
  806. * @nbuf: skb
  807. *
  808. * Extract the DSCP or PCP information from frame and map into TID value.
  809. * Software based TID classification is required when more than 2 DSCP-TID
  810. * mapping tables are needed.
  811. * Hardware supports 2 DSCP-TID mapping tables
  812. *
  813. * Return: void
  814. */
  815. static void dp_tx_classify_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  816. struct dp_tx_msdu_info_s *msdu_info)
  817. {
  818. uint8_t tos = 0, dscp_tid_override = 0;
  819. uint8_t *hdr_ptr, *L3datap;
  820. uint8_t is_mcast = 0;
  821. struct ether_header *eh = NULL;
  822. qdf_ethervlan_header_t *evh = NULL;
  823. uint16_t ether_type;
  824. qdf_llc_t *llcHdr;
  825. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  826. /* for mesh packets don't do any classification */
  827. if (qdf_unlikely(vdev->mesh_vdev))
  828. return;
  829. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  830. eh = (struct ether_header *) nbuf->data;
  831. hdr_ptr = eh->ether_dhost;
  832. L3datap = hdr_ptr + sizeof(struct ether_header);
  833. } else {
  834. qdf_dot3_qosframe_t *qos_wh =
  835. (qdf_dot3_qosframe_t *) nbuf->data;
  836. msdu_info->tid = qos_wh->i_fc[0] & DP_FC0_SUBTYPE_QOS ?
  837. qos_wh->i_qos[0] & DP_QOS_TID : 0;
  838. return;
  839. }
  840. is_mcast = DP_FRAME_IS_MULTICAST(hdr_ptr);
  841. ether_type = eh->ether_type;
  842. /*
  843. * Check if packet is dot3 or eth2 type.
  844. */
  845. if (IS_LLC_PRESENT(ether_type)) {
  846. ether_type = (uint16_t)*(nbuf->data + 2*ETHER_ADDR_LEN +
  847. sizeof(*llcHdr));
  848. if (ether_type == htons(ETHERTYPE_8021Q)) {
  849. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t) +
  850. sizeof(*llcHdr);
  851. ether_type = (uint16_t)*(nbuf->data + 2*ETHER_ADDR_LEN
  852. + sizeof(*llcHdr) +
  853. sizeof(qdf_net_vlanhdr_t));
  854. } else {
  855. L3datap = hdr_ptr + sizeof(struct ether_header) +
  856. sizeof(*llcHdr);
  857. }
  858. } else {
  859. if (ether_type == htons(ETHERTYPE_8021Q)) {
  860. evh = (qdf_ethervlan_header_t *) eh;
  861. ether_type = evh->ether_type;
  862. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t);
  863. }
  864. }
  865. /*
  866. * Find priority from IP TOS DSCP field
  867. */
  868. if (qdf_nbuf_is_ipv4_pkt(nbuf)) {
  869. qdf_net_iphdr_t *ip = (qdf_net_iphdr_t *) L3datap;
  870. if (qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) {
  871. /* Only for unicast frames */
  872. if (!is_mcast) {
  873. /* send it on VO queue */
  874. msdu_info->tid = DP_VO_TID;
  875. }
  876. } else {
  877. /*
  878. * IP frame: exclude ECN bits 0-1 and map DSCP bits 2-7
  879. * from TOS byte.
  880. */
  881. tos = ip->ip_tos;
  882. dscp_tid_override = 1;
  883. }
  884. } else if (qdf_nbuf_is_ipv6_pkt(nbuf)) {
  885. /* TODO
  886. * use flowlabel
  887. *igmpmld cases to be handled in phase 2
  888. */
  889. unsigned long ver_pri_flowlabel;
  890. unsigned long pri;
  891. ver_pri_flowlabel = *(unsigned long *) L3datap;
  892. pri = (ntohl(ver_pri_flowlabel) & IPV6_FLOWINFO_PRIORITY) >>
  893. DP_IPV6_PRIORITY_SHIFT;
  894. tos = pri;
  895. dscp_tid_override = 1;
  896. } else if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf))
  897. msdu_info->tid = DP_VO_TID;
  898. else if (qdf_nbuf_is_ipv4_arp_pkt(nbuf)) {
  899. /* Only for unicast frames */
  900. if (!is_mcast) {
  901. /* send ucast arp on VO queue */
  902. msdu_info->tid = DP_VO_TID;
  903. }
  904. }
  905. /*
  906. * Assign all MCAST packets to BE
  907. */
  908. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  909. if (is_mcast) {
  910. tos = 0;
  911. dscp_tid_override = 1;
  912. }
  913. }
  914. if (dscp_tid_override == 1) {
  915. tos = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  916. msdu_info->tid = pdev->dscp_tid_map[vdev->dscp_tid_map_id][tos];
  917. }
  918. return;
  919. }
  920. #ifdef CONVERGED_TDLS_ENABLE
  921. /**
  922. * dp_tx_update_tdls_flags() - Update descriptor flags for TDLS frame
  923. * @tx_desc: TX descriptor
  924. *
  925. * Return: None
  926. */
  927. static void dp_tx_update_tdls_flags(struct dp_tx_desc_s *tx_desc)
  928. {
  929. if (tx_desc->vdev) {
  930. if (tx_desc->vdev->is_tdls_frame)
  931. tx_desc->flags |= DP_TX_DESC_FLAG_TDLS_FRAME;
  932. tx_desc->vdev->is_tdls_frame = false;
  933. }
  934. }
  935. /**
  936. * dp_non_std_tx_comp_free_buff() - Free the non std tx packet buffer
  937. * @tx_desc: TX descriptor
  938. * @vdev: datapath vdev handle
  939. *
  940. * Return: None
  941. */
  942. static void dp_non_std_tx_comp_free_buff(struct dp_tx_desc_s *tx_desc,
  943. struct dp_vdev *vdev)
  944. {
  945. struct hal_tx_completion_status ts = {0};
  946. qdf_nbuf_t nbuf = tx_desc->nbuf;
  947. hal_tx_comp_get_status(&tx_desc->comp, &ts);
  948. if (vdev->tx_non_std_data_callback.func) {
  949. qdf_nbuf_set_next(tx_desc->nbuf, NULL);
  950. vdev->tx_non_std_data_callback.func(
  951. vdev->tx_non_std_data_callback.ctxt,
  952. nbuf, ts.status);
  953. return;
  954. }
  955. }
  956. #endif
  957. /**
  958. * dp_tx_send_msdu_single() - Setup descriptor and enqueue single MSDU to TCL
  959. * @vdev: DP vdev handle
  960. * @nbuf: skb
  961. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  962. * @tx_q: Tx queue to be used for this Tx frame
  963. * @peer_id: peer_id of the peer in case of NAWDS frames
  964. *
  965. * Return: NULL on success,
  966. * nbuf when it fails to send
  967. */
  968. static qdf_nbuf_t dp_tx_send_msdu_single(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  969. uint8_t tid, struct dp_tx_queue *tx_q,
  970. uint32_t *meta_data, uint16_t peer_id)
  971. {
  972. struct dp_pdev *pdev = vdev->pdev;
  973. struct dp_soc *soc = pdev->soc;
  974. struct dp_tx_desc_s *tx_desc;
  975. QDF_STATUS status;
  976. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  977. uint16_t htt_tcl_metadata = 0;
  978. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 0);
  979. /* Setup Tx descriptor for an MSDU, and MSDU extension descriptor */
  980. tx_desc = dp_tx_prepare_desc_single(vdev, nbuf, tx_q->desc_pool_id, meta_data);
  981. if (!tx_desc) {
  982. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  983. "%s Tx_desc prepare Fail vdev %pK queue %d\n",
  984. __func__, vdev, tx_q->desc_pool_id);
  985. return nbuf;
  986. }
  987. if (qdf_unlikely(soc->cce_disable)) {
  988. if (dp_cce_classify(nbuf) == true) {
  989. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  990. tid = DP_VO_TID;
  991. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  992. }
  993. }
  994. dp_tx_update_tdls_flags(tx_desc);
  995. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  996. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  997. "%s %d : HAL RING Access Failed -- %pK\n",
  998. __func__, __LINE__, hal_srng);
  999. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1000. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1001. goto fail_return;
  1002. }
  1003. if (qdf_unlikely(peer_id == DP_INVALID_PEER)) {
  1004. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1005. HTT_TX_TCL_METADATA_HOST_INSPECTED_SET(htt_tcl_metadata, 1);
  1006. } else if (qdf_unlikely(peer_id != HTT_INVALID_PEER)) {
  1007. HTT_TX_TCL_METADATA_TYPE_SET(htt_tcl_metadata,
  1008. HTT_TCL_METADATA_TYPE_PEER_BASED);
  1009. HTT_TX_TCL_METADATA_PEER_ID_SET(htt_tcl_metadata,
  1010. peer_id);
  1011. } else
  1012. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1013. /* Enqueue the Tx MSDU descriptor to HW for transmit */
  1014. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, tid,
  1015. htt_tcl_metadata, tx_q->ring_id);
  1016. if (status != QDF_STATUS_SUCCESS) {
  1017. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1018. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d\n",
  1019. __func__, tx_desc, tx_q->ring_id);
  1020. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1021. goto fail_return;
  1022. }
  1023. nbuf = NULL;
  1024. fail_return:
  1025. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1026. hal_srng_access_end(soc->hal_soc, hal_srng);
  1027. hif_pm_runtime_put(soc->hif_handle);
  1028. } else {
  1029. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1030. }
  1031. return nbuf;
  1032. }
  1033. /**
  1034. * dp_tx_send_msdu_multiple() - Enqueue multiple MSDUs
  1035. * @vdev: DP vdev handle
  1036. * @nbuf: skb
  1037. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  1038. *
  1039. * Prepare descriptors for multiple MSDUs (TSO segments) and enqueue to TCL
  1040. *
  1041. * Return: NULL on success,
  1042. * nbuf when it fails to send
  1043. */
  1044. #if QDF_LOCK_STATS
  1045. static noinline
  1046. #else
  1047. static
  1048. #endif
  1049. qdf_nbuf_t dp_tx_send_msdu_multiple(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1050. struct dp_tx_msdu_info_s *msdu_info)
  1051. {
  1052. uint8_t i;
  1053. struct dp_pdev *pdev = vdev->pdev;
  1054. struct dp_soc *soc = pdev->soc;
  1055. struct dp_tx_desc_s *tx_desc;
  1056. bool is_cce_classified = false;
  1057. QDF_STATUS status;
  1058. struct dp_tx_queue *tx_q = &msdu_info->tx_queue;
  1059. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1060. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1061. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1062. "%s %d : HAL RING Access Failed -- %pK\n",
  1063. __func__, __LINE__, hal_srng);
  1064. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1065. return nbuf;
  1066. }
  1067. if (qdf_unlikely(soc->cce_disable)) {
  1068. is_cce_classified = dp_cce_classify(nbuf);
  1069. if (is_cce_classified) {
  1070. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1071. msdu_info->tid = DP_VO_TID;
  1072. }
  1073. }
  1074. if (msdu_info->frm_type == dp_tx_frm_me)
  1075. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1076. i = 0;
  1077. /* Print statement to track i and num_seg */
  1078. /*
  1079. * For each segment (maps to 1 MSDU) , prepare software and hardware
  1080. * descriptors using information in msdu_info
  1081. */
  1082. while (i < msdu_info->num_seg) {
  1083. /*
  1084. * Setup Tx descriptor for an MSDU, and MSDU extension
  1085. * descriptor
  1086. */
  1087. tx_desc = dp_tx_prepare_desc(vdev, nbuf, msdu_info,
  1088. tx_q->desc_pool_id);
  1089. if (!tx_desc) {
  1090. if (msdu_info->frm_type == dp_tx_frm_me) {
  1091. dp_tx_me_free_buf(pdev,
  1092. (void *)(msdu_info->u.sg_info
  1093. .curr_seg->frags[0].vaddr));
  1094. }
  1095. goto done;
  1096. }
  1097. if (msdu_info->frm_type == dp_tx_frm_me) {
  1098. tx_desc->me_buffer =
  1099. msdu_info->u.sg_info.curr_seg->frags[0].vaddr;
  1100. tx_desc->flags |= DP_TX_DESC_FLAG_ME;
  1101. }
  1102. if (is_cce_classified)
  1103. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1104. /*
  1105. * Enqueue the Tx MSDU descriptor to HW for transmit
  1106. */
  1107. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, msdu_info->tid,
  1108. vdev->htt_tcl_metadata, tx_q->ring_id);
  1109. if (status != QDF_STATUS_SUCCESS) {
  1110. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1111. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d\n",
  1112. __func__, tx_desc, tx_q->ring_id);
  1113. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  1114. dp_tx_me_free_buf(pdev, tx_desc->me_buffer);
  1115. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1116. goto done;
  1117. }
  1118. /*
  1119. * TODO
  1120. * if tso_info structure can be modified to have curr_seg
  1121. * as first element, following 2 blocks of code (for TSO and SG)
  1122. * can be combined into 1
  1123. */
  1124. /*
  1125. * For frames with multiple segments (TSO, ME), jump to next
  1126. * segment.
  1127. */
  1128. if (msdu_info->frm_type == dp_tx_frm_tso) {
  1129. if (msdu_info->u.tso_info.curr_seg->next) {
  1130. msdu_info->u.tso_info.curr_seg =
  1131. msdu_info->u.tso_info.curr_seg->next;
  1132. /*
  1133. * If this is a jumbo nbuf, then increment the number of
  1134. * nbuf users for each additional segment of the msdu.
  1135. * This will ensure that the skb is freed only after
  1136. * receiving tx completion for all segments of an nbuf
  1137. */
  1138. qdf_nbuf_inc_users(nbuf);
  1139. /* Check with MCL if this is needed */
  1140. /* nbuf = msdu_info->u.tso_info.curr_seg->nbuf; */
  1141. }
  1142. }
  1143. /*
  1144. * For Multicast-Unicast converted packets,
  1145. * each converted frame (for a client) is represented as
  1146. * 1 segment
  1147. */
  1148. if ((msdu_info->frm_type == dp_tx_frm_sg) ||
  1149. (msdu_info->frm_type == dp_tx_frm_me)) {
  1150. if (msdu_info->u.sg_info.curr_seg->next) {
  1151. msdu_info->u.sg_info.curr_seg =
  1152. msdu_info->u.sg_info.curr_seg->next;
  1153. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1154. }
  1155. }
  1156. i++;
  1157. }
  1158. nbuf = NULL;
  1159. done:
  1160. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1161. hal_srng_access_end(soc->hal_soc, hal_srng);
  1162. hif_pm_runtime_put(soc->hif_handle);
  1163. } else {
  1164. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1165. }
  1166. return nbuf;
  1167. }
  1168. /**
  1169. * dp_tx_prepare_sg()- Extract SG info from NBUF and prepare msdu_info
  1170. * for SG frames
  1171. * @vdev: DP vdev handle
  1172. * @nbuf: skb
  1173. * @seg_info: Pointer to Segment info Descriptor to be prepared
  1174. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1175. *
  1176. * Return: NULL on success,
  1177. * nbuf when it fails to send
  1178. */
  1179. static qdf_nbuf_t dp_tx_prepare_sg(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1180. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  1181. {
  1182. uint32_t cur_frag, nr_frags;
  1183. qdf_dma_addr_t paddr;
  1184. struct dp_tx_sg_info_s *sg_info;
  1185. sg_info = &msdu_info->u.sg_info;
  1186. nr_frags = qdf_nbuf_get_nr_frags(nbuf);
  1187. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, nbuf,
  1188. QDF_DMA_TO_DEVICE)) {
  1189. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1190. "dma map error\n");
  1191. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1192. qdf_nbuf_free(nbuf);
  1193. return NULL;
  1194. }
  1195. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1196. seg_info->frags[0].paddr_lo = paddr;
  1197. seg_info->frags[0].paddr_hi = ((uint64_t) paddr) >> 32;
  1198. seg_info->frags[0].len = qdf_nbuf_headlen(nbuf);
  1199. seg_info->frags[0].vaddr = (void *) nbuf;
  1200. for (cur_frag = 0; cur_frag < nr_frags; cur_frag++) {
  1201. if (QDF_STATUS_E_FAILURE == qdf_nbuf_frag_map(vdev->osdev,
  1202. nbuf, 0, QDF_DMA_TO_DEVICE, cur_frag)) {
  1203. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1204. "frag dma map error\n");
  1205. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1206. qdf_nbuf_free(nbuf);
  1207. return NULL;
  1208. }
  1209. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1210. seg_info->frags[cur_frag + 1].paddr_lo = paddr;
  1211. seg_info->frags[cur_frag + 1].paddr_hi =
  1212. ((uint64_t) paddr) >> 32;
  1213. seg_info->frags[cur_frag + 1].len =
  1214. qdf_nbuf_get_frag_size(nbuf, cur_frag);
  1215. }
  1216. seg_info->frag_cnt = (cur_frag + 1);
  1217. seg_info->total_len = qdf_nbuf_len(nbuf);
  1218. seg_info->next = NULL;
  1219. sg_info->curr_seg = seg_info;
  1220. msdu_info->frm_type = dp_tx_frm_sg;
  1221. msdu_info->num_seg = 1;
  1222. return nbuf;
  1223. }
  1224. #ifdef MESH_MODE_SUPPORT
  1225. /**
  1226. * dp_tx_extract_mesh_meta_data()- Extract mesh meta hdr info from nbuf
  1227. and prepare msdu_info for mesh frames.
  1228. * @vdev: DP vdev handle
  1229. * @nbuf: skb
  1230. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1231. *
  1232. * Return: NULL on failure,
  1233. * nbuf when extracted successfully
  1234. */
  1235. static
  1236. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1237. struct dp_tx_msdu_info_s *msdu_info)
  1238. {
  1239. struct meta_hdr_s *mhdr;
  1240. struct htt_tx_msdu_desc_ext2_t *meta_data =
  1241. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  1242. nbuf = qdf_nbuf_unshare(nbuf);
  1243. if (nbuf == NULL) {
  1244. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1245. "qdf_nbuf_unshare failed\n");
  1246. return nbuf;
  1247. }
  1248. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1249. qdf_mem_set(meta_data, 0, sizeof(struct htt_tx_msdu_desc_ext2_t));
  1250. meta_data->host_tx_desc_pool = 1;
  1251. if (!(mhdr->flags & METAHDR_FLAG_AUTO_RATE)) {
  1252. meta_data->power = mhdr->power;
  1253. meta_data->mcs_mask = 1 << mhdr->rate_info[0].mcs;
  1254. meta_data->nss_mask = 1 << mhdr->rate_info[0].nss;
  1255. meta_data->pream_type = mhdr->rate_info[0].preamble_type;
  1256. meta_data->retry_limit = mhdr->rate_info[0].max_tries;
  1257. meta_data->dyn_bw = 1;
  1258. meta_data->valid_pwr = 1;
  1259. meta_data->valid_mcs_mask = 1;
  1260. meta_data->valid_nss_mask = 1;
  1261. meta_data->valid_preamble_type = 1;
  1262. meta_data->valid_retries = 1;
  1263. meta_data->valid_bw_info = 1;
  1264. }
  1265. if (mhdr->flags & METAHDR_FLAG_NOENCRYPT) {
  1266. meta_data->encrypt_type = 0;
  1267. meta_data->valid_encrypt_type = 1;
  1268. }
  1269. if (mhdr->flags & METAHDR_FLAG_NOQOS)
  1270. msdu_info->tid = HTT_TX_EXT_TID_NON_QOS_MCAST_BCAST;
  1271. else
  1272. msdu_info->tid = qdf_nbuf_get_priority(nbuf);
  1273. meta_data->valid_key_flags = 1;
  1274. meta_data->key_flags = (mhdr->keyix & 0x3);
  1275. if (qdf_nbuf_pull_head(nbuf, sizeof(struct meta_hdr_s)) == NULL) {
  1276. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1277. "qdf_nbuf_pull_head failed\n");
  1278. qdf_nbuf_free(nbuf);
  1279. return NULL;
  1280. }
  1281. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1282. "%s , Meta hdr %0x %0x %0x %0x %0x\n",
  1283. __func__, msdu_info->meta_data[0],
  1284. msdu_info->meta_data[1],
  1285. msdu_info->meta_data[2],
  1286. msdu_info->meta_data[3],
  1287. msdu_info->meta_data[4]);
  1288. return nbuf;
  1289. }
  1290. #else
  1291. static
  1292. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1293. struct dp_tx_msdu_info_s *msdu_info)
  1294. {
  1295. return nbuf;
  1296. }
  1297. #endif
  1298. #ifdef DP_FEATURE_NAWDS_TX
  1299. /**
  1300. * dp_tx_prepare_nawds(): Tramit NAWDS frames
  1301. * @vdev: dp_vdev handle
  1302. * @nbuf: skb
  1303. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1304. * @tx_q: Tx queue to be used for this Tx frame
  1305. * @meta_data: Meta date for mesh
  1306. * @peer_id: peer_id of the peer in case of NAWDS frames
  1307. *
  1308. * return: NULL on success nbuf on failure
  1309. */
  1310. static qdf_nbuf_t dp_tx_prepare_nawds(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1311. uint8_t tid, struct dp_tx_queue *tx_q, uint32_t *meta_data)
  1312. {
  1313. struct dp_peer *peer = NULL;
  1314. struct dp_soc *soc = vdev->pdev->soc;
  1315. struct dp_ast_entry *ast_entry = NULL;
  1316. struct ether_header *eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1317. uint16_t peer_id = HTT_INVALID_PEER;
  1318. struct dp_peer *sa_peer = NULL;
  1319. qdf_nbuf_t nbuf_copy;
  1320. qdf_spin_lock_bh(&(soc->ast_lock));
  1321. ast_entry = dp_peer_ast_hash_find(soc, (uint8_t *)(eh->ether_shost), 0);
  1322. if (ast_entry)
  1323. sa_peer = ast_entry->peer;
  1324. qdf_spin_unlock_bh(&(soc->ast_lock));
  1325. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1326. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  1327. (peer->nawds_enabled)) {
  1328. if (sa_peer == peer) {
  1329. QDF_TRACE(QDF_MODULE_ID_DP,
  1330. QDF_TRACE_LEVEL_DEBUG,
  1331. " %s: broadcast multicast packet",
  1332. __func__);
  1333. DP_STATS_INC(peer, tx.nawds_mcast_drop, 1);
  1334. continue;
  1335. }
  1336. nbuf_copy = qdf_nbuf_copy(nbuf);
  1337. if (!nbuf_copy) {
  1338. QDF_TRACE(QDF_MODULE_ID_DP,
  1339. QDF_TRACE_LEVEL_ERROR,
  1340. "nbuf copy failed");
  1341. }
  1342. peer_id = peer->peer_ids[0];
  1343. nbuf_copy = dp_tx_send_msdu_single(vdev, nbuf_copy, tid,
  1344. tx_q, meta_data, peer_id);
  1345. if (nbuf_copy != NULL) {
  1346. qdf_nbuf_free(nbuf_copy);
  1347. continue;
  1348. }
  1349. DP_STATS_INC_PKT(peer, tx.nawds_mcast,
  1350. 1, qdf_nbuf_len(nbuf));
  1351. }
  1352. }
  1353. if (peer_id == HTT_INVALID_PEER)
  1354. return nbuf;
  1355. return NULL;
  1356. }
  1357. #endif
  1358. /**
  1359. * dp_tx_send() - Transmit a frame on a given VAP
  1360. * @vap_dev: DP vdev handle
  1361. * @nbuf: skb
  1362. *
  1363. * Entry point for Core Tx layer (DP_TX) invoked from
  1364. * hard_start_xmit in OSIF/HDD or from dp_rx_process for intravap forwarding
  1365. * cases
  1366. *
  1367. * Return: NULL on success,
  1368. * nbuf when it fails to send
  1369. */
  1370. qdf_nbuf_t dp_tx_send(void *vap_dev, qdf_nbuf_t nbuf)
  1371. {
  1372. struct ether_header *eh = NULL;
  1373. struct dp_tx_msdu_info_s msdu_info;
  1374. struct dp_tx_seg_info_s seg_info;
  1375. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1376. uint16_t peer_id = HTT_INVALID_PEER;
  1377. qdf_nbuf_t nbuf_mesh = NULL;
  1378. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  1379. qdf_mem_set(&seg_info, sizeof(seg_info), 0x0);
  1380. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1382. "%s , skb %0x:%0x:%0x:%0x:%0x:%0x\n",
  1383. __func__, nbuf->data[0], nbuf->data[1], nbuf->data[2],
  1384. nbuf->data[3], nbuf->data[4], nbuf->data[5]);
  1385. /*
  1386. * Set Default Host TID value to invalid TID
  1387. * (TID override disabled)
  1388. */
  1389. msdu_info.tid = HTT_TX_EXT_TID_INVALID;
  1390. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1391. if (qdf_unlikely(vdev->mesh_vdev)) {
  1392. nbuf_mesh = dp_tx_extract_mesh_meta_data(vdev, nbuf,
  1393. &msdu_info);
  1394. if (nbuf_mesh == NULL) {
  1395. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1396. "Extracting mesh metadata failed\n");
  1397. return nbuf;
  1398. }
  1399. nbuf = nbuf_mesh;
  1400. }
  1401. /*
  1402. * Get HW Queue to use for this frame.
  1403. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1404. * dedicated for data and 1 for command.
  1405. * "queue_id" maps to one hardware ring.
  1406. * With each ring, we also associate a unique Tx descriptor pool
  1407. * to minimize lock contention for these resources.
  1408. */
  1409. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1410. /*
  1411. * TCL H/W supports 2 DSCP-TID mapping tables.
  1412. * Table 1 - Default DSCP-TID mapping table
  1413. * Table 2 - 1 DSCP-TID override table
  1414. *
  1415. * If we need a different DSCP-TID mapping for this vap,
  1416. * call tid_classify to extract DSCP/ToS from frame and
  1417. * map to a TID and store in msdu_info. This is later used
  1418. * to fill in TCL Input descriptor (per-packet TID override).
  1419. */
  1420. if (vdev->dscp_tid_map_id > 1)
  1421. dp_tx_classify_tid(vdev, nbuf, &msdu_info);
  1422. /* Reset the control block */
  1423. qdf_nbuf_reset_ctxt(nbuf);
  1424. /*
  1425. * Classify the frame and call corresponding
  1426. * "prepare" function which extracts the segment (TSO)
  1427. * and fragmentation information (for TSO , SG, ME, or Raw)
  1428. * into MSDU_INFO structure which is later used to fill
  1429. * SW and HW descriptors.
  1430. */
  1431. if (qdf_nbuf_is_tso(nbuf)) {
  1432. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1433. "%s TSO frame %pK\n", __func__, vdev);
  1434. DP_STATS_INC_PKT(vdev, tx_i.tso.tso_pkt, 1,
  1435. qdf_nbuf_len(nbuf));
  1436. if (dp_tx_prepare_tso(vdev, nbuf, &msdu_info)) {
  1437. DP_STATS_INC(vdev, tx_i.tso.dropped_host, 1);
  1438. return nbuf;
  1439. }
  1440. goto send_multiple;
  1441. }
  1442. /* SG */
  1443. if (qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1444. nbuf = dp_tx_prepare_sg(vdev, nbuf, &seg_info, &msdu_info);
  1445. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1446. "%s non-TSO SG frame %pK\n", __func__, vdev);
  1447. DP_STATS_INC_PKT(vdev, tx_i.sg.sg_pkt, 1,
  1448. qdf_nbuf_len(nbuf));
  1449. goto send_multiple;
  1450. }
  1451. #ifdef ATH_SUPPORT_IQUE
  1452. /* Mcast to Ucast Conversion*/
  1453. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1454. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1455. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  1456. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1457. "%s Mcast frm for ME %pK\n", __func__, vdev);
  1458. DP_STATS_INC_PKT(vdev,
  1459. tx_i.mcast_en.mcast_pkt, 1,
  1460. qdf_nbuf_len(nbuf));
  1461. if (dp_tx_prepare_send_me(vdev, nbuf)) {
  1462. qdf_nbuf_free(nbuf);
  1463. return NULL;
  1464. }
  1465. return nbuf;
  1466. }
  1467. }
  1468. #endif
  1469. /* RAW */
  1470. if (qdf_unlikely(vdev->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1471. nbuf = dp_tx_prepare_raw(vdev, nbuf, &seg_info, &msdu_info);
  1472. if (nbuf == NULL)
  1473. return NULL;
  1474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1475. "%s Raw frame %pK\n", __func__, vdev);
  1476. goto send_multiple;
  1477. }
  1478. /* Single linear frame */
  1479. /*
  1480. * If nbuf is a simple linear frame, use send_single function to
  1481. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1482. * SRNG. There is no need to setup a MSDU extension descriptor.
  1483. */
  1484. nbuf = dp_tx_send_msdu_single(vdev, nbuf, msdu_info.tid,
  1485. &msdu_info.tx_queue, msdu_info.meta_data, peer_id);
  1486. return nbuf;
  1487. send_multiple:
  1488. nbuf = dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  1489. return nbuf;
  1490. }
  1491. /**
  1492. * dp_tx_reinject_handler() - Tx Reinject Handler
  1493. * @tx_desc: software descriptor head pointer
  1494. * @status : Tx completion status from HTT descriptor
  1495. *
  1496. * This function reinjects frames back to Target.
  1497. * Todo - Host queue needs to be added
  1498. *
  1499. * Return: none
  1500. */
  1501. static
  1502. void dp_tx_reinject_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1503. {
  1504. struct dp_vdev *vdev;
  1505. struct dp_peer *peer = NULL;
  1506. uint32_t peer_id = HTT_INVALID_PEER;
  1507. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1508. qdf_nbuf_t nbuf_copy = NULL;
  1509. struct dp_tx_msdu_info_s msdu_info;
  1510. struct dp_peer *sa_peer = NULL;
  1511. struct dp_ast_entry *ast_entry = NULL;
  1512. struct dp_soc *soc = NULL;
  1513. struct ether_header *eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1514. #ifdef WDS_VENDOR_EXTENSION
  1515. int is_mcast = 0, is_ucast = 0;
  1516. int num_peers_3addr = 0;
  1517. struct ether_header *eth_hdr = (struct ether_header *)(qdf_nbuf_data(nbuf));
  1518. struct ieee80211_frame_addr4 *wh = (struct ieee80211_frame_addr4 *)(qdf_nbuf_data(nbuf));
  1519. #endif
  1520. vdev = tx_desc->vdev;
  1521. soc = vdev->pdev->soc;
  1522. qdf_assert(vdev);
  1523. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  1524. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1525. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1526. "%s Tx reinject path\n", __func__);
  1527. DP_STATS_INC_PKT(vdev, tx_i.reinject_pkts, 1,
  1528. qdf_nbuf_len(tx_desc->nbuf));
  1529. qdf_spin_lock_bh(&(soc->ast_lock));
  1530. ast_entry = dp_peer_ast_hash_find(soc, (uint8_t *)(eh->ether_shost), 0);
  1531. if (ast_entry)
  1532. sa_peer = ast_entry->peer;
  1533. qdf_spin_unlock_bh(&(soc->ast_lock));
  1534. #ifdef WDS_VENDOR_EXTENSION
  1535. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1536. is_mcast = (IS_MULTICAST(wh->i_addr1)) ? 1 : 0;
  1537. } else {
  1538. is_mcast = (IS_MULTICAST(eth_hdr->ether_dhost)) ? 1 : 0;
  1539. }
  1540. is_ucast = !is_mcast;
  1541. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1542. if (peer->bss_peer)
  1543. continue;
  1544. /* Detect wds peers that use 3-addr framing for mcast.
  1545. * if there are any, the bss_peer is used to send the
  1546. * the mcast frame using 3-addr format. all wds enabled
  1547. * peers that use 4-addr framing for mcast frames will
  1548. * be duplicated and sent as 4-addr frames below.
  1549. */
  1550. if (!peer->wds_enabled || !peer->wds_ecm.wds_tx_mcast_4addr) {
  1551. num_peers_3addr = 1;
  1552. break;
  1553. }
  1554. }
  1555. #endif
  1556. if (qdf_unlikely(vdev->mesh_vdev)) {
  1557. DP_TX_FREE_SINGLE_BUF(vdev->pdev->soc, tx_desc->nbuf);
  1558. } else {
  1559. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1560. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  1561. #ifdef WDS_VENDOR_EXTENSION
  1562. /*
  1563. * . if 3-addr STA, then send on BSS Peer
  1564. * . if Peer WDS enabled and accept 4-addr mcast,
  1565. * send mcast on that peer only
  1566. * . if Peer WDS enabled and accept 4-addr ucast,
  1567. * send ucast on that peer only
  1568. */
  1569. ((peer->bss_peer && num_peers_3addr && is_mcast) ||
  1570. (peer->wds_enabled &&
  1571. ((is_mcast && peer->wds_ecm.wds_tx_mcast_4addr) ||
  1572. (is_ucast && peer->wds_ecm.wds_tx_ucast_4addr))))) {
  1573. #else
  1574. ((peer->bss_peer &&
  1575. !(vdev->osif_proxy_arp(vdev->osif_vdev, nbuf))) ||
  1576. peer->nawds_enabled)) {
  1577. #endif
  1578. peer_id = DP_INVALID_PEER;
  1579. if (peer->nawds_enabled) {
  1580. peer_id = peer->peer_ids[0];
  1581. if (sa_peer == peer) {
  1582. QDF_TRACE(
  1583. QDF_MODULE_ID_DP,
  1584. QDF_TRACE_LEVEL_DEBUG,
  1585. " %s: multicast packet",
  1586. __func__);
  1587. DP_STATS_INC(peer,
  1588. tx.nawds_mcast_drop, 1);
  1589. continue;
  1590. }
  1591. }
  1592. nbuf_copy = qdf_nbuf_copy(nbuf);
  1593. if (!nbuf_copy) {
  1594. QDF_TRACE(QDF_MODULE_ID_DP,
  1595. QDF_TRACE_LEVEL_DEBUG,
  1596. FL("nbuf copy failed"));
  1597. break;
  1598. }
  1599. nbuf_copy = dp_tx_send_msdu_single(vdev,
  1600. nbuf_copy,
  1601. msdu_info.tid,
  1602. &msdu_info.tx_queue,
  1603. msdu_info.meta_data,
  1604. peer_id);
  1605. if (nbuf_copy) {
  1606. QDF_TRACE(QDF_MODULE_ID_DP,
  1607. QDF_TRACE_LEVEL_DEBUG,
  1608. FL("pkt send failed"));
  1609. qdf_nbuf_free(nbuf_copy);
  1610. } else {
  1611. if (peer_id != DP_INVALID_PEER)
  1612. DP_STATS_INC_PKT(peer,
  1613. tx.nawds_mcast,
  1614. 1, qdf_nbuf_len(nbuf));
  1615. }
  1616. }
  1617. }
  1618. }
  1619. if (vdev->nawds_enabled) {
  1620. peer_id = DP_INVALID_PEER;
  1621. DP_STATS_INC_PKT(vdev, tx_i.nawds_mcast,
  1622. 1, qdf_nbuf_len(nbuf));
  1623. nbuf = dp_tx_send_msdu_single(vdev,
  1624. nbuf, msdu_info.tid,
  1625. &msdu_info.tx_queue,
  1626. msdu_info.meta_data, peer_id);
  1627. if (nbuf) {
  1628. QDF_TRACE(QDF_MODULE_ID_DP,
  1629. QDF_TRACE_LEVEL_DEBUG,
  1630. FL("pkt send failed"));
  1631. qdf_nbuf_free(nbuf);
  1632. }
  1633. } else
  1634. qdf_nbuf_free(nbuf);
  1635. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  1636. }
  1637. /**
  1638. * dp_tx_inspect_handler() - Tx Inspect Handler
  1639. * @tx_desc: software descriptor head pointer
  1640. * @status : Tx completion status from HTT descriptor
  1641. *
  1642. * Handles Tx frames sent back to Host for inspection
  1643. * (ProxyARP)
  1644. *
  1645. * Return: none
  1646. */
  1647. static void dp_tx_inspect_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1648. {
  1649. struct dp_soc *soc;
  1650. struct dp_pdev *pdev = tx_desc->pdev;
  1651. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1652. "%s Tx inspect path\n",
  1653. __func__);
  1654. qdf_assert(pdev);
  1655. soc = pdev->soc;
  1656. DP_STATS_INC_PKT(tx_desc->vdev, tx_i.inspect_pkts, 1,
  1657. qdf_nbuf_len(tx_desc->nbuf));
  1658. DP_TX_FREE_SINGLE_BUF(soc, tx_desc->nbuf);
  1659. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  1660. }
  1661. #ifdef FEATURE_PERPKT_INFO
  1662. QDF_STATUS
  1663. dp_send_compl_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  1664. uint16_t peer_id, uint32_t ppdu_id, qdf_nbuf_t netbuf)
  1665. {
  1666. struct tx_capture_hdr *ppdu_hdr;
  1667. struct dp_peer *peer = NULL;
  1668. if (qdf_unlikely(!pdev->tx_sniffer_enable && !pdev->am_copy_mode))
  1669. return QDF_STATUS_E_NOSUPPORT;
  1670. peer = (peer_id == HTT_INVALID_PEER) ? NULL :
  1671. dp_peer_find_by_id(soc, peer_id);
  1672. if (!peer) {
  1673. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1674. FL("Peer Invalid"));
  1675. return QDF_STATUS_E_INVAL;
  1676. }
  1677. if (pdev->am_copy_mode) {
  1678. if ((pdev->am_copy_id.tx_ppdu_id == ppdu_id) &&
  1679. (pdev->am_copy_id.tx_peer_id == peer_id)) {
  1680. return QDF_STATUS_E_INVAL;
  1681. }
  1682. pdev->am_copy_id.tx_ppdu_id = ppdu_id;
  1683. pdev->am_copy_id.tx_peer_id = peer_id;
  1684. }
  1685. if (!qdf_nbuf_push_head(netbuf, sizeof(struct tx_capture_hdr))) {
  1686. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1687. FL("No headroom"));
  1688. return QDF_STATUS_E_NOMEM;
  1689. }
  1690. ppdu_hdr = (struct tx_capture_hdr *)qdf_nbuf_data(netbuf);
  1691. qdf_mem_copy(ppdu_hdr->ta, peer->vdev->mac_addr.raw,
  1692. IEEE80211_ADDR_LEN);
  1693. ppdu_hdr->ppdu_id = ppdu_id;
  1694. qdf_mem_copy(ppdu_hdr->ra, peer->mac_addr.raw,
  1695. IEEE80211_ADDR_LEN);
  1696. dp_wdi_event_handler(WDI_EVENT_TX_DATA, soc,
  1697. netbuf, peer_id,
  1698. WDI_NO_VAL, pdev->pdev_id);
  1699. return QDF_STATUS_SUCCESS;
  1700. }
  1701. #else
  1702. static QDF_STATUS
  1703. dp_send_compl_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  1704. uint16_t peer_id, uint32_t ppdu_id, qdf_nbuf_t netbuf)
  1705. {
  1706. return QDF_STATUS_E_NOSUPPORT;
  1707. }
  1708. #endif
  1709. /**
  1710. * dp_tx_comp_free_buf() - Free nbuf associated with the Tx Descriptor
  1711. * @soc: Soc handle
  1712. * @desc: software Tx descriptor to be processed
  1713. *
  1714. * Return: none
  1715. */
  1716. static inline void dp_tx_comp_free_buf(struct dp_soc *soc,
  1717. struct dp_tx_desc_s *desc)
  1718. {
  1719. struct dp_vdev *vdev = desc->vdev;
  1720. qdf_nbuf_t nbuf = desc->nbuf;
  1721. struct hal_tx_completion_status ts = {0};
  1722. if (desc)
  1723. hal_tx_comp_get_status(&desc->comp, &ts);
  1724. /* If it is TDLS mgmt, don't unmap or free the frame */
  1725. if (desc->flags & DP_TX_DESC_FLAG_TDLS_FRAME)
  1726. return dp_non_std_tx_comp_free_buff(desc, vdev);
  1727. /* 0 : MSDU buffer, 1 : MLE */
  1728. if (desc->msdu_ext_desc) {
  1729. /* TSO free */
  1730. if (hal_tx_ext_desc_get_tso_enable(
  1731. desc->msdu_ext_desc->vaddr)) {
  1732. /* If remaining number of segment is 0
  1733. * actual TSO may unmap and free */
  1734. if (!DP_DESC_NUM_FRAG(desc)) {
  1735. qdf_nbuf_unmap(soc->osdev, nbuf,
  1736. QDF_DMA_TO_DEVICE);
  1737. qdf_nbuf_free(nbuf);
  1738. return;
  1739. }
  1740. }
  1741. }
  1742. if (desc->flags & DP_TX_DESC_FLAG_ME)
  1743. dp_tx_me_free_buf(desc->pdev, desc->me_buffer);
  1744. qdf_nbuf_unmap(soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  1745. if (dp_send_compl_to_stack(soc, desc->pdev, ts.peer_id,
  1746. ts.ppdu_id, nbuf) == QDF_STATUS_SUCCESS)
  1747. return;
  1748. if (!vdev->mesh_vdev) {
  1749. qdf_nbuf_free(nbuf);
  1750. } else {
  1751. vdev->osif_tx_free_ext((nbuf));
  1752. }
  1753. }
  1754. /**
  1755. * dp_tx_mec_handler() - Tx MEC Notify Handler
  1756. * @vdev: pointer to dp dev handler
  1757. * @status : Tx completion status from HTT descriptor
  1758. *
  1759. * Handles MEC notify event sent from fw to Host
  1760. *
  1761. * Return: none
  1762. */
  1763. #ifdef FEATURE_WDS
  1764. void dp_tx_mec_handler(struct dp_vdev *vdev, uint8_t *status)
  1765. {
  1766. struct dp_soc *soc;
  1767. uint32_t flags = IEEE80211_NODE_F_WDS_HM;
  1768. struct dp_peer *peer;
  1769. uint8_t mac_addr[DP_MAC_ADDR_LEN], i;
  1770. soc = vdev->pdev->soc;
  1771. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1772. peer = TAILQ_FIRST(&vdev->peer_list);
  1773. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1774. if (!peer) {
  1775. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1776. FL("peer is NULL"));
  1777. return;
  1778. }
  1779. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1780. "%s Tx MEC Handler\n",
  1781. __func__);
  1782. for (i = 0; i < DP_MAC_ADDR_LEN; i++)
  1783. mac_addr[(DP_MAC_ADDR_LEN - 1) - i] =
  1784. status[(DP_MAC_ADDR_LEN - 2) + i];
  1785. if (qdf_mem_cmp(mac_addr, vdev->mac_addr.raw, DP_MAC_ADDR_LEN) &&
  1786. !dp_peer_add_ast(soc, peer, mac_addr, dp_ast_type_mec)) {
  1787. soc->cdp_soc.ol_ops->peer_add_wds_entry(
  1788. vdev->pdev->osif_pdev,
  1789. mac_addr,
  1790. vdev->mac_addr.raw,
  1791. flags);
  1792. }
  1793. }
  1794. #else
  1795. static void dp_tx_mec_handler(struct dp_vdev *vdev, uint8_t *status)
  1796. {
  1797. }
  1798. #endif
  1799. /**
  1800. * dp_tx_process_htt_completion() - Tx HTT Completion Indication Handler
  1801. * @tx_desc: software descriptor head pointer
  1802. * @status : Tx completion status from HTT descriptor
  1803. *
  1804. * This function will process HTT Tx indication messages from Target
  1805. *
  1806. * Return: none
  1807. */
  1808. static
  1809. void dp_tx_process_htt_completion(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1810. {
  1811. uint8_t tx_status;
  1812. struct dp_pdev *pdev;
  1813. struct dp_vdev *vdev;
  1814. struct dp_soc *soc;
  1815. uint32_t *htt_status_word = (uint32_t *) status;
  1816. qdf_assert(tx_desc->pdev);
  1817. pdev = tx_desc->pdev;
  1818. vdev = tx_desc->vdev;
  1819. soc = pdev->soc;
  1820. tx_status = HTT_TX_WBM_COMPLETION_V2_TX_STATUS_GET(htt_status_word[0]);
  1821. switch (tx_status) {
  1822. case HTT_TX_FW2WBM_TX_STATUS_OK:
  1823. case HTT_TX_FW2WBM_TX_STATUS_DROP:
  1824. case HTT_TX_FW2WBM_TX_STATUS_TTL:
  1825. {
  1826. dp_tx_comp_free_buf(soc, tx_desc);
  1827. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  1828. break;
  1829. }
  1830. case HTT_TX_FW2WBM_TX_STATUS_REINJECT:
  1831. {
  1832. dp_tx_reinject_handler(tx_desc, status);
  1833. break;
  1834. }
  1835. case HTT_TX_FW2WBM_TX_STATUS_INSPECT:
  1836. {
  1837. dp_tx_inspect_handler(tx_desc, status);
  1838. break;
  1839. }
  1840. case HTT_TX_FW2WBM_TX_STATUS_MEC_NOTIFY:
  1841. {
  1842. dp_tx_mec_handler(vdev, status);
  1843. break;
  1844. }
  1845. default:
  1846. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1847. "%s Invalid HTT tx_status %d\n",
  1848. __func__, tx_status);
  1849. break;
  1850. }
  1851. }
  1852. #ifdef MESH_MODE_SUPPORT
  1853. /**
  1854. * dp_tx_comp_fill_tx_completion_stats() - Fill per packet Tx completion stats
  1855. * in mesh meta header
  1856. * @tx_desc: software descriptor head pointer
  1857. * @ts: pointer to tx completion stats
  1858. * Return: none
  1859. */
  1860. static
  1861. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  1862. struct hal_tx_completion_status *ts)
  1863. {
  1864. struct meta_hdr_s *mhdr;
  1865. qdf_nbuf_t netbuf = tx_desc->nbuf;
  1866. if (!tx_desc->msdu_ext_desc) {
  1867. if (qdf_nbuf_pull_head(netbuf, tx_desc->pkt_offset) == NULL) {
  1868. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1869. "netbuf %pK offset %d\n",
  1870. netbuf, tx_desc->pkt_offset);
  1871. return;
  1872. }
  1873. }
  1874. if (qdf_nbuf_push_head(netbuf, sizeof(struct meta_hdr_s)) == NULL) {
  1875. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1876. "netbuf %pK offset %d\n", netbuf,
  1877. sizeof(struct meta_hdr_s));
  1878. return;
  1879. }
  1880. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(netbuf);
  1881. mhdr->rssi = ts->ack_frame_rssi;
  1882. mhdr->channel = tx_desc->pdev->operating_channel;
  1883. }
  1884. #else
  1885. static
  1886. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  1887. struct hal_tx_completion_status *ts)
  1888. {
  1889. }
  1890. #endif
  1891. /**
  1892. * dp_tx_update_peer_stats() - Update peer stats from Tx completion indications
  1893. * @peer: Handle to DP peer
  1894. * @ts: pointer to HAL Tx completion stats
  1895. * @length: MSDU length
  1896. *
  1897. * Return: None
  1898. */
  1899. static void dp_tx_update_peer_stats(struct dp_peer *peer,
  1900. struct hal_tx_completion_status *ts, uint32_t length)
  1901. {
  1902. struct dp_pdev *pdev = peer->vdev->pdev;
  1903. struct dp_soc *soc = pdev->soc;
  1904. uint8_t mcs, pkt_type;
  1905. mcs = ts->mcs;
  1906. pkt_type = ts->pkt_type;
  1907. if (!ts->release_src == HAL_TX_COMP_RELEASE_SOURCE_TQM)
  1908. return;
  1909. DP_STATS_INCC(peer, tx.dropped.age_out, 1,
  1910. (ts->status == HAL_TX_TQM_RR_REM_CMD_AGED));
  1911. DP_STATS_INCC(peer, tx.dropped.fw_rem, 1,
  1912. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  1913. DP_STATS_INCC(peer, tx.dropped.fw_rem_notx, 1,
  1914. (ts->status == HAL_TX_TQM_RR_REM_CMD_NOTX));
  1915. DP_STATS_INCC(peer, tx.dropped.fw_rem_tx, 1,
  1916. (ts->status == HAL_TX_TQM_RR_REM_CMD_TX));
  1917. if (!ts->status == HAL_TX_TQM_RR_FRAME_ACKED)
  1918. return;
  1919. DP_STATS_INCC(peer, tx.ofdma, 1, ts->ofdma);
  1920. DP_STATS_INCC(peer, tx.amsdu_cnt, 1, ts->msdu_part_of_amsdu);
  1921. if (!(soc->process_tx_status))
  1922. return;
  1923. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS], 1,
  1924. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_A)));
  1925. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1926. ((mcs < (MAX_MCS_11A)) && (pkt_type == DOT11_A)));
  1927. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS], 1,
  1928. ((mcs >= MAX_MCS_11B) && (pkt_type == DOT11_B)));
  1929. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1930. ((mcs < MAX_MCS_11B) && (pkt_type == DOT11_B)));
  1931. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS], 1,
  1932. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_N)));
  1933. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1934. ((mcs < MAX_MCS_11A) && (pkt_type == DOT11_N)));
  1935. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS], 1,
  1936. ((mcs >= MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  1937. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1938. ((mcs < MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  1939. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS], 1,
  1940. ((mcs >= (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  1941. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1942. ((mcs < (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  1943. DP_STATS_INC(peer, tx.sgi_count[ts->sgi], 1);
  1944. DP_STATS_INC(peer, tx.bw[ts->bw], 1);
  1945. DP_STATS_UPD(peer, tx.last_ack_rssi, ts->ack_frame_rssi);
  1946. DP_STATS_INC(peer, tx.wme_ac_type[TID_TO_WME_AC(ts->tid)], 1);
  1947. DP_STATS_INCC(peer, tx.stbc, 1, ts->stbc);
  1948. DP_STATS_INCC(peer, tx.ldpc, 1, ts->ldpc);
  1949. DP_STATS_INC_PKT(peer, tx.tx_success, 1, length);
  1950. DP_STATS_INCC(peer, tx.retries, 1, ts->transmit_cnt > 1);
  1951. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  1952. soc->cdp_soc.ol_ops->update_dp_stats(pdev->osif_pdev,
  1953. &peer->stats, ts->peer_id,
  1954. UPDATE_PEER_STATS);
  1955. }
  1956. }
  1957. /**
  1958. * dp_tx_comp_process_tx_status() - Parse and Dump Tx completion status info
  1959. * @tx_desc: software descriptor head pointer
  1960. * @length: packet length
  1961. *
  1962. * Return: none
  1963. */
  1964. static inline void dp_tx_comp_process_tx_status(struct dp_tx_desc_s *tx_desc,
  1965. uint32_t length)
  1966. {
  1967. struct hal_tx_completion_status ts;
  1968. struct dp_soc *soc = NULL;
  1969. struct dp_vdev *vdev = tx_desc->vdev;
  1970. struct dp_peer *peer = NULL;
  1971. hal_tx_comp_get_status(&tx_desc->comp, &ts);
  1972. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1973. "-------------------- \n"
  1974. "Tx Completion Stats: \n"
  1975. "-------------------- \n"
  1976. "ack_frame_rssi = %d \n"
  1977. "first_msdu = %d \n"
  1978. "last_msdu = %d \n"
  1979. "msdu_part_of_amsdu = %d \n"
  1980. "rate_stats valid = %d \n"
  1981. "bw = %d \n"
  1982. "pkt_type = %d \n"
  1983. "stbc = %d \n"
  1984. "ldpc = %d \n"
  1985. "sgi = %d \n"
  1986. "mcs = %d \n"
  1987. "ofdma = %d \n"
  1988. "tones_in_ru = %d \n"
  1989. "tsf = %d \n"
  1990. "ppdu_id = %d \n"
  1991. "transmit_cnt = %d \n"
  1992. "tid = %d \n"
  1993. "peer_id = %d \n",
  1994. ts.ack_frame_rssi, ts.first_msdu, ts.last_msdu,
  1995. ts.msdu_part_of_amsdu, ts.valid, ts.bw,
  1996. ts.pkt_type, ts.stbc, ts.ldpc, ts.sgi,
  1997. ts.mcs, ts.ofdma, ts.tones_in_ru, ts.tsf,
  1998. ts.ppdu_id, ts.transmit_cnt, ts.tid,
  1999. ts.peer_id);
  2000. if (!vdev) {
  2001. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2002. "invalid vdev");
  2003. goto out;
  2004. }
  2005. soc = vdev->pdev->soc;
  2006. /* Update SoC level stats */
  2007. DP_STATS_INCC(soc, tx.dropped_fw_removed, 1,
  2008. (ts.status == HAL_TX_TQM_RR_REM_CMD_REM));
  2009. /* Update per-packet stats */
  2010. if (qdf_unlikely(vdev->mesh_vdev))
  2011. dp_tx_comp_fill_tx_completion_stats(tx_desc, &ts);
  2012. /* Update peer level stats */
  2013. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2014. if (!peer) {
  2015. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2016. "invalid peer");
  2017. DP_STATS_INC_PKT(soc, tx.tx_invalid_peer, 1, length);
  2018. goto out;
  2019. }
  2020. dp_tx_update_peer_stats(peer, &ts, length);
  2021. out:
  2022. return;
  2023. }
  2024. /**
  2025. * dp_tx_comp_process_desc() - Tx complete software descriptor handler
  2026. * @soc: core txrx main context
  2027. * @comp_head: software descriptor head pointer
  2028. *
  2029. * This function will process batch of descriptors reaped by dp_tx_comp_handler
  2030. * and release the software descriptors after processing is complete
  2031. *
  2032. * Return: none
  2033. */
  2034. static void dp_tx_comp_process_desc(struct dp_soc *soc,
  2035. struct dp_tx_desc_s *comp_head)
  2036. {
  2037. struct dp_tx_desc_s *desc;
  2038. struct dp_tx_desc_s *next;
  2039. struct hal_tx_completion_status ts = {0};
  2040. uint32_t length;
  2041. struct dp_peer *peer;
  2042. DP_HIST_INIT();
  2043. desc = comp_head;
  2044. while (desc) {
  2045. hal_tx_comp_get_status(&desc->comp, &ts);
  2046. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2047. length = qdf_nbuf_len(desc->nbuf);
  2048. dp_tx_comp_process_tx_status(desc, length);
  2049. dp_tx_comp_free_buf(soc, desc);
  2050. DP_HIST_PACKET_COUNT_INC(desc->pdev->pdev_id);
  2051. next = desc->next;
  2052. dp_tx_desc_release(desc, desc->pool_id);
  2053. desc = next;
  2054. }
  2055. DP_TX_HIST_STATS_PER_PDEV();
  2056. }
  2057. /**
  2058. * dp_tx_comp_handler() - Tx completion handler
  2059. * @soc: core txrx main context
  2060. * @ring_id: completion ring id
  2061. * @quota: No. of packets/descriptors that can be serviced in one loop
  2062. *
  2063. * This function will collect hardware release ring element contents and
  2064. * handle descriptor contents. Based on contents, free packet or handle error
  2065. * conditions
  2066. *
  2067. * Return: none
  2068. */
  2069. uint32_t dp_tx_comp_handler(struct dp_soc *soc, void *hal_srng, uint32_t quota)
  2070. {
  2071. void *tx_comp_hal_desc;
  2072. uint8_t buffer_src;
  2073. uint8_t pool_id;
  2074. uint32_t tx_desc_id;
  2075. struct dp_tx_desc_s *tx_desc = NULL;
  2076. struct dp_tx_desc_s *head_desc = NULL;
  2077. struct dp_tx_desc_s *tail_desc = NULL;
  2078. uint32_t num_processed;
  2079. uint32_t count;
  2080. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  2081. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2082. "%s %d : HAL RING Access Failed -- %pK\n",
  2083. __func__, __LINE__, hal_srng);
  2084. return 0;
  2085. }
  2086. num_processed = 0;
  2087. count = 0;
  2088. /* Find head descriptor from completion ring */
  2089. while (qdf_likely(tx_comp_hal_desc =
  2090. hal_srng_dst_get_next(soc->hal_soc, hal_srng))) {
  2091. buffer_src = hal_tx_comp_get_buffer_source(tx_comp_hal_desc);
  2092. /* If this buffer was not released by TQM or FW, then it is not
  2093. * Tx completion indication, assert */
  2094. if ((buffer_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) &&
  2095. (buffer_src != HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2096. QDF_TRACE(QDF_MODULE_ID_DP,
  2097. QDF_TRACE_LEVEL_FATAL,
  2098. "Tx comp release_src != TQM | FW");
  2099. qdf_assert_always(0);
  2100. }
  2101. /* Get descriptor id */
  2102. tx_desc_id = hal_tx_comp_get_desc_id(tx_comp_hal_desc);
  2103. pool_id = (tx_desc_id & DP_TX_DESC_ID_POOL_MASK) >>
  2104. DP_TX_DESC_ID_POOL_OS;
  2105. /* Pool ID is out of limit. Error */
  2106. if (pool_id > wlan_cfg_get_num_tx_desc_pool(
  2107. soc->wlan_cfg_ctx)) {
  2108. QDF_TRACE(QDF_MODULE_ID_DP,
  2109. QDF_TRACE_LEVEL_FATAL,
  2110. "Tx Comp pool id %d not valid",
  2111. pool_id);
  2112. qdf_assert_always(0);
  2113. }
  2114. /* Find Tx descriptor */
  2115. tx_desc = dp_tx_desc_find(soc, pool_id,
  2116. (tx_desc_id & DP_TX_DESC_ID_PAGE_MASK) >>
  2117. DP_TX_DESC_ID_PAGE_OS,
  2118. (tx_desc_id & DP_TX_DESC_ID_OFFSET_MASK) >>
  2119. DP_TX_DESC_ID_OFFSET_OS);
  2120. /* Pool id is not matching. Error */
  2121. if (tx_desc && (tx_desc->pool_id != pool_id)) {
  2122. QDF_TRACE(QDF_MODULE_ID_DP,
  2123. QDF_TRACE_LEVEL_FATAL,
  2124. "Tx Comp pool id %d not matched %d",
  2125. pool_id, tx_desc->pool_id);
  2126. qdf_assert_always(0);
  2127. }
  2128. if (!(tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED) ||
  2129. !(tx_desc->flags & DP_TX_DESC_FLAG_QUEUED_TX)) {
  2130. QDF_TRACE(QDF_MODULE_ID_DP,
  2131. QDF_TRACE_LEVEL_FATAL,
  2132. "Txdesc invalid, flgs = %x,id = %d",
  2133. tx_desc->flags, tx_desc_id);
  2134. qdf_assert_always(0);
  2135. }
  2136. /*
  2137. * If the release source is FW, process the HTT status
  2138. */
  2139. if (qdf_unlikely(buffer_src ==
  2140. HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2141. uint8_t htt_tx_status[HAL_TX_COMP_HTT_STATUS_LEN];
  2142. hal_tx_comp_get_htt_desc(tx_comp_hal_desc,
  2143. htt_tx_status);
  2144. dp_tx_process_htt_completion(tx_desc,
  2145. htt_tx_status);
  2146. } else {
  2147. /* First ring descriptor on the cycle */
  2148. if (!head_desc) {
  2149. head_desc = tx_desc;
  2150. tail_desc = tx_desc;
  2151. }
  2152. tail_desc->next = tx_desc;
  2153. tx_desc->next = NULL;
  2154. tail_desc = tx_desc;
  2155. /* Collect hw completion contents */
  2156. hal_tx_comp_desc_sync(tx_comp_hal_desc,
  2157. &tx_desc->comp, 1);
  2158. }
  2159. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  2160. /* Decrement PM usage count if the packet has been sent.*/
  2161. hif_pm_runtime_put(soc->hif_handle);
  2162. /*
  2163. * Processed packet count is more than given quota
  2164. * stop to processing
  2165. */
  2166. if ((num_processed >= quota))
  2167. break;
  2168. count++;
  2169. }
  2170. hal_srng_access_end(soc->hal_soc, hal_srng);
  2171. /* Process the reaped descriptors */
  2172. if (head_desc)
  2173. dp_tx_comp_process_desc(soc, head_desc);
  2174. return num_processed;
  2175. }
  2176. #ifdef CONVERGED_TDLS_ENABLE
  2177. /**
  2178. * dp_tx_non_std() - Allow the control-path SW to send data frames
  2179. *
  2180. * @data_vdev - which vdev should transmit the tx data frames
  2181. * @tx_spec - what non-standard handling to apply to the tx data frames
  2182. * @msdu_list - NULL-terminated list of tx MSDUs
  2183. *
  2184. * Return: NULL on success,
  2185. * nbuf when it fails to send
  2186. */
  2187. qdf_nbuf_t dp_tx_non_std(struct cdp_vdev *vdev_handle,
  2188. enum ol_tx_spec tx_spec, qdf_nbuf_t msdu_list)
  2189. {
  2190. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  2191. if (tx_spec & OL_TX_SPEC_NO_FREE)
  2192. vdev->is_tdls_frame = true;
  2193. return dp_tx_send(vdev_handle, msdu_list);
  2194. }
  2195. #endif
  2196. /**
  2197. * dp_tx_vdev_attach() - attach vdev to dp tx
  2198. * @vdev: virtual device instance
  2199. *
  2200. * Return: QDF_STATUS_SUCCESS: success
  2201. * QDF_STATUS_E_RESOURCES: Error return
  2202. */
  2203. QDF_STATUS dp_tx_vdev_attach(struct dp_vdev *vdev)
  2204. {
  2205. /*
  2206. * Fill HTT TCL Metadata with Vdev ID and MAC ID
  2207. */
  2208. HTT_TX_TCL_METADATA_TYPE_SET(vdev->htt_tcl_metadata,
  2209. HTT_TCL_METADATA_TYPE_VDEV_BASED);
  2210. HTT_TX_TCL_METADATA_VDEV_ID_SET(vdev->htt_tcl_metadata,
  2211. vdev->vdev_id);
  2212. HTT_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  2213. DP_SW2HW_MACID(vdev->pdev->pdev_id));
  2214. /*
  2215. * Set HTT Extension Valid bit to 0 by default
  2216. */
  2217. HTT_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 0);
  2218. dp_tx_vdev_update_search_flags(vdev);
  2219. return QDF_STATUS_SUCCESS;
  2220. }
  2221. /**
  2222. * dp_tx_vdev_update_search_flags() - Update vdev flags as per opmode
  2223. * @vdev: virtual device instance
  2224. *
  2225. * Return: void
  2226. *
  2227. */
  2228. void dp_tx_vdev_update_search_flags(struct dp_vdev *vdev)
  2229. {
  2230. /*
  2231. * Enable both AddrY (SA based search) and AddrX (Da based search)
  2232. * for TDLS link
  2233. *
  2234. * Enable AddrY (SA based search) only for non-WDS STA and
  2235. * ProxySTA VAP modes.
  2236. *
  2237. * In all other VAP modes, only DA based search should be
  2238. * enabled
  2239. */
  2240. if (vdev->opmode == wlan_op_mode_sta &&
  2241. vdev->tdls_link_connected)
  2242. vdev->hal_desc_addr_search_flags =
  2243. (HAL_TX_DESC_ADDRX_EN | HAL_TX_DESC_ADDRY_EN);
  2244. else if ((vdev->opmode == wlan_op_mode_sta &&
  2245. (!vdev->wds_enabled || vdev->proxysta_vdev)))
  2246. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRY_EN;
  2247. else
  2248. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRX_EN;
  2249. }
  2250. /**
  2251. * dp_tx_vdev_detach() - detach vdev from dp tx
  2252. * @vdev: virtual device instance
  2253. *
  2254. * Return: QDF_STATUS_SUCCESS: success
  2255. * QDF_STATUS_E_RESOURCES: Error return
  2256. */
  2257. QDF_STATUS dp_tx_vdev_detach(struct dp_vdev *vdev)
  2258. {
  2259. return QDF_STATUS_SUCCESS;
  2260. }
  2261. /**
  2262. * dp_tx_pdev_attach() - attach pdev to dp tx
  2263. * @pdev: physical device instance
  2264. *
  2265. * Return: QDF_STATUS_SUCCESS: success
  2266. * QDF_STATUS_E_RESOURCES: Error return
  2267. */
  2268. QDF_STATUS dp_tx_pdev_attach(struct dp_pdev *pdev)
  2269. {
  2270. struct dp_soc *soc = pdev->soc;
  2271. /* Initialize Flow control counters */
  2272. qdf_atomic_init(&pdev->num_tx_exception);
  2273. qdf_atomic_init(&pdev->num_tx_outstanding);
  2274. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2275. /* Initialize descriptors in TCL Ring */
  2276. hal_tx_init_data_ring(soc->hal_soc,
  2277. soc->tcl_data_ring[pdev->pdev_id].hal_srng);
  2278. }
  2279. return QDF_STATUS_SUCCESS;
  2280. }
  2281. /**
  2282. * dp_tx_pdev_detach() - detach pdev from dp tx
  2283. * @pdev: physical device instance
  2284. *
  2285. * Return: QDF_STATUS_SUCCESS: success
  2286. * QDF_STATUS_E_RESOURCES: Error return
  2287. */
  2288. QDF_STATUS dp_tx_pdev_detach(struct dp_pdev *pdev)
  2289. {
  2290. /* What should do here? */
  2291. return QDF_STATUS_SUCCESS;
  2292. }
  2293. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  2294. /* Pools will be allocated dynamically */
  2295. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  2296. int num_desc)
  2297. {
  2298. uint8_t i;
  2299. for (i = 0; i < num_pool; i++) {
  2300. qdf_spinlock_create(&soc->tx_desc[i].flow_pool_lock);
  2301. soc->tx_desc[i].status = FLOW_POOL_INACTIVE;
  2302. }
  2303. return 0;
  2304. }
  2305. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  2306. {
  2307. uint8_t i;
  2308. for (i = 0; i < num_pool; i++)
  2309. qdf_spinlock_destroy(&soc->tx_desc[i].flow_pool_lock);
  2310. }
  2311. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  2312. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  2313. int num_desc)
  2314. {
  2315. uint8_t i;
  2316. /* Allocate software Tx descriptor pools */
  2317. for (i = 0; i < num_pool; i++) {
  2318. if (dp_tx_desc_pool_alloc(soc, i, num_desc)) {
  2319. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2320. "%s Tx Desc Pool alloc %d failed %pK\n",
  2321. __func__, i, soc);
  2322. return ENOMEM;
  2323. }
  2324. }
  2325. return 0;
  2326. }
  2327. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  2328. {
  2329. uint8_t i;
  2330. for (i = 0; i < num_pool; i++) {
  2331. if (dp_tx_desc_pool_free(soc, i)) {
  2332. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2333. "%s Tx Desc Pool Free failed\n", __func__);
  2334. }
  2335. }
  2336. }
  2337. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  2338. /**
  2339. * dp_tx_soc_detach() - detach soc from dp tx
  2340. * @soc: core txrx main context
  2341. *
  2342. * This function will detach dp tx into main device context
  2343. * will free dp tx resource and initialize resources
  2344. *
  2345. * Return: QDF_STATUS_SUCCESS: success
  2346. * QDF_STATUS_E_RESOURCES: Error return
  2347. */
  2348. QDF_STATUS dp_tx_soc_detach(struct dp_soc *soc)
  2349. {
  2350. uint8_t num_pool;
  2351. uint16_t num_desc;
  2352. uint16_t num_ext_desc;
  2353. uint8_t i;
  2354. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  2355. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  2356. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  2357. dp_tx_flow_control_deinit(soc);
  2358. dp_tx_delete_static_pools(soc, num_pool);
  2359. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2360. "%s Tx Desc Pool Free num_pool = %d, descs = %d\n",
  2361. __func__, num_pool, num_desc);
  2362. for (i = 0; i < num_pool; i++) {
  2363. if (dp_tx_ext_desc_pool_free(soc, i)) {
  2364. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2365. "%s Tx Ext Desc Pool Free failed\n",
  2366. __func__);
  2367. return QDF_STATUS_E_RESOURCES;
  2368. }
  2369. }
  2370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2371. "%s MSDU Ext Desc Pool %d Free descs = %d\n",
  2372. __func__, num_pool, num_ext_desc);
  2373. for (i = 0; i < num_pool; i++) {
  2374. dp_tx_tso_desc_pool_free(soc, i);
  2375. }
  2376. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2377. "%s TSO Desc Pool %d Free descs = %d\n",
  2378. __func__, num_pool, num_desc);
  2379. for (i = 0; i < num_pool; i++)
  2380. dp_tx_tso_num_seg_pool_free(soc, i);
  2381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2382. "%s TSO Num of seg Desc Pool %d Free descs = %d\n",
  2383. __func__, num_pool, num_desc);
  2384. return QDF_STATUS_SUCCESS;
  2385. }
  2386. /**
  2387. * dp_tx_soc_attach() - attach soc to dp tx
  2388. * @soc: core txrx main context
  2389. *
  2390. * This function will attach dp tx into main device context
  2391. * will allocate dp tx resource and initialize resources
  2392. *
  2393. * Return: QDF_STATUS_SUCCESS: success
  2394. * QDF_STATUS_E_RESOURCES: Error return
  2395. */
  2396. QDF_STATUS dp_tx_soc_attach(struct dp_soc *soc)
  2397. {
  2398. uint8_t i;
  2399. uint8_t num_pool;
  2400. uint32_t num_desc;
  2401. uint32_t num_ext_desc;
  2402. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  2403. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  2404. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  2405. if (dp_tx_alloc_static_pools(soc, num_pool, num_desc))
  2406. goto fail;
  2407. dp_tx_flow_control_init(soc);
  2408. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2409. "%s Tx Desc Alloc num_pool = %d, descs = %d\n",
  2410. __func__, num_pool, num_desc);
  2411. /* Allocate extension tx descriptor pools */
  2412. for (i = 0; i < num_pool; i++) {
  2413. if (dp_tx_ext_desc_pool_alloc(soc, i, num_ext_desc)) {
  2414. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2415. "MSDU Ext Desc Pool alloc %d failed %pK\n",
  2416. i, soc);
  2417. goto fail;
  2418. }
  2419. }
  2420. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2421. "%s MSDU Ext Desc Alloc %d, descs = %d\n",
  2422. __func__, num_pool, num_ext_desc);
  2423. for (i = 0; i < num_pool; i++) {
  2424. if (dp_tx_tso_desc_pool_alloc(soc, i, num_desc)) {
  2425. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2426. "TSO Desc Pool alloc %d failed %pK\n",
  2427. i, soc);
  2428. goto fail;
  2429. }
  2430. }
  2431. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2432. "%s TSO Desc Alloc %d, descs = %d\n",
  2433. __func__, num_pool, num_desc);
  2434. for (i = 0; i < num_pool; i++) {
  2435. if (dp_tx_tso_num_seg_pool_alloc(soc, i, num_desc)) {
  2436. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2437. "TSO Num of seg Pool alloc %d failed %pK\n",
  2438. i, soc);
  2439. goto fail;
  2440. }
  2441. }
  2442. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2443. "%s TSO Num of seg pool Alloc %d, descs = %d\n",
  2444. __func__, num_pool, num_desc);
  2445. /* Initialize descriptors in TCL Rings */
  2446. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2447. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2448. hal_tx_init_data_ring(soc->hal_soc,
  2449. soc->tcl_data_ring[i].hal_srng);
  2450. }
  2451. }
  2452. /*
  2453. * todo - Add a runtime config option to enable this.
  2454. */
  2455. /*
  2456. * Due to multiple issues on NPR EMU, enable it selectively
  2457. * only for NPR EMU, should be removed, once NPR platforms
  2458. * are stable.
  2459. */
  2460. soc->process_tx_status = 0;
  2461. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2462. "%s HAL Tx init Success\n", __func__);
  2463. return QDF_STATUS_SUCCESS;
  2464. fail:
  2465. /* Detach will take care of freeing only allocated resources */
  2466. dp_tx_soc_detach(soc);
  2467. return QDF_STATUS_E_RESOURCES;
  2468. }
  2469. /*
  2470. * dp_tx_me_mem_free(): Function to free allocated memory in mcast enahncement
  2471. * pdev: pointer to DP PDEV structure
  2472. * seg_info_head: Pointer to the head of list
  2473. *
  2474. * return: void
  2475. */
  2476. static inline void dp_tx_me_mem_free(struct dp_pdev *pdev,
  2477. struct dp_tx_seg_info_s *seg_info_head)
  2478. {
  2479. struct dp_tx_me_buf_t *mc_uc_buf;
  2480. struct dp_tx_seg_info_s *seg_info_new = NULL;
  2481. qdf_nbuf_t nbuf = NULL;
  2482. uint64_t phy_addr;
  2483. while (seg_info_head) {
  2484. nbuf = seg_info_head->nbuf;
  2485. mc_uc_buf = (struct dp_tx_me_buf_t *)
  2486. seg_info_new->frags[0].vaddr;
  2487. phy_addr = seg_info_head->frags[0].paddr_hi;
  2488. phy_addr = (phy_addr << 32) | seg_info_head->frags[0].paddr_lo;
  2489. qdf_mem_unmap_nbytes_single(pdev->soc->osdev,
  2490. phy_addr,
  2491. QDF_DMA_TO_DEVICE , DP_MAC_ADDR_LEN);
  2492. dp_tx_me_free_buf(pdev, mc_uc_buf);
  2493. qdf_nbuf_free(nbuf);
  2494. seg_info_new = seg_info_head;
  2495. seg_info_head = seg_info_head->next;
  2496. qdf_mem_free(seg_info_new);
  2497. }
  2498. }
  2499. /**
  2500. * dp_tx_me_send_convert_ucast(): fuction to convert multicast to unicast
  2501. * @vdev: DP VDEV handle
  2502. * @nbuf: Multicast nbuf
  2503. * @newmac: Table of the clients to which packets have to be sent
  2504. * @new_mac_cnt: No of clients
  2505. *
  2506. * return: no of converted packets
  2507. */
  2508. uint16_t
  2509. dp_tx_me_send_convert_ucast(struct cdp_vdev *vdev_handle, qdf_nbuf_t nbuf,
  2510. uint8_t newmac[][DP_MAC_ADDR_LEN], uint8_t new_mac_cnt)
  2511. {
  2512. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  2513. struct dp_pdev *pdev = vdev->pdev;
  2514. struct ether_header *eh;
  2515. uint8_t *data;
  2516. uint16_t len;
  2517. /* reference to frame dst addr */
  2518. uint8_t *dstmac;
  2519. /* copy of original frame src addr */
  2520. uint8_t srcmac[DP_MAC_ADDR_LEN];
  2521. /* local index into newmac */
  2522. uint8_t new_mac_idx = 0;
  2523. struct dp_tx_me_buf_t *mc_uc_buf;
  2524. qdf_nbuf_t nbuf_clone;
  2525. struct dp_tx_msdu_info_s msdu_info;
  2526. struct dp_tx_seg_info_s *seg_info_head = NULL;
  2527. struct dp_tx_seg_info_s *seg_info_tail = NULL;
  2528. struct dp_tx_seg_info_s *seg_info_new;
  2529. struct dp_tx_frag_info_s data_frag;
  2530. qdf_dma_addr_t paddr_data;
  2531. qdf_dma_addr_t paddr_mcbuf = 0;
  2532. uint8_t empty_entry_mac[DP_MAC_ADDR_LEN] = {0};
  2533. QDF_STATUS status;
  2534. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  2535. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  2536. eh = (struct ether_header *) nbuf;
  2537. qdf_mem_copy(srcmac, eh->ether_shost, DP_MAC_ADDR_LEN);
  2538. len = qdf_nbuf_len(nbuf);
  2539. data = qdf_nbuf_data(nbuf);
  2540. status = qdf_nbuf_map(vdev->osdev, nbuf,
  2541. QDF_DMA_TO_DEVICE);
  2542. if (status) {
  2543. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2544. "Mapping failure Error:%d", status);
  2545. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  2546. return 0;
  2547. }
  2548. paddr_data = qdf_nbuf_get_frag_paddr(nbuf, 0) + IEEE80211_ADDR_LEN;
  2549. /*preparing data fragment*/
  2550. data_frag.vaddr = qdf_nbuf_data(nbuf) + IEEE80211_ADDR_LEN;
  2551. data_frag.paddr_lo = (uint32_t)paddr_data;
  2552. data_frag.paddr_hi = (((uint64_t) paddr_data) >> 32);
  2553. data_frag.len = len - DP_MAC_ADDR_LEN;
  2554. for (new_mac_idx = 0; new_mac_idx < new_mac_cnt; new_mac_idx++) {
  2555. dstmac = newmac[new_mac_idx];
  2556. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2557. "added mac addr (%pM)", dstmac);
  2558. /* Check for NULL Mac Address */
  2559. if (!qdf_mem_cmp(dstmac, empty_entry_mac, DP_MAC_ADDR_LEN))
  2560. continue;
  2561. /* frame to self mac. skip */
  2562. if (!qdf_mem_cmp(dstmac, srcmac, DP_MAC_ADDR_LEN))
  2563. continue;
  2564. /*
  2565. * TODO: optimize to avoid malloc in per-packet path
  2566. * For eg. seg_pool can be made part of vdev structure
  2567. */
  2568. seg_info_new = qdf_mem_malloc(sizeof(*seg_info_new));
  2569. if (!seg_info_new) {
  2570. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2571. "alloc failed");
  2572. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc, 1);
  2573. goto fail_seg_alloc;
  2574. }
  2575. mc_uc_buf = dp_tx_me_alloc_buf(pdev);
  2576. if (mc_uc_buf == NULL)
  2577. goto fail_buf_alloc;
  2578. /*
  2579. * TODO: Check if we need to clone the nbuf
  2580. * Or can we just use the reference for all cases
  2581. */
  2582. if (new_mac_idx < (new_mac_cnt - 1)) {
  2583. nbuf_clone = qdf_nbuf_clone((qdf_nbuf_t)nbuf);
  2584. if (nbuf_clone == NULL) {
  2585. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail, 1);
  2586. goto fail_clone;
  2587. }
  2588. } else {
  2589. /*
  2590. * Update the ref
  2591. * to account for frame sent without cloning
  2592. */
  2593. qdf_nbuf_ref(nbuf);
  2594. nbuf_clone = nbuf;
  2595. }
  2596. qdf_mem_copy(mc_uc_buf->data, dstmac, DP_MAC_ADDR_LEN);
  2597. status = qdf_mem_map_nbytes_single(vdev->osdev, mc_uc_buf->data,
  2598. QDF_DMA_TO_DEVICE, DP_MAC_ADDR_LEN,
  2599. &paddr_mcbuf);
  2600. if (status) {
  2601. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2602. "Mapping failure Error:%d", status);
  2603. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  2604. goto fail_map;
  2605. }
  2606. seg_info_new->frags[0].vaddr = (uint8_t *)mc_uc_buf;
  2607. seg_info_new->frags[0].paddr_lo = (uint32_t) paddr_mcbuf;
  2608. seg_info_new->frags[0].paddr_hi =
  2609. ((uint64_t) paddr_mcbuf >> 32);
  2610. seg_info_new->frags[0].len = DP_MAC_ADDR_LEN;
  2611. seg_info_new->frags[1] = data_frag;
  2612. seg_info_new->nbuf = nbuf_clone;
  2613. seg_info_new->frag_cnt = 2;
  2614. seg_info_new->total_len = len;
  2615. seg_info_new->next = NULL;
  2616. if (seg_info_head == NULL)
  2617. seg_info_head = seg_info_new;
  2618. else
  2619. seg_info_tail->next = seg_info_new;
  2620. seg_info_tail = seg_info_new;
  2621. }
  2622. if (!seg_info_head)
  2623. return 0;
  2624. msdu_info.u.sg_info.curr_seg = seg_info_head;
  2625. msdu_info.num_seg = new_mac_cnt;
  2626. msdu_info.frm_type = dp_tx_frm_me;
  2627. DP_STATS_INC(vdev, tx_i.mcast_en.ucast, new_mac_cnt);
  2628. dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  2629. while (seg_info_head->next) {
  2630. seg_info_new = seg_info_head;
  2631. seg_info_head = seg_info_head->next;
  2632. qdf_mem_free(seg_info_new);
  2633. }
  2634. qdf_mem_free(seg_info_head);
  2635. return new_mac_cnt;
  2636. fail_map:
  2637. qdf_nbuf_free(nbuf_clone);
  2638. fail_clone:
  2639. dp_tx_me_free_buf(pdev, mc_uc_buf);
  2640. fail_buf_alloc:
  2641. qdf_mem_free(seg_info_new);
  2642. fail_seg_alloc:
  2643. dp_tx_me_mem_free(pdev, seg_info_head);
  2644. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  2645. return 0;
  2646. }