dp_rx.h 70 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _DP_RX_H
  20. #define _DP_RX_H
  21. #include "hal_rx.h"
  22. #include "dp_peer.h"
  23. #include "dp_internal.h"
  24. #include <qdf_tracepoint.h>
  25. #include "dp_ipa.h"
  26. #ifdef RXDMA_OPTIMIZATION
  27. #ifndef RX_DATA_BUFFER_ALIGNMENT
  28. #define RX_DATA_BUFFER_ALIGNMENT 128
  29. #endif
  30. #ifndef RX_MONITOR_BUFFER_ALIGNMENT
  31. #define RX_MONITOR_BUFFER_ALIGNMENT 128
  32. #endif
  33. #else /* RXDMA_OPTIMIZATION */
  34. #define RX_DATA_BUFFER_ALIGNMENT 4
  35. #define RX_MONITOR_BUFFER_ALIGNMENT 4
  36. #endif /* RXDMA_OPTIMIZATION */
  37. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  38. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW1_BM(sw0_bm_id)
  39. /* RBM value used for re-injecting defragmented packets into REO */
  40. #define DP_DEFRAG_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  41. #endif
  42. #define RX_BUFFER_RESERVATION 0
  43. #ifdef BE_PKTLOG_SUPPORT
  44. #define BUFFER_RESIDUE 1
  45. #define RX_MON_MIN_HEAD_ROOM 64
  46. #endif
  47. #define DP_DEFAULT_NOISEFLOOR (-96)
  48. #define DP_RX_DESC_MAGIC 0xdec0de
  49. #define dp_rx_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX, params)
  50. #define dp_rx_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX, params)
  51. #define dp_rx_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX, params)
  52. #define dp_rx_info(params...) \
  53. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  54. #define dp_rx_info_rl(params...) \
  55. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  56. #define dp_rx_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX, params)
  57. /**
  58. * enum dp_rx_desc_state
  59. *
  60. * @RX_DESC_REPLENISH: rx desc replenished
  61. * @RX_DESC_FREELIST: rx desc in freelist
  62. */
  63. enum dp_rx_desc_state {
  64. RX_DESC_REPLENISHED,
  65. RX_DESC_IN_FREELIST,
  66. };
  67. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  68. /**
  69. * struct dp_rx_desc_dbg_info
  70. *
  71. * @freelist_caller: name of the function that put the
  72. * the rx desc in freelist
  73. * @freelist_ts: timestamp when the rx desc is put in
  74. * a freelist
  75. * @replenish_caller: name of the function that last
  76. * replenished the rx desc
  77. * @replenish_ts: last replenish timestamp
  78. * @prev_nbuf: previous nbuf info
  79. * @prev_nbuf_data_addr: previous nbuf data address
  80. */
  81. struct dp_rx_desc_dbg_info {
  82. char freelist_caller[QDF_MEM_FUNC_NAME_SIZE];
  83. uint64_t freelist_ts;
  84. char replenish_caller[QDF_MEM_FUNC_NAME_SIZE];
  85. uint64_t replenish_ts;
  86. qdf_nbuf_t prev_nbuf;
  87. uint8_t *prev_nbuf_data_addr;
  88. };
  89. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  90. /**
  91. * struct dp_rx_desc
  92. *
  93. * @nbuf : VA of the "skb" posted
  94. * @rx_buf_start : VA of the original Rx buffer, before
  95. * movement of any skb->data pointer
  96. * @paddr_buf_start : PA of the original Rx buffer, before
  97. * movement of any frag pointer
  98. * @cookie : index into the sw array which holds
  99. * the sw Rx descriptors
  100. * Cookie space is 21 bits:
  101. * lower 18 bits -- index
  102. * upper 3 bits -- pool_id
  103. * @pool_id : pool Id for which this allocated.
  104. * Can only be used if there is no flow
  105. * steering
  106. * @chip_id : chip_id indicating MLO chip_id
  107. * valid or used only in case of multi-chip MLO
  108. * @in_use rx_desc is in use
  109. * @unmapped used to mark rx_desc an unmapped if the corresponding
  110. * nbuf is already unmapped
  111. * @in_err_state : Nbuf sanity failed for this descriptor.
  112. * @nbuf_data_addr : VA of nbuf data posted
  113. */
  114. struct dp_rx_desc {
  115. qdf_nbuf_t nbuf;
  116. uint8_t *rx_buf_start;
  117. qdf_dma_addr_t paddr_buf_start;
  118. uint32_t cookie;
  119. uint8_t pool_id;
  120. uint8_t chip_id;
  121. #ifdef RX_DESC_DEBUG_CHECK
  122. uint32_t magic;
  123. uint8_t *nbuf_data_addr;
  124. struct dp_rx_desc_dbg_info *dbg_info;
  125. #endif
  126. uint8_t in_use:1,
  127. unmapped:1,
  128. in_err_state:1;
  129. };
  130. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  131. #ifdef ATH_RX_PRI_SAVE
  132. #define DP_RX_TID_SAVE(_nbuf, _tid) \
  133. (qdf_nbuf_set_priority(_nbuf, _tid))
  134. #else
  135. #define DP_RX_TID_SAVE(_nbuf, _tid)
  136. #endif
  137. /* RX Descriptor Multi Page memory alloc related */
  138. #define DP_RX_DESC_OFFSET_NUM_BITS 8
  139. #define DP_RX_DESC_PAGE_ID_NUM_BITS 8
  140. #define DP_RX_DESC_POOL_ID_NUM_BITS 4
  141. #define DP_RX_DESC_PAGE_ID_SHIFT DP_RX_DESC_OFFSET_NUM_BITS
  142. #define DP_RX_DESC_POOL_ID_SHIFT \
  143. (DP_RX_DESC_OFFSET_NUM_BITS + DP_RX_DESC_PAGE_ID_NUM_BITS)
  144. #define RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK \
  145. (((1 << DP_RX_DESC_POOL_ID_NUM_BITS) - 1) << DP_RX_DESC_POOL_ID_SHIFT)
  146. #define RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK \
  147. (((1 << DP_RX_DESC_PAGE_ID_NUM_BITS) - 1) << \
  148. DP_RX_DESC_PAGE_ID_SHIFT)
  149. #define RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK \
  150. ((1 << DP_RX_DESC_OFFSET_NUM_BITS) - 1)
  151. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(_cookie) \
  152. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK) >> \
  153. DP_RX_DESC_POOL_ID_SHIFT)
  154. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(_cookie) \
  155. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK) >> \
  156. DP_RX_DESC_PAGE_ID_SHIFT)
  157. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(_cookie) \
  158. ((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK)
  159. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  160. #define RX_DESC_COOKIE_INDEX_SHIFT 0
  161. #define RX_DESC_COOKIE_INDEX_MASK 0x3ffff /* 18 bits */
  162. #define RX_DESC_COOKIE_POOL_ID_SHIFT 18
  163. #define RX_DESC_COOKIE_POOL_ID_MASK 0x1c0000
  164. #define DP_RX_DESC_COOKIE_MAX \
  165. (RX_DESC_COOKIE_INDEX_MASK | RX_DESC_COOKIE_POOL_ID_MASK)
  166. #define DP_RX_DESC_COOKIE_POOL_ID_GET(_cookie) \
  167. (((_cookie) & RX_DESC_COOKIE_POOL_ID_MASK) >> \
  168. RX_DESC_COOKIE_POOL_ID_SHIFT)
  169. #define DP_RX_DESC_COOKIE_INDEX_GET(_cookie) \
  170. (((_cookie) & RX_DESC_COOKIE_INDEX_MASK) >> \
  171. RX_DESC_COOKIE_INDEX_SHIFT)
  172. #define dp_rx_add_to_free_desc_list(head, tail, new) \
  173. __dp_rx_add_to_free_desc_list(head, tail, new, __func__)
  174. #define dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  175. num_buffers, desc_list, tail) \
  176. __dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  177. num_buffers, desc_list, tail, __func__)
  178. #ifdef WLAN_SUPPORT_RX_FISA
  179. /**
  180. * dp_rx_set_hdr_pad() - set l3 padding in nbuf cb
  181. * @nbuf: pkt skb pointer
  182. * @l3_padding: l3 padding
  183. *
  184. * Return: None
  185. */
  186. static inline
  187. void dp_rx_set_hdr_pad(qdf_nbuf_t nbuf, uint32_t l3_padding)
  188. {
  189. QDF_NBUF_CB_RX_PACKET_L3_HDR_PAD(nbuf) = l3_padding;
  190. }
  191. #else
  192. static inline
  193. void dp_rx_set_hdr_pad(qdf_nbuf_t nbuf, uint32_t l3_padding)
  194. {
  195. }
  196. #endif
  197. #ifdef DP_RX_SPECIAL_FRAME_NEED
  198. /**
  199. * dp_rx_is_special_frame() - check is RX frame special needed
  200. *
  201. * @nbuf: RX skb pointer
  202. * @frame_mask: the mask for speical frame needed
  203. *
  204. * Check is RX frame wanted matched with mask
  205. *
  206. * Return: true - special frame needed, false - no
  207. */
  208. static inline
  209. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  210. {
  211. if (((frame_mask & FRAME_MASK_IPV4_ARP) &&
  212. qdf_nbuf_is_ipv4_arp_pkt(nbuf)) ||
  213. ((frame_mask & FRAME_MASK_IPV4_DHCP) &&
  214. qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) ||
  215. ((frame_mask & FRAME_MASK_IPV4_EAPOL) &&
  216. qdf_nbuf_is_ipv4_eapol_pkt(nbuf)) ||
  217. ((frame_mask & FRAME_MASK_IPV6_DHCP) &&
  218. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))
  219. return true;
  220. return false;
  221. }
  222. /**
  223. * dp_rx_deliver_special_frame() - Deliver the RX special frame to stack
  224. * if matches mask
  225. *
  226. * @soc: Datapath soc handler
  227. * @peer: pointer to DP peer
  228. * @nbuf: pointer to the skb of RX frame
  229. * @frame_mask: the mask for speical frame needed
  230. * @rx_tlv_hdr: start of rx tlv header
  231. *
  232. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  233. * single nbuf is expected.
  234. *
  235. * return: true - nbuf has been delivered to stack, false - not.
  236. */
  237. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_txrx_peer *peer,
  238. qdf_nbuf_t nbuf, uint32_t frame_mask,
  239. uint8_t *rx_tlv_hdr);
  240. #else
  241. static inline
  242. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  243. {
  244. return false;
  245. }
  246. static inline
  247. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_txrx_peer *peer,
  248. qdf_nbuf_t nbuf, uint32_t frame_mask,
  249. uint8_t *rx_tlv_hdr)
  250. {
  251. return false;
  252. }
  253. #endif
  254. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  255. #ifdef DP_RX_DISABLE_NDI_MDNS_FORWARDING
  256. static inline
  257. bool dp_rx_check_ndi_mdns_fwding(struct dp_txrx_peer *ta_txrx_peer,
  258. qdf_nbuf_t nbuf)
  259. {
  260. if (ta_txrx_peer->vdev->opmode == wlan_op_mode_ndi &&
  261. qdf_nbuf_is_ipv6_mdns_pkt(nbuf)) {
  262. DP_PEER_PER_PKT_STATS_INC(ta_txrx_peer,
  263. rx.intra_bss.mdns_no_fwd, 1);
  264. return false;
  265. }
  266. return true;
  267. }
  268. #else
  269. static inline
  270. bool dp_rx_check_ndi_mdns_fwding(struct dp_txrx_peer *ta_txrx_peer,
  271. qdf_nbuf_t nbuf)
  272. {
  273. return true;
  274. }
  275. #endif
  276. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  277. /* DOC: Offset to obtain LLC hdr
  278. *
  279. * In the case of Wifi parse error
  280. * to reach LLC header from beginning
  281. * of VLAN tag we need to skip 8 bytes.
  282. * Vlan_tag(4)+length(2)+length added
  283. * by HW(2) = 8 bytes.
  284. */
  285. #define DP_SKIP_VLAN 8
  286. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  287. /**
  288. * struct dp_rx_cached_buf - rx cached buffer
  289. * @list: linked list node
  290. * @buf: skb buffer
  291. */
  292. struct dp_rx_cached_buf {
  293. qdf_list_node_t node;
  294. qdf_nbuf_t buf;
  295. };
  296. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  297. /*
  298. *dp_rx_xor_block() - xor block of data
  299. *@b: destination data block
  300. *@a: source data block
  301. *@len: length of the data to process
  302. *
  303. *Returns: None
  304. */
  305. static inline void dp_rx_xor_block(uint8_t *b, const uint8_t *a, qdf_size_t len)
  306. {
  307. qdf_size_t i;
  308. for (i = 0; i < len; i++)
  309. b[i] ^= a[i];
  310. }
  311. /*
  312. *dp_rx_rotl() - rotate the bits left
  313. *@val: unsigned integer input value
  314. *@bits: number of bits
  315. *
  316. *Returns: Integer with left rotated by number of 'bits'
  317. */
  318. static inline uint32_t dp_rx_rotl(uint32_t val, int bits)
  319. {
  320. return (val << bits) | (val >> (32 - bits));
  321. }
  322. /*
  323. *dp_rx_rotr() - rotate the bits right
  324. *@val: unsigned integer input value
  325. *@bits: number of bits
  326. *
  327. *Returns: Integer with right rotated by number of 'bits'
  328. */
  329. static inline uint32_t dp_rx_rotr(uint32_t val, int bits)
  330. {
  331. return (val >> bits) | (val << (32 - bits));
  332. }
  333. /*
  334. * dp_set_rx_queue() - set queue_mapping in skb
  335. * @nbuf: skb
  336. * @queue_id: rx queue_id
  337. *
  338. * Return: void
  339. */
  340. #ifdef QCA_OL_RX_MULTIQ_SUPPORT
  341. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  342. {
  343. qdf_nbuf_record_rx_queue(nbuf, queue_id);
  344. return;
  345. }
  346. #else
  347. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  348. {
  349. }
  350. #endif
  351. /*
  352. *dp_rx_xswap() - swap the bits left
  353. *@val: unsigned integer input value
  354. *
  355. *Returns: Integer with bits swapped
  356. */
  357. static inline uint32_t dp_rx_xswap(uint32_t val)
  358. {
  359. return ((val & 0x00ff00ff) << 8) | ((val & 0xff00ff00) >> 8);
  360. }
  361. /*
  362. *dp_rx_get_le32_split() - get little endian 32 bits split
  363. *@b0: byte 0
  364. *@b1: byte 1
  365. *@b2: byte 2
  366. *@b3: byte 3
  367. *
  368. *Returns: Integer with split little endian 32 bits
  369. */
  370. static inline uint32_t dp_rx_get_le32_split(uint8_t b0, uint8_t b1, uint8_t b2,
  371. uint8_t b3)
  372. {
  373. return b0 | (b1 << 8) | (b2 << 16) | (b3 << 24);
  374. }
  375. /*
  376. *dp_rx_get_le32() - get little endian 32 bits
  377. *@b0: byte 0
  378. *@b1: byte 1
  379. *@b2: byte 2
  380. *@b3: byte 3
  381. *
  382. *Returns: Integer with little endian 32 bits
  383. */
  384. static inline uint32_t dp_rx_get_le32(const uint8_t *p)
  385. {
  386. return dp_rx_get_le32_split(p[0], p[1], p[2], p[3]);
  387. }
  388. /*
  389. * dp_rx_put_le32() - put little endian 32 bits
  390. * @p: destination char array
  391. * @v: source 32-bit integer
  392. *
  393. * Returns: None
  394. */
  395. static inline void dp_rx_put_le32(uint8_t *p, uint32_t v)
  396. {
  397. p[0] = (v) & 0xff;
  398. p[1] = (v >> 8) & 0xff;
  399. p[2] = (v >> 16) & 0xff;
  400. p[3] = (v >> 24) & 0xff;
  401. }
  402. /* Extract michal mic block of data */
  403. #define dp_rx_michael_block(l, r) \
  404. do { \
  405. r ^= dp_rx_rotl(l, 17); \
  406. l += r; \
  407. r ^= dp_rx_xswap(l); \
  408. l += r; \
  409. r ^= dp_rx_rotl(l, 3); \
  410. l += r; \
  411. r ^= dp_rx_rotr(l, 2); \
  412. l += r; \
  413. } while (0)
  414. /**
  415. * struct dp_rx_desc_list_elem_t
  416. *
  417. * @next : Next pointer to form free list
  418. * @rx_desc : DP Rx descriptor
  419. */
  420. union dp_rx_desc_list_elem_t {
  421. union dp_rx_desc_list_elem_t *next;
  422. struct dp_rx_desc rx_desc;
  423. };
  424. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  425. /**
  426. * dp_rx_desc_find() - find dp rx descriptor from page ID and offset
  427. * @page_id: Page ID
  428. * @offset: Offset of the descriptor element
  429. *
  430. * Return: RX descriptor element
  431. */
  432. union dp_rx_desc_list_elem_t *dp_rx_desc_find(uint16_t page_id, uint16_t offset,
  433. struct rx_desc_pool *rx_pool);
  434. static inline
  435. struct dp_rx_desc *dp_get_rx_desc_from_cookie(struct dp_soc *soc,
  436. struct rx_desc_pool *pool,
  437. uint32_t cookie)
  438. {
  439. uint8_t pool_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(cookie);
  440. uint16_t page_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(cookie);
  441. uint8_t offset = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(cookie);
  442. struct rx_desc_pool *rx_desc_pool;
  443. union dp_rx_desc_list_elem_t *rx_desc_elem;
  444. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  445. return NULL;
  446. rx_desc_pool = &pool[pool_id];
  447. rx_desc_elem = (union dp_rx_desc_list_elem_t *)
  448. (rx_desc_pool->desc_pages.cacheable_pages[page_id] +
  449. rx_desc_pool->elem_size * offset);
  450. return &rx_desc_elem->rx_desc;
  451. }
  452. /**
  453. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  454. * the Rx descriptor on Rx DMA source ring buffer
  455. * @soc: core txrx main context
  456. * @cookie: cookie used to lookup virtual address
  457. *
  458. * Return: Pointer to the Rx descriptor
  459. */
  460. static inline
  461. struct dp_rx_desc *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc,
  462. uint32_t cookie)
  463. {
  464. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_buf[0], cookie);
  465. }
  466. /**
  467. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  468. * the Rx descriptor on monitor ring buffer
  469. * @soc: core txrx main context
  470. * @cookie: cookie used to lookup virtual address
  471. *
  472. * Return: Pointer to the Rx descriptor
  473. */
  474. static inline
  475. struct dp_rx_desc *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc,
  476. uint32_t cookie)
  477. {
  478. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_mon[0], cookie);
  479. }
  480. /**
  481. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  482. * the Rx descriptor on monitor status ring buffer
  483. * @soc: core txrx main context
  484. * @cookie: cookie used to lookup virtual address
  485. *
  486. * Return: Pointer to the Rx descriptor
  487. */
  488. static inline
  489. struct dp_rx_desc *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc,
  490. uint32_t cookie)
  491. {
  492. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_status[0], cookie);
  493. }
  494. #else
  495. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  496. uint32_t pool_size,
  497. struct rx_desc_pool *rx_desc_pool);
  498. /**
  499. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  500. * the Rx descriptor on Rx DMA source ring buffer
  501. * @soc: core txrx main context
  502. * @cookie: cookie used to lookup virtual address
  503. *
  504. * Return: void *: Virtual Address of the Rx descriptor
  505. */
  506. static inline
  507. void *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc, uint32_t cookie)
  508. {
  509. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  510. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  511. struct rx_desc_pool *rx_desc_pool;
  512. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  513. return NULL;
  514. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  515. if (qdf_unlikely(index >= rx_desc_pool->pool_size))
  516. return NULL;
  517. return &rx_desc_pool->array[index].rx_desc;
  518. }
  519. /**
  520. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  521. * the Rx descriptor on monitor ring buffer
  522. * @soc: core txrx main context
  523. * @cookie: cookie used to lookup virtual address
  524. *
  525. * Return: void *: Virtual Address of the Rx descriptor
  526. */
  527. static inline
  528. void *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc, uint32_t cookie)
  529. {
  530. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  531. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  532. /* TODO */
  533. /* Add sanity for pool_id & index */
  534. return &(soc->rx_desc_mon[pool_id].array[index].rx_desc);
  535. }
  536. /**
  537. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  538. * the Rx descriptor on monitor status ring buffer
  539. * @soc: core txrx main context
  540. * @cookie: cookie used to lookup virtual address
  541. *
  542. * Return: void *: Virtual Address of the Rx descriptor
  543. */
  544. static inline
  545. void *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc, uint32_t cookie)
  546. {
  547. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  548. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  549. /* TODO */
  550. /* Add sanity for pool_id & index */
  551. return &(soc->rx_desc_status[pool_id].array[index].rx_desc);
  552. }
  553. #endif /* RX_DESC_MULTI_PAGE_ALLOC */
  554. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  555. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  556. {
  557. return vdev->ap_bridge_enabled;
  558. }
  559. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  560. static inline QDF_STATUS
  561. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  562. {
  563. if (qdf_unlikely(HAL_RX_REO_BUF_COOKIE_INVALID_GET(ring_desc)))
  564. return QDF_STATUS_E_FAILURE;
  565. HAL_RX_REO_BUF_COOKIE_INVALID_SET(ring_desc);
  566. return QDF_STATUS_SUCCESS;
  567. }
  568. /**
  569. * dp_rx_cookie_reset_invalid_bit() - Reset the invalid bit of the cookie
  570. * field in ring descriptor
  571. * @ring_desc: ring descriptor
  572. *
  573. * Return: None
  574. */
  575. static inline void
  576. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  577. {
  578. HAL_RX_REO_BUF_COOKIE_INVALID_RESET(ring_desc);
  579. }
  580. #else
  581. static inline QDF_STATUS
  582. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  583. {
  584. return QDF_STATUS_SUCCESS;
  585. }
  586. static inline void
  587. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  588. {
  589. }
  590. #endif
  591. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  592. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  593. /**
  594. * dp_rx_is_sw_cookie_valid() - check whether SW cookie valid
  595. * @soc: dp soc ref
  596. * @cookie: Rx buf SW cookie value
  597. *
  598. * Return: true if cookie is valid else false
  599. */
  600. static inline bool dp_rx_is_sw_cookie_valid(struct dp_soc *soc,
  601. uint32_t cookie)
  602. {
  603. uint8_t pool_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(cookie);
  604. uint16_t page_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(cookie);
  605. uint8_t offset = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(cookie);
  606. struct rx_desc_pool *rx_desc_pool;
  607. if (qdf_unlikely(pool_id >= MAX_PDEV_CNT))
  608. goto fail;
  609. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  610. if (page_id >= rx_desc_pool->desc_pages.num_pages ||
  611. offset >= rx_desc_pool->desc_pages.num_element_per_page)
  612. goto fail;
  613. return true;
  614. fail:
  615. DP_STATS_INC(soc, rx.err.invalid_cookie, 1);
  616. return false;
  617. }
  618. #else
  619. /**
  620. * dp_rx_is_sw_cookie_valid() - check whether SW cookie valid
  621. * @soc: dp soc ref
  622. * @cookie: Rx buf SW cookie value
  623. *
  624. * When multi page alloc is disabled SW cookie validness is
  625. * checked while fetching Rx descriptor, so no need to check here
  626. * Return: true if cookie is valid else false
  627. */
  628. static inline bool dp_rx_is_sw_cookie_valid(struct dp_soc *soc,
  629. uint32_t cookie)
  630. {
  631. return true;
  632. }
  633. #endif
  634. QDF_STATUS dp_rx_desc_pool_is_allocated(struct rx_desc_pool *rx_desc_pool);
  635. QDF_STATUS dp_rx_desc_pool_alloc(struct dp_soc *soc,
  636. uint32_t pool_size,
  637. struct rx_desc_pool *rx_desc_pool);
  638. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  639. uint32_t pool_size,
  640. struct rx_desc_pool *rx_desc_pool);
  641. void dp_rx_add_desc_list_to_free_list(struct dp_soc *soc,
  642. union dp_rx_desc_list_elem_t **local_desc_list,
  643. union dp_rx_desc_list_elem_t **tail,
  644. uint16_t pool_id,
  645. struct rx_desc_pool *rx_desc_pool);
  646. uint16_t dp_rx_get_free_desc_list(struct dp_soc *soc, uint32_t pool_id,
  647. struct rx_desc_pool *rx_desc_pool,
  648. uint16_t num_descs,
  649. union dp_rx_desc_list_elem_t **desc_list,
  650. union dp_rx_desc_list_elem_t **tail);
  651. QDF_STATUS dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev);
  652. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev);
  653. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev);
  654. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev);
  655. void dp_rx_desc_pool_deinit(struct dp_soc *soc,
  656. struct rx_desc_pool *rx_desc_pool,
  657. uint32_t pool_id);
  658. QDF_STATUS dp_rx_pdev_attach(struct dp_pdev *pdev);
  659. QDF_STATUS dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev);
  660. void dp_rx_pdev_buffers_free(struct dp_pdev *pdev);
  661. void dp_rx_pdev_detach(struct dp_pdev *pdev);
  662. void dp_print_napi_stats(struct dp_soc *soc);
  663. /**
  664. * dp_rx_vdev_detach() - detach vdev from dp rx
  665. * @vdev: virtual device instance
  666. *
  667. * Return: QDF_STATUS_SUCCESS: success
  668. * QDF_STATUS_E_RESOURCES: Error return
  669. */
  670. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev);
  671. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  672. uint32_t
  673. dp_rx_process(struct dp_intr *int_ctx, hal_ring_handle_t hal_ring_hdl,
  674. uint8_t reo_ring_num,
  675. uint32_t quota);
  676. /**
  677. * dp_rx_err_process() - Processes error frames routed to REO error ring
  678. * @int_ctx: pointer to DP interrupt context
  679. * @soc: core txrx main context
  680. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  681. * @quota: No. of units (packets) that can be serviced in one shot.
  682. *
  683. * This function implements error processing and top level demultiplexer
  684. * for all the frames routed to REO error ring.
  685. *
  686. * Return: uint32_t: No. of elements processed
  687. */
  688. uint32_t dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  689. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  690. /**
  691. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  692. * @int_ctx: pointer to DP interrupt context
  693. * @soc: core txrx main context
  694. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  695. * @quota: No. of units (packets) that can be serviced in one shot.
  696. *
  697. * This function implements error processing and top level demultiplexer
  698. * for all the frames routed to WBM2HOST sw release ring.
  699. *
  700. * Return: uint32_t: No. of elements processed
  701. */
  702. uint32_t
  703. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  704. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  705. /**
  706. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  707. * multiple nbufs.
  708. * @soc: core txrx main context
  709. * @nbuf: pointer to the first msdu of an amsdu.
  710. *
  711. * This function implements the creation of RX frag_list for cases
  712. * where an MSDU is spread across multiple nbufs.
  713. *
  714. * Return: returns the head nbuf which contains complete frag_list.
  715. */
  716. qdf_nbuf_t dp_rx_sg_create(struct dp_soc *soc, qdf_nbuf_t nbuf);
  717. /*
  718. * dp_rx_desc_nbuf_and_pool_free() - free the sw rx desc pool called during
  719. * de-initialization of wifi module.
  720. *
  721. * @soc: core txrx main context
  722. * @pool_id: pool_id which is one of 3 mac_ids
  723. * @rx_desc_pool: rx descriptor pool pointer
  724. *
  725. * Return: None
  726. */
  727. void dp_rx_desc_nbuf_and_pool_free(struct dp_soc *soc, uint32_t pool_id,
  728. struct rx_desc_pool *rx_desc_pool);
  729. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  730. /*
  731. * dp_rx_desc_nbuf_free() - free the sw rx desc nbufs called during
  732. * de-initialization of wifi module.
  733. *
  734. * @soc: core txrx main context
  735. * @pool_id: pool_id which is one of 3 mac_ids
  736. * @rx_desc_pool: rx descriptor pool pointer
  737. *
  738. * Return: None
  739. */
  740. void dp_rx_desc_nbuf_free(struct dp_soc *soc,
  741. struct rx_desc_pool *rx_desc_pool);
  742. #ifdef DP_RX_MON_MEM_FRAG
  743. /*
  744. * dp_rx_desc_frag_free() - free the sw rx desc frag called during
  745. * de-initialization of wifi module.
  746. *
  747. * @soc: core txrx main context
  748. * @rx_desc_pool: rx descriptor pool pointer
  749. *
  750. * Return: None
  751. */
  752. void dp_rx_desc_frag_free(struct dp_soc *soc,
  753. struct rx_desc_pool *rx_desc_pool);
  754. #else
  755. static inline
  756. void dp_rx_desc_frag_free(struct dp_soc *soc,
  757. struct rx_desc_pool *rx_desc_pool)
  758. {
  759. }
  760. #endif
  761. /*
  762. * dp_rx_desc_pool_free() - free the sw rx desc array called during
  763. * de-initialization of wifi module.
  764. *
  765. * @soc: core txrx main context
  766. * @rx_desc_pool: rx descriptor pool pointer
  767. *
  768. * Return: None
  769. */
  770. void dp_rx_desc_pool_free(struct dp_soc *soc,
  771. struct rx_desc_pool *rx_desc_pool);
  772. void dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  773. struct dp_txrx_peer *peer);
  774. #ifdef RX_DESC_LOGGING
  775. /*
  776. * dp_rx_desc_alloc_dbg_info() - Alloc memory for rx descriptor debug
  777. * structure
  778. * @rx_desc: rx descriptor pointer
  779. *
  780. * Return: None
  781. */
  782. static inline
  783. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  784. {
  785. rx_desc->dbg_info = qdf_mem_malloc(sizeof(struct dp_rx_desc_dbg_info));
  786. }
  787. /*
  788. * dp_rx_desc_free_dbg_info() - Free rx descriptor debug
  789. * structure memory
  790. * @rx_desc: rx descriptor pointer
  791. *
  792. * Return: None
  793. */
  794. static inline
  795. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  796. {
  797. qdf_mem_free(rx_desc->dbg_info);
  798. }
  799. /*
  800. * dp_rx_desc_update_dbg_info() - Update rx descriptor debug info
  801. * structure memory
  802. * @rx_desc: rx descriptor pointer
  803. *
  804. * Return: None
  805. */
  806. static
  807. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  808. const char *func_name, uint8_t flag)
  809. {
  810. struct dp_rx_desc_dbg_info *info = rx_desc->dbg_info;
  811. if (!info)
  812. return;
  813. if (flag == RX_DESC_REPLENISHED) {
  814. qdf_str_lcopy(info->replenish_caller, func_name,
  815. QDF_MEM_FUNC_NAME_SIZE);
  816. info->replenish_ts = qdf_get_log_timestamp();
  817. } else {
  818. qdf_str_lcopy(info->freelist_caller, func_name,
  819. QDF_MEM_FUNC_NAME_SIZE);
  820. info->freelist_ts = qdf_get_log_timestamp();
  821. info->prev_nbuf = rx_desc->nbuf;
  822. info->prev_nbuf_data_addr = rx_desc->nbuf_data_addr;
  823. rx_desc->nbuf_data_addr = NULL;
  824. }
  825. }
  826. #else
  827. static inline
  828. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  829. {
  830. }
  831. static inline
  832. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  833. {
  834. }
  835. static inline
  836. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  837. const char *func_name, uint8_t flag)
  838. {
  839. }
  840. #endif /* RX_DESC_LOGGING */
  841. /**
  842. * dp_rx_add_to_free_desc_list() - Adds to a local free descriptor list
  843. *
  844. * @head: pointer to the head of local free list
  845. * @tail: pointer to the tail of local free list
  846. * @new: new descriptor that is added to the free list
  847. * @func_name: caller func name
  848. *
  849. * Return: void:
  850. */
  851. static inline
  852. void __dp_rx_add_to_free_desc_list(union dp_rx_desc_list_elem_t **head,
  853. union dp_rx_desc_list_elem_t **tail,
  854. struct dp_rx_desc *new, const char *func_name)
  855. {
  856. qdf_assert(head && new);
  857. dp_rx_desc_update_dbg_info(new, func_name, RX_DESC_IN_FREELIST);
  858. new->nbuf = NULL;
  859. new->in_use = 0;
  860. ((union dp_rx_desc_list_elem_t *)new)->next = *head;
  861. *head = (union dp_rx_desc_list_elem_t *)new;
  862. /* reset tail if head->next is NULL */
  863. if (!*tail || !(*head)->next)
  864. *tail = *head;
  865. }
  866. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  867. uint8_t mac_id);
  868. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  869. qdf_nbuf_t mpdu, bool mpdu_done, uint8_t mac_id);
  870. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  871. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer);
  872. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  873. uint16_t peer_id, uint8_t tid);
  874. #define DP_RX_HEAD_APPEND(head, elem) \
  875. do { \
  876. qdf_nbuf_set_next((elem), (head)); \
  877. (head) = (elem); \
  878. } while (0)
  879. #define DP_RX_LIST_APPEND(head, tail, elem) \
  880. do { \
  881. if (!(head)) { \
  882. (head) = (elem); \
  883. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head) = 1;\
  884. } else { \
  885. qdf_nbuf_set_next((tail), (elem)); \
  886. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head)++; \
  887. } \
  888. (tail) = (elem); \
  889. qdf_nbuf_set_next((tail), NULL); \
  890. } while (0)
  891. #define DP_RX_MERGE_TWO_LIST(phead, ptail, chead, ctail) \
  892. do { \
  893. if (!(phead)) { \
  894. (phead) = (chead); \
  895. } else { \
  896. qdf_nbuf_set_next((ptail), (chead)); \
  897. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(phead) += \
  898. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(chead); \
  899. } \
  900. (ptail) = (ctail); \
  901. qdf_nbuf_set_next((ptail), NULL); \
  902. } while (0)
  903. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM)
  904. /*
  905. * on some third-party platform, the memory below 0x2000
  906. * is reserved for target use, so any memory allocated in this
  907. * region should not be used by host
  908. */
  909. #define MAX_RETRY 50
  910. #define DP_PHY_ADDR_RESERVED 0x2000
  911. #elif defined(BUILD_X86)
  912. /*
  913. * in M2M emulation platforms (x86) the memory below 0x50000000
  914. * is reserved for target use, so any memory allocated in this
  915. * region should not be used by host
  916. */
  917. #define MAX_RETRY 100
  918. #define DP_PHY_ADDR_RESERVED 0x50000000
  919. #endif
  920. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM) || defined(BUILD_X86)
  921. /**
  922. * dp_check_paddr() - check if current phy address is valid or not
  923. * @dp_soc: core txrx main context
  924. * @rx_netbuf: skb buffer
  925. * @paddr: physical address
  926. * @rx_desc_pool: struct of rx descriptor pool
  927. * check if the physical address of the nbuf->data is less
  928. * than DP_PHY_ADDR_RESERVED then free the nbuf and try
  929. * allocating new nbuf. We can try for 100 times.
  930. *
  931. * This is a temp WAR till we fix it properly.
  932. *
  933. * Return: success or failure.
  934. */
  935. static inline
  936. int dp_check_paddr(struct dp_soc *dp_soc,
  937. qdf_nbuf_t *rx_netbuf,
  938. qdf_dma_addr_t *paddr,
  939. struct rx_desc_pool *rx_desc_pool)
  940. {
  941. uint32_t nbuf_retry = 0;
  942. int32_t ret;
  943. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  944. return QDF_STATUS_SUCCESS;
  945. do {
  946. dp_debug("invalid phy addr 0x%llx, trying again",
  947. (uint64_t)(*paddr));
  948. nbuf_retry++;
  949. if ((*rx_netbuf)) {
  950. /* Not freeing buffer intentionally.
  951. * Observed that same buffer is getting
  952. * re-allocated resulting in longer load time
  953. * WMI init timeout.
  954. * This buffer is anyway not useful so skip it.
  955. *.Add such buffer to invalid list and free
  956. *.them when driver unload.
  957. **/
  958. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  959. *rx_netbuf,
  960. QDF_DMA_FROM_DEVICE,
  961. rx_desc_pool->buf_size);
  962. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  963. *rx_netbuf);
  964. }
  965. *rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  966. rx_desc_pool->buf_size,
  967. RX_BUFFER_RESERVATION,
  968. rx_desc_pool->buf_alignment,
  969. FALSE);
  970. if (qdf_unlikely(!(*rx_netbuf)))
  971. return QDF_STATUS_E_FAILURE;
  972. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev,
  973. *rx_netbuf,
  974. QDF_DMA_FROM_DEVICE,
  975. rx_desc_pool->buf_size);
  976. if (qdf_unlikely(ret == QDF_STATUS_E_FAILURE)) {
  977. qdf_nbuf_free(*rx_netbuf);
  978. *rx_netbuf = NULL;
  979. continue;
  980. }
  981. *paddr = qdf_nbuf_get_frag_paddr(*rx_netbuf, 0);
  982. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  983. return QDF_STATUS_SUCCESS;
  984. } while (nbuf_retry < MAX_RETRY);
  985. if ((*rx_netbuf)) {
  986. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  987. *rx_netbuf,
  988. QDF_DMA_FROM_DEVICE,
  989. rx_desc_pool->buf_size);
  990. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  991. *rx_netbuf);
  992. }
  993. return QDF_STATUS_E_FAILURE;
  994. }
  995. #else
  996. static inline
  997. int dp_check_paddr(struct dp_soc *dp_soc,
  998. qdf_nbuf_t *rx_netbuf,
  999. qdf_dma_addr_t *paddr,
  1000. struct rx_desc_pool *rx_desc_pool)
  1001. {
  1002. return QDF_STATUS_SUCCESS;
  1003. }
  1004. #endif
  1005. /**
  1006. * dp_rx_cookie_2_link_desc_va() - Converts cookie to a virtual address of
  1007. * the MSDU Link Descriptor
  1008. * @soc: core txrx main context
  1009. * @buf_info: buf_info includes cookie that is used to lookup
  1010. * virtual address of link descriptor after deriving the page id
  1011. * and the offset or index of the desc on the associatde page.
  1012. *
  1013. * This is the VA of the link descriptor, that HAL layer later uses to
  1014. * retrieve the list of MSDU's for a given MPDU.
  1015. *
  1016. * Return: void *: Virtual Address of the Rx descriptor
  1017. */
  1018. static inline
  1019. void *dp_rx_cookie_2_link_desc_va(struct dp_soc *soc,
  1020. struct hal_buf_info *buf_info)
  1021. {
  1022. void *link_desc_va;
  1023. struct qdf_mem_multi_page_t *pages;
  1024. uint16_t page_id = LINK_DESC_COOKIE_PAGE_ID(buf_info->sw_cookie);
  1025. pages = &soc->link_desc_pages;
  1026. if (!pages)
  1027. return NULL;
  1028. if (qdf_unlikely(page_id >= pages->num_pages))
  1029. return NULL;
  1030. link_desc_va = pages->dma_pages[page_id].page_v_addr_start +
  1031. (buf_info->paddr - pages->dma_pages[page_id].page_p_addr);
  1032. return link_desc_va;
  1033. }
  1034. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1035. #ifdef DISABLE_EAPOL_INTRABSS_FWD
  1036. #ifdef WLAN_FEATURE_11BE_MLO
  1037. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  1038. qdf_nbuf_t nbuf)
  1039. {
  1040. struct qdf_mac_addr *self_mld_mac_addr =
  1041. (struct qdf_mac_addr *)vdev->mld_mac_addr.raw;
  1042. return qdf_is_macaddr_equal(self_mld_mac_addr,
  1043. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  1044. QDF_NBUF_DEST_MAC_OFFSET);
  1045. }
  1046. #else
  1047. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  1048. qdf_nbuf_t nbuf)
  1049. {
  1050. return false;
  1051. }
  1052. #endif
  1053. static inline bool dp_nbuf_dst_addr_is_self_addr(struct dp_vdev *vdev,
  1054. qdf_nbuf_t nbuf)
  1055. {
  1056. return qdf_is_macaddr_equal((struct qdf_mac_addr *)vdev->mac_addr.raw,
  1057. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  1058. QDF_NBUF_DEST_MAC_OFFSET);
  1059. }
  1060. /*
  1061. * dp_rx_intrabss_eapol_drop_check() - API For EAPOL
  1062. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  1063. * @soc: core txrx main context
  1064. * @ta_txrx_peer: source peer entry
  1065. * @rx_tlv_hdr: start address of rx tlvs
  1066. * @nbuf: nbuf that has to be intrabss forwarded
  1067. *
  1068. * Return: true if it is forwarded else false
  1069. */
  1070. static inline
  1071. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1072. struct dp_txrx_peer *ta_txrx_peer,
  1073. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1074. {
  1075. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf) &&
  1076. !(dp_nbuf_dst_addr_is_self_addr(ta_txrx_peer->vdev,
  1077. nbuf) ||
  1078. dp_nbuf_dst_addr_is_mld_addr(ta_txrx_peer->vdev,
  1079. nbuf)))) {
  1080. qdf_nbuf_free(nbuf);
  1081. DP_STATS_INC(soc, rx.err.intrabss_eapol_drop, 1);
  1082. return true;
  1083. }
  1084. return false;
  1085. }
  1086. #else /* DISABLE_EAPOL_INTRABSS_FWD */
  1087. static inline
  1088. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1089. struct dp_txrx_peer *ta_txrx_peer,
  1090. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1091. {
  1092. return false;
  1093. }
  1094. #endif /* DISABLE_EAPOL_INTRABSS_FWD */
  1095. bool dp_rx_intrabss_mcbc_fwd(struct dp_soc *soc,
  1096. struct dp_txrx_peer *ta_txrx_peer,
  1097. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1098. struct cdp_tid_rx_stats *tid_stats);
  1099. bool dp_rx_intrabss_ucast_fwd(struct dp_soc *soc,
  1100. struct dp_txrx_peer *ta_txrx_peer,
  1101. uint8_t tx_vdev_id,
  1102. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1103. struct cdp_tid_rx_stats *tid_stats);
  1104. /**
  1105. * dp_rx_defrag_concat() - Concatenate the fragments
  1106. *
  1107. * @dst: destination pointer to the buffer
  1108. * @src: source pointer from where the fragment payload is to be copied
  1109. *
  1110. * Return: QDF_STATUS
  1111. */
  1112. static inline QDF_STATUS dp_rx_defrag_concat(qdf_nbuf_t dst, qdf_nbuf_t src)
  1113. {
  1114. /*
  1115. * Inside qdf_nbuf_cat, if it is necessary to reallocate dst
  1116. * to provide space for src, the headroom portion is copied from
  1117. * the original dst buffer to the larger new dst buffer.
  1118. * (This is needed, because the headroom of the dst buffer
  1119. * contains the rx desc.)
  1120. */
  1121. if (!qdf_nbuf_cat(dst, src)) {
  1122. /*
  1123. * qdf_nbuf_cat does not free the src memory.
  1124. * Free src nbuf before returning
  1125. * For failure case the caller takes of freeing the nbuf
  1126. */
  1127. qdf_nbuf_free(src);
  1128. return QDF_STATUS_SUCCESS;
  1129. }
  1130. return QDF_STATUS_E_DEFRAG_ERROR;
  1131. }
  1132. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1133. #ifndef FEATURE_WDS
  1134. void dp_rx_da_learn(struct dp_soc *soc, uint8_t *rx_tlv_hdr,
  1135. struct dp_txrx_peer *ta_txrx_peer, qdf_nbuf_t nbuf);
  1136. static inline QDF_STATUS dp_rx_ast_set_active(struct dp_soc *soc, uint16_t sa_idx, bool is_active)
  1137. {
  1138. return QDF_STATUS_SUCCESS;
  1139. }
  1140. static inline void
  1141. dp_rx_wds_srcport_learn(struct dp_soc *soc,
  1142. uint8_t *rx_tlv_hdr,
  1143. struct dp_txrx_peer *txrx_peer,
  1144. qdf_nbuf_t nbuf,
  1145. struct hal_rx_msdu_metadata msdu_metadata)
  1146. {
  1147. }
  1148. #endif
  1149. /*
  1150. * dp_rx_desc_dump() - dump the sw rx descriptor
  1151. *
  1152. * @rx_desc: sw rx descriptor
  1153. */
  1154. static inline void dp_rx_desc_dump(struct dp_rx_desc *rx_desc)
  1155. {
  1156. dp_info("rx_desc->nbuf: %pK, rx_desc->cookie: %d, rx_desc->pool_id: %d, rx_desc->in_use: %d, rx_desc->unmapped: %d",
  1157. rx_desc->nbuf, rx_desc->cookie, rx_desc->pool_id,
  1158. rx_desc->in_use, rx_desc->unmapped);
  1159. }
  1160. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1161. /*
  1162. * check_qwrap_multicast_loopback() - Check if rx packet is a loopback packet.
  1163. * In qwrap mode, packets originated from
  1164. * any vdev should not loopback and
  1165. * should be dropped.
  1166. * @vdev: vdev on which rx packet is received
  1167. * @nbuf: rx pkt
  1168. *
  1169. */
  1170. #if ATH_SUPPORT_WRAP
  1171. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1172. qdf_nbuf_t nbuf)
  1173. {
  1174. struct dp_vdev *psta_vdev;
  1175. struct dp_pdev *pdev = vdev->pdev;
  1176. uint8_t *data = qdf_nbuf_data(nbuf);
  1177. if (qdf_unlikely(vdev->proxysta_vdev)) {
  1178. /* In qwrap isolation mode, allow loopback packets as all
  1179. * packets go to RootAP and Loopback on the mpsta.
  1180. */
  1181. if (vdev->isolation_vdev)
  1182. return false;
  1183. TAILQ_FOREACH(psta_vdev, &pdev->vdev_list, vdev_list_elem) {
  1184. if (qdf_unlikely(psta_vdev->proxysta_vdev &&
  1185. !qdf_mem_cmp(psta_vdev->mac_addr.raw,
  1186. &data[QDF_MAC_ADDR_SIZE],
  1187. QDF_MAC_ADDR_SIZE))) {
  1188. /* Drop packet if source address is equal to
  1189. * any of the vdev addresses.
  1190. */
  1191. return true;
  1192. }
  1193. }
  1194. }
  1195. return false;
  1196. }
  1197. #else
  1198. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1199. qdf_nbuf_t nbuf)
  1200. {
  1201. return false;
  1202. }
  1203. #endif
  1204. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1205. #if defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) ||\
  1206. defined(WLAN_SUPPORT_RX_TAG_STATISTICS) ||\
  1207. defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1208. #include "dp_rx_tag.h"
  1209. #endif
  1210. #if !defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) &&\
  1211. !defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1212. /**
  1213. * dp_rx_update_protocol_tag() - Reads CCE metadata from the RX MSDU end TLV
  1214. * and set the corresponding tag in QDF packet
  1215. * @soc: core txrx main context
  1216. * @vdev: vdev on which the packet is received
  1217. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1218. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1219. * @ring_index: REO ring number, not used for error & monitor ring
  1220. * @is_reo_exception: flag to indicate if rx from REO ring or exception ring
  1221. * @is_update_stats: flag to indicate whether to update stats or not
  1222. * Return: void
  1223. */
  1224. static inline void
  1225. dp_rx_update_protocol_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1226. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  1227. uint16_t ring_index,
  1228. bool is_reo_exception, bool is_update_stats)
  1229. {
  1230. }
  1231. #endif
  1232. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  1233. /**
  1234. * dp_rx_err_cce_drop() - Reads CCE metadata from the RX MSDU end TLV
  1235. * and returns whether cce metadata matches
  1236. * @soc: core txrx main context
  1237. * @vdev: vdev on which the packet is received
  1238. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1239. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1240. * Return: bool
  1241. */
  1242. static inline bool
  1243. dp_rx_err_cce_drop(struct dp_soc *soc, struct dp_vdev *vdev,
  1244. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  1245. {
  1246. return false;
  1247. }
  1248. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  1249. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  1250. /**
  1251. * dp_rx_update_flow_tag() - Reads FSE metadata from the RX MSDU end TLV
  1252. * and set the corresponding tag in QDF packet
  1253. * @soc: core txrx main context
  1254. * @vdev: vdev on which the packet is received
  1255. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1256. * @rx_tlv_hdr: base address where the RX TLVs starts
  1257. * @is_update_stats: flag to indicate whether to update stats or not
  1258. *
  1259. * Return: void
  1260. */
  1261. static inline void
  1262. dp_rx_update_flow_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1263. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr, bool update_stats)
  1264. {
  1265. }
  1266. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  1267. /*
  1268. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  1269. * called during dp rx initialization
  1270. * and at the end of dp_rx_process.
  1271. *
  1272. * @soc: core txrx main context
  1273. * @mac_id: mac_id which is one of 3 mac_ids
  1274. * @dp_rxdma_srng: dp rxdma circular ring
  1275. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1276. * @num_req_buffers: number of buffer to be replenished
  1277. * @desc_list: list of descs if called from dp_rx_process
  1278. * or NULL during dp rx initialization or out of buffer
  1279. * interrupt.
  1280. * @tail: tail of descs list
  1281. * @func_name: name of the caller function
  1282. * Return: return success or failure
  1283. */
  1284. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1285. struct dp_srng *dp_rxdma_srng,
  1286. struct rx_desc_pool *rx_desc_pool,
  1287. uint32_t num_req_buffers,
  1288. union dp_rx_desc_list_elem_t **desc_list,
  1289. union dp_rx_desc_list_elem_t **tail,
  1290. const char *func_name);
  1291. /*
  1292. * __dp_rx_buffers_no_map_replenish() - replenish rxdma ring with rx nbufs
  1293. * use direct APIs to get invalidate
  1294. * and get the physical address of the
  1295. * nbuf instead of map api,called during
  1296. * dp rx initialization and at the end
  1297. * of dp_rx_process.
  1298. *
  1299. * @soc: core txrx main context
  1300. * @mac_id: mac_id which is one of 3 mac_ids
  1301. * @dp_rxdma_srng: dp rxdma circular ring
  1302. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1303. * @num_req_buffers: number of buffer to be replenished
  1304. * @desc_list: list of descs if called from dp_rx_process
  1305. * or NULL during dp rx initialization or out of buffer
  1306. * interrupt.
  1307. * @tail: tail of descs list
  1308. * Return: return success or failure
  1309. */
  1310. QDF_STATUS
  1311. __dp_rx_buffers_no_map_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1312. struct dp_srng *dp_rxdma_srng,
  1313. struct rx_desc_pool *rx_desc_pool,
  1314. uint32_t num_req_buffers,
  1315. union dp_rx_desc_list_elem_t **desc_list,
  1316. union dp_rx_desc_list_elem_t **tail);
  1317. /*
  1318. * __dp_rx_buffers_no_map__lt_replenish() - replenish rxdma ring with rx nbufs
  1319. * use direct APIs to get invalidate
  1320. * and get the physical address of the
  1321. * nbuf instead of map api,called when
  1322. * low threshold interrupt is triggered
  1323. *
  1324. * @soc: core txrx main context
  1325. * @mac_id: mac_id which is one of 3 mac_ids
  1326. * @dp_rxdma_srng: dp rxdma circular ring
  1327. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1328. * Return: return success or failure
  1329. */
  1330. QDF_STATUS
  1331. __dp_rx_buffers_no_map_lt_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1332. struct dp_srng *dp_rxdma_srng,
  1333. struct rx_desc_pool *rx_desc_pool);
  1334. /*
  1335. * __dp_pdev_rx_buffers_no_map_attach() - replenish rxdma ring with rx nbufs
  1336. * use direct APIs to get invalidate
  1337. * and get the physical address of the
  1338. * nbuf instead of map api,called during
  1339. * dp rx initialization.
  1340. *
  1341. * @soc: core txrx main context
  1342. * @mac_id: mac_id which is one of 3 mac_ids
  1343. * @dp_rxdma_srng: dp rxdma circular ring
  1344. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1345. * @num_req_buffers: number of buffer to be replenished
  1346. * Return: return success or failure
  1347. */
  1348. QDF_STATUS __dp_pdev_rx_buffers_no_map_attach(struct dp_soc *dp_soc,
  1349. uint32_t mac_id,
  1350. struct dp_srng *dp_rxdma_srng,
  1351. struct rx_desc_pool *rx_desc_pool,
  1352. uint32_t num_req_buffers);
  1353. /*
  1354. * dp_pdev_rx_buffers_attach() - replenish rxdma ring with rx nbufs
  1355. * called during dp rx initialization
  1356. *
  1357. * @soc: core txrx main context
  1358. * @mac_id: mac_id which is one of 3 mac_ids
  1359. * @dp_rxdma_srng: dp rxdma circular ring
  1360. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1361. * @num_req_buffers: number of buffer to be replenished
  1362. *
  1363. * Return: return success or failure
  1364. */
  1365. QDF_STATUS
  1366. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  1367. struct dp_srng *dp_rxdma_srng,
  1368. struct rx_desc_pool *rx_desc_pool,
  1369. uint32_t num_req_buffers);
  1370. /**
  1371. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  1372. * (WBM), following error handling
  1373. *
  1374. * @soc: core DP main context
  1375. * @buf_addr_info: opaque pointer to the REO error ring descriptor
  1376. * @buf_addr_info: void pointer to the buffer_addr_info
  1377. * @bm_action: put to idle_list or release to msdu_list
  1378. *
  1379. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1380. */
  1381. QDF_STATUS
  1382. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  1383. uint8_t bm_action);
  1384. /**
  1385. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  1386. * (WBM) by address
  1387. *
  1388. * @soc: core DP main context
  1389. * @link_desc_addr: link descriptor addr
  1390. *
  1391. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1392. */
  1393. QDF_STATUS
  1394. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  1395. hal_buff_addrinfo_t link_desc_addr,
  1396. uint8_t bm_action);
  1397. /**
  1398. * dp_rxdma_err_process() - RxDMA error processing functionality
  1399. * @soc: core txrx main contex
  1400. * @mac_id: mac id which is one of 3 mac_ids
  1401. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1402. * @quota: No. of units (packets) that can be serviced in one shot.
  1403. *
  1404. * Return: num of buffers processed
  1405. */
  1406. uint32_t
  1407. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1408. uint32_t mac_id, uint32_t quota);
  1409. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1410. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer);
  1411. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1412. uint8_t *rx_tlv_hdr);
  1413. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr, struct dp_vdev *vdev,
  1414. struct dp_txrx_peer *peer);
  1415. /*
  1416. * dp_rx_dump_info_and_assert() - dump RX Ring info and Rx Desc info
  1417. *
  1418. * @soc: core txrx main context
  1419. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1420. * @ring_desc: opaque pointer to the RX ring descriptor
  1421. * @rx_desc: host rx descriptor
  1422. *
  1423. * Return: void
  1424. */
  1425. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  1426. hal_ring_handle_t hal_ring_hdl,
  1427. hal_ring_desc_t ring_desc,
  1428. struct dp_rx_desc *rx_desc);
  1429. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf);
  1430. #ifdef QCA_PEER_EXT_STATS
  1431. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1432. qdf_nbuf_t nbuf);
  1433. #endif /* QCA_PEER_EXT_STATS */
  1434. #ifdef RX_DESC_DEBUG_CHECK
  1435. /**
  1436. * dp_rx_desc_check_magic() - check the magic value in dp_rx_desc
  1437. * @rx_desc: rx descriptor pointer
  1438. *
  1439. * Return: true, if magic is correct, else false.
  1440. */
  1441. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1442. {
  1443. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC))
  1444. return false;
  1445. rx_desc->magic = 0;
  1446. return true;
  1447. }
  1448. /**
  1449. * dp_rx_desc_prep() - prepare rx desc
  1450. * @rx_desc: rx descriptor pointer to be prepared
  1451. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1452. *
  1453. * Note: assumption is that we are associating a nbuf which is mapped
  1454. *
  1455. * Return: none
  1456. */
  1457. static inline
  1458. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1459. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1460. {
  1461. rx_desc->magic = DP_RX_DESC_MAGIC;
  1462. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1463. rx_desc->unmapped = 0;
  1464. rx_desc->nbuf_data_addr = (uint8_t *)qdf_nbuf_data(rx_desc->nbuf);
  1465. }
  1466. /**
  1467. * dp_rx_desc_frag_prep() - prepare rx desc
  1468. * @rx_desc: rx descriptor pointer to be prepared
  1469. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1470. *
  1471. * Note: assumption is that we frag address is mapped
  1472. *
  1473. * Return: none
  1474. */
  1475. #ifdef DP_RX_MON_MEM_FRAG
  1476. static inline
  1477. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1478. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1479. {
  1480. rx_desc->magic = DP_RX_DESC_MAGIC;
  1481. rx_desc->rx_buf_start =
  1482. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1483. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1484. rx_desc->unmapped = 0;
  1485. }
  1486. #else
  1487. static inline
  1488. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1489. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1490. {
  1491. }
  1492. #endif /* DP_RX_MON_MEM_FRAG */
  1493. /**
  1494. * dp_rx_desc_paddr_sanity_check() - paddr sanity for ring desc vs rx_desc
  1495. * @rx_desc: rx descriptor
  1496. * @ring_paddr: paddr obatined from the ring
  1497. *
  1498. * Returns: QDF_STATUS
  1499. */
  1500. static inline
  1501. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1502. uint64_t ring_paddr)
  1503. {
  1504. return (ring_paddr == qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0));
  1505. }
  1506. #else
  1507. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1508. {
  1509. return true;
  1510. }
  1511. static inline
  1512. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1513. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1514. {
  1515. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1516. rx_desc->unmapped = 0;
  1517. }
  1518. #ifdef DP_RX_MON_MEM_FRAG
  1519. static inline
  1520. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1521. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1522. {
  1523. rx_desc->rx_buf_start =
  1524. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1525. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1526. rx_desc->unmapped = 0;
  1527. }
  1528. #else
  1529. static inline
  1530. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1531. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1532. {
  1533. }
  1534. #endif /* DP_RX_MON_MEM_FRAG */
  1535. static inline
  1536. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1537. uint64_t ring_paddr)
  1538. {
  1539. return true;
  1540. }
  1541. #endif /* RX_DESC_DEBUG_CHECK */
  1542. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  1543. bool is_mon_dest_desc);
  1544. void dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1545. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer,
  1546. uint8_t err_code, uint8_t mac_id);
  1547. #ifndef QCA_MULTIPASS_SUPPORT
  1548. static inline
  1549. bool dp_rx_multipass_process(struct dp_txrx_peer *peer, qdf_nbuf_t nbuf,
  1550. uint8_t tid)
  1551. {
  1552. return false;
  1553. }
  1554. #else
  1555. bool dp_rx_multipass_process(struct dp_txrx_peer *peer, qdf_nbuf_t nbuf,
  1556. uint8_t tid);
  1557. #endif
  1558. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1559. #ifndef WLAN_RX_PKT_CAPTURE_ENH
  1560. static inline
  1561. QDF_STATUS dp_peer_set_rx_capture_enabled(struct dp_pdev *pdev,
  1562. struct dp_peer *peer_handle,
  1563. bool value, uint8_t *mac_addr)
  1564. {
  1565. return QDF_STATUS_SUCCESS;
  1566. }
  1567. #endif
  1568. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1569. /**
  1570. * dp_rx_deliver_to_stack() - deliver pkts to network stack
  1571. * Caller to hold peer refcount and check for valid peer
  1572. * @soc: soc
  1573. * @vdev: vdev
  1574. * @txrx_peer: txrx peer
  1575. * @nbuf_head: skb list head
  1576. * @nbuf_tail: skb list tail
  1577. *
  1578. * Return: QDF_STATUS
  1579. */
  1580. QDF_STATUS dp_rx_deliver_to_stack(struct dp_soc *soc,
  1581. struct dp_vdev *vdev,
  1582. struct dp_txrx_peer *peer,
  1583. qdf_nbuf_t nbuf_head,
  1584. qdf_nbuf_t nbuf_tail);
  1585. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1586. /**
  1587. * dp_rx_eapol_deliver_to_stack() - deliver pkts to network stack
  1588. * caller to hold peer refcount and check for valid peer
  1589. * @soc: soc
  1590. * @vdev: vdev
  1591. * @peer: peer
  1592. * @nbuf_head: skb list head
  1593. * @nbuf_tail: skb list tail
  1594. *
  1595. * return: QDF_STATUS
  1596. */
  1597. QDF_STATUS dp_rx_eapol_deliver_to_stack(struct dp_soc *soc,
  1598. struct dp_vdev *vdev,
  1599. struct dp_txrx_peer *peer,
  1600. qdf_nbuf_t nbuf_head,
  1601. qdf_nbuf_t nbuf_tail);
  1602. #endif
  1603. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1604. #ifdef QCA_OL_RX_LOCK_LESS_ACCESS
  1605. /*
  1606. * dp_rx_ring_access_start()- Wrapper function to log access start of a hal ring
  1607. * @int_ctx: pointer to DP interrupt context
  1608. * @dp_soc - DP soc structure pointer
  1609. * @hal_ring_hdl - HAL ring handle
  1610. *
  1611. * Return: 0 on success; error on failure
  1612. */
  1613. static inline int
  1614. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1615. hal_ring_handle_t hal_ring_hdl)
  1616. {
  1617. return hal_srng_access_start_unlocked(soc->hal_soc, hal_ring_hdl);
  1618. }
  1619. /*
  1620. * dp_rx_ring_access_end()- Wrapper function to log access end of a hal ring
  1621. * @int_ctx: pointer to DP interrupt context
  1622. * @dp_soc - DP soc structure pointer
  1623. * @hal_ring_hdl - HAL ring handle
  1624. *
  1625. * Return - None
  1626. */
  1627. static inline void
  1628. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1629. hal_ring_handle_t hal_ring_hdl)
  1630. {
  1631. hal_srng_access_end_unlocked(soc->hal_soc, hal_ring_hdl);
  1632. }
  1633. #else
  1634. static inline int
  1635. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1636. hal_ring_handle_t hal_ring_hdl)
  1637. {
  1638. return dp_srng_access_start(int_ctx, soc, hal_ring_hdl);
  1639. }
  1640. static inline void
  1641. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1642. hal_ring_handle_t hal_ring_hdl)
  1643. {
  1644. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1645. }
  1646. #endif
  1647. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1648. /*
  1649. * dp_rx_wbm_sg_list_reset() - Initialize sg list
  1650. *
  1651. * This api should be called at soc init and afterevery sg processing.
  1652. *@soc: DP SOC handle
  1653. */
  1654. static inline void dp_rx_wbm_sg_list_reset(struct dp_soc *soc)
  1655. {
  1656. if (soc) {
  1657. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = false;
  1658. soc->wbm_sg_param.wbm_sg_nbuf_head = NULL;
  1659. soc->wbm_sg_param.wbm_sg_nbuf_tail = NULL;
  1660. soc->wbm_sg_param.wbm_sg_desc_msdu_len = 0;
  1661. }
  1662. }
  1663. /*
  1664. * dp_rx_wbm_sg_list_deinit() - De-initialize sg list
  1665. *
  1666. * This api should be called in down path, to avoid any leak.
  1667. *@soc: DP SOC handle
  1668. */
  1669. static inline void dp_rx_wbm_sg_list_deinit(struct dp_soc *soc)
  1670. {
  1671. if (soc) {
  1672. if (soc->wbm_sg_param.wbm_sg_nbuf_head)
  1673. qdf_nbuf_list_free(soc->wbm_sg_param.wbm_sg_nbuf_head);
  1674. dp_rx_wbm_sg_list_reset(soc);
  1675. }
  1676. }
  1677. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1678. #ifdef WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL
  1679. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1680. do { \
  1681. if (!soc->rx_buff_pool[rx_desc->pool_id].is_initialized) { \
  1682. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf); \
  1683. break; \
  1684. } \
  1685. DP_RX_LIST_APPEND(ebuf_head, ebuf_tail, rx_desc->nbuf); \
  1686. if (!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)) { \
  1687. if (!dp_rx_buffer_pool_refill(soc, ebuf_head, \
  1688. rx_desc->pool_id)) \
  1689. DP_RX_MERGE_TWO_LIST(head, tail, \
  1690. ebuf_head, ebuf_tail);\
  1691. ebuf_head = NULL; \
  1692. ebuf_tail = NULL; \
  1693. } \
  1694. } while (0)
  1695. #else
  1696. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1697. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf)
  1698. #endif /* WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL */
  1699. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1700. /*
  1701. * dp_rx_link_desc_refill_duplicate_check() - check if link desc duplicate
  1702. to refill
  1703. * @soc: DP SOC handle
  1704. * @buf_info: the last link desc buf info
  1705. * @ring_buf_info: current buf address pointor including link desc
  1706. *
  1707. * return: none.
  1708. */
  1709. void dp_rx_link_desc_refill_duplicate_check(
  1710. struct dp_soc *soc,
  1711. struct hal_buf_info *buf_info,
  1712. hal_buff_addrinfo_t ring_buf_info);
  1713. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  1714. /**
  1715. * dp_rx_deliver_to_pkt_capture() - deliver rx packet to packet capture
  1716. * @soc : dp_soc handle
  1717. * @pdev: dp_pdev handle
  1718. * @peer_id: peer_id of the peer for which completion came
  1719. * @ppdu_id: ppdu_id
  1720. * @netbuf: Buffer pointer
  1721. *
  1722. * This function is used to deliver rx packet to packet capture
  1723. */
  1724. void dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1725. uint16_t peer_id, uint32_t is_offload,
  1726. qdf_nbuf_t netbuf);
  1727. void dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1728. uint32_t is_offload);
  1729. #else
  1730. static inline void
  1731. dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1732. uint16_t peer_id, uint32_t is_offload,
  1733. qdf_nbuf_t netbuf)
  1734. {
  1735. }
  1736. static inline void
  1737. dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1738. uint32_t is_offload)
  1739. {
  1740. }
  1741. #endif
  1742. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1743. #ifdef FEATURE_MEC
  1744. /**
  1745. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  1746. * back on same vap or a different vap.
  1747. * @soc: core DP main context
  1748. * @peer: dp peer handler
  1749. * @rx_tlv_hdr: start of the rx TLV header
  1750. * @nbuf: pkt buffer
  1751. *
  1752. * Return: bool (true if it is a looped back pkt else false)
  1753. *
  1754. */
  1755. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1756. struct dp_txrx_peer *peer,
  1757. uint8_t *rx_tlv_hdr,
  1758. qdf_nbuf_t nbuf);
  1759. #else
  1760. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1761. struct dp_txrx_peer *peer,
  1762. uint8_t *rx_tlv_hdr,
  1763. qdf_nbuf_t nbuf)
  1764. {
  1765. return false;
  1766. }
  1767. #endif /* FEATURE_MEC */
  1768. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1769. #ifdef RECEIVE_OFFLOAD
  1770. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1771. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt);
  1772. #else
  1773. static inline
  1774. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1775. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  1776. {
  1777. }
  1778. #endif
  1779. void dp_rx_msdu_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1780. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer,
  1781. uint8_t ring_id,
  1782. struct cdp_tid_rx_stats *tid_stats);
  1783. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1784. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  1785. hal_ring_handle_t hal_ring_hdl,
  1786. uint32_t num_entries,
  1787. bool *near_full);
  1788. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1789. void dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1790. hal_ring_desc_t ring_desc);
  1791. #else
  1792. static inline void
  1793. dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1794. hal_ring_desc_t ring_desc)
  1795. {
  1796. }
  1797. #endif
  1798. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1799. #ifdef RX_DESC_SANITY_WAR
  1800. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1801. hal_ring_handle_t hal_ring_hdl,
  1802. hal_ring_desc_t ring_desc,
  1803. struct dp_rx_desc *rx_desc);
  1804. #else
  1805. static inline
  1806. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1807. hal_ring_handle_t hal_ring_hdl,
  1808. hal_ring_desc_t ring_desc,
  1809. struct dp_rx_desc *rx_desc)
  1810. {
  1811. return QDF_STATUS_SUCCESS;
  1812. }
  1813. #endif
  1814. #ifdef DP_RX_DROP_RAW_FRM
  1815. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf);
  1816. #else
  1817. static inline
  1818. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  1819. {
  1820. return false;
  1821. }
  1822. #endif
  1823. #ifdef RX_DESC_DEBUG_CHECK
  1824. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1825. hal_ring_desc_t ring_desc,
  1826. struct dp_rx_desc *rx_desc);
  1827. #else
  1828. static inline
  1829. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1830. hal_ring_desc_t ring_desc,
  1831. struct dp_rx_desc *rx_desc)
  1832. {
  1833. return QDF_STATUS_SUCCESS;
  1834. }
  1835. #endif
  1836. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  1837. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1838. #else
  1839. static inline
  1840. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1841. {
  1842. }
  1843. #endif
  1844. /**
  1845. * dp_rx_cksum_offload() - set the nbuf checksum as defined by hardware.
  1846. * @nbuf: pointer to the first msdu of an amsdu.
  1847. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  1848. *
  1849. * The ipsumed field of the skb is set based on whether HW validated the
  1850. * IP/TCP/UDP checksum.
  1851. *
  1852. * Return: void
  1853. */
  1854. static inline
  1855. void dp_rx_cksum_offload(struct dp_pdev *pdev,
  1856. qdf_nbuf_t nbuf,
  1857. uint8_t *rx_tlv_hdr)
  1858. {
  1859. qdf_nbuf_rx_cksum_t cksum = {0};
  1860. //TODO - Move this to ring desc api
  1861. //HAL_RX_MSDU_DESC_IP_CHKSUM_FAIL_GET
  1862. //HAL_RX_MSDU_DESC_TCP_UDP_CHKSUM_FAIL_GET
  1863. uint32_t ip_csum_err, tcp_udp_csum_er;
  1864. hal_rx_tlv_csum_err_get(pdev->soc->hal_soc, rx_tlv_hdr, &ip_csum_err,
  1865. &tcp_udp_csum_er);
  1866. if (qdf_likely(!ip_csum_err && !tcp_udp_csum_er)) {
  1867. cksum.l4_result = QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  1868. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  1869. } else {
  1870. DP_STATS_INCC(pdev, err.ip_csum_err, 1, ip_csum_err);
  1871. DP_STATS_INCC(pdev, err.tcp_udp_csum_err, 1, tcp_udp_csum_er);
  1872. }
  1873. }
  1874. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1875. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  1876. static inline
  1877. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1878. int max_reap_limit)
  1879. {
  1880. bool limit_hit = false;
  1881. limit_hit =
  1882. (num_reaped >= max_reap_limit) ? true : false;
  1883. if (limit_hit)
  1884. DP_STATS_INC(soc, rx.reap_loop_pkt_limit_hit, 1)
  1885. return limit_hit;
  1886. }
  1887. static inline
  1888. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1889. {
  1890. return soc->wlan_cfg_ctx->rx_enable_eol_data_check;
  1891. }
  1892. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1893. {
  1894. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  1895. return cfg->rx_reap_loop_pkt_limit;
  1896. }
  1897. #else
  1898. static inline
  1899. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1900. int max_reap_limit)
  1901. {
  1902. return false;
  1903. }
  1904. static inline
  1905. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1906. {
  1907. return false;
  1908. }
  1909. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1910. {
  1911. return 0;
  1912. }
  1913. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  1914. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1915. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1916. /**
  1917. * dp_rx_is_list_ready() - Make different lists for 4-address
  1918. and 3-address frames
  1919. * @nbuf_head: skb list head
  1920. * @vdev: vdev
  1921. * @txrx_peer : txrx_peer
  1922. * @peer_id: peer id of new received frame
  1923. * @vdev_id: vdev_id of new received frame
  1924. *
  1925. * Return: true if peer_ids are different.
  1926. */
  1927. static inline bool
  1928. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1929. struct dp_vdev *vdev,
  1930. struct dp_txrx_peer *txrx_peer,
  1931. uint16_t peer_id,
  1932. uint8_t vdev_id)
  1933. {
  1934. if (nbuf_head && txrx_peer && txrx_peer->peer_id != peer_id)
  1935. return true;
  1936. return false;
  1937. }
  1938. #else
  1939. static inline bool
  1940. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1941. struct dp_vdev *vdev,
  1942. struct dp_txrx_peer *txrx_peer,
  1943. uint16_t peer_id,
  1944. uint8_t vdev_id)
  1945. {
  1946. if (nbuf_head && vdev && (vdev->vdev_id != vdev_id))
  1947. return true;
  1948. return false;
  1949. }
  1950. #endif
  1951. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  1952. /**
  1953. * dp_rx_mark_first_packet_after_wow_wakeup - get first packet after wow wakeup
  1954. * @pdev: pointer to dp_pdev structure
  1955. * @rx_tlv: pointer to rx_pkt_tlvs structure
  1956. * @nbuf: pointer to skb buffer
  1957. *
  1958. * Return: None
  1959. */
  1960. void dp_rx_mark_first_packet_after_wow_wakeup(struct dp_pdev *pdev,
  1961. uint8_t *rx_tlv,
  1962. qdf_nbuf_t nbuf);
  1963. #else
  1964. static inline void
  1965. dp_rx_mark_first_packet_after_wow_wakeup(struct dp_pdev *pdev,
  1966. uint8_t *rx_tlv,
  1967. qdf_nbuf_t nbuf)
  1968. {
  1969. }
  1970. #endif
  1971. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  1972. static inline uint8_t
  1973. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1974. {
  1975. return DP_DEFRAG_RBM(soc->wbm_sw0_bm_id);
  1976. }
  1977. static inline uint8_t
  1978. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1979. {
  1980. return DP_WBM2SW_RBM(soc->wbm_sw0_bm_id);
  1981. }
  1982. #else
  1983. static inline uint8_t
  1984. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1985. {
  1986. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1987. uint8_t wbm2_sw_rx_rel_ring_id;
  1988. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1989. return HAL_RX_BUF_RBM_SW_BM(soc->wbm_sw0_bm_id,
  1990. wbm2_sw_rx_rel_ring_id);
  1991. }
  1992. static inline uint8_t
  1993. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1994. {
  1995. return dp_rx_get_rx_bm_id(soc);
  1996. }
  1997. #endif
  1998. static inline uint16_t
  1999. dp_rx_peer_metadata_peer_id_get(struct dp_soc *soc, uint32_t peer_metadata)
  2000. {
  2001. return soc->arch_ops.dp_rx_peer_metadata_peer_id_get(soc,
  2002. peer_metadata);
  2003. }
  2004. /**
  2005. * dp_rx_desc_pool_init_generic() - Generic Rx descriptors initialization
  2006. * @soc: SOC handle
  2007. * @rx_desc_pool: pointer to RX descriptor pool
  2008. * @pool_id: pool ID
  2009. *
  2010. * Return: None
  2011. */
  2012. QDF_STATUS dp_rx_desc_pool_init_generic(struct dp_soc *soc,
  2013. struct rx_desc_pool *rx_desc_pool,
  2014. uint32_t pool_id);
  2015. void dp_rx_desc_pool_deinit_generic(struct dp_soc *soc,
  2016. struct rx_desc_pool *rx_desc_pool,
  2017. uint32_t pool_id);
  2018. /**
  2019. * dp_rx_pkt_tracepoints_enabled() - Get the state of rx pkt tracepoint
  2020. *
  2021. * Return: True if any rx pkt tracepoint is enabled else false
  2022. */
  2023. static inline
  2024. bool dp_rx_pkt_tracepoints_enabled(void)
  2025. {
  2026. return (qdf_trace_dp_rx_tcp_pkt_enabled() ||
  2027. qdf_trace_dp_rx_udp_pkt_enabled() ||
  2028. qdf_trace_dp_rx_pkt_enabled());
  2029. }
  2030. #if defined(QCA_DP_RX_NBUF_NO_MAP_UNMAP) && !defined(BUILD_X86)
  2031. static inline
  2032. QDF_STATUS dp_pdev_rx_buffers_attach_simple(struct dp_soc *soc, uint32_t mac_id,
  2033. struct dp_srng *rxdma_srng,
  2034. struct rx_desc_pool *rx_desc_pool,
  2035. uint32_t num_req_buffers)
  2036. {
  2037. return __dp_pdev_rx_buffers_no_map_attach(soc, mac_id,
  2038. rxdma_srng,
  2039. rx_desc_pool,
  2040. num_req_buffers);
  2041. }
  2042. static inline
  2043. void dp_rx_buffers_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2044. struct dp_srng *rxdma_srng,
  2045. struct rx_desc_pool *rx_desc_pool,
  2046. uint32_t num_req_buffers,
  2047. union dp_rx_desc_list_elem_t **desc_list,
  2048. union dp_rx_desc_list_elem_t **tail)
  2049. {
  2050. __dp_rx_buffers_no_map_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2051. num_req_buffers, desc_list, tail);
  2052. }
  2053. static inline
  2054. void dp_rx_buffers_lt_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2055. struct dp_srng *rxdma_srng,
  2056. struct rx_desc_pool *rx_desc_pool,
  2057. uint32_t num_req_buffers,
  2058. union dp_rx_desc_list_elem_t **desc_list,
  2059. union dp_rx_desc_list_elem_t **tail)
  2060. {
  2061. __dp_rx_buffers_no_map_lt_replenish(soc, mac_id, rxdma_srng,
  2062. rx_desc_pool);
  2063. }
  2064. static inline
  2065. qdf_dma_addr_t dp_rx_nbuf_sync_no_dsb(struct dp_soc *dp_soc,
  2066. qdf_nbuf_t nbuf,
  2067. uint32_t buf_size)
  2068. {
  2069. qdf_nbuf_dma_inv_range_no_dsb((void *)nbuf->data,
  2070. (void *)(nbuf->data + buf_size));
  2071. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  2072. }
  2073. static inline
  2074. qdf_dma_addr_t dp_rx_nbuf_sync(struct dp_soc *dp_soc,
  2075. qdf_nbuf_t nbuf,
  2076. uint32_t buf_size)
  2077. {
  2078. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2079. (void *)(nbuf->data + buf_size));
  2080. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  2081. }
  2082. #if !defined(SPECULATIVE_READ_DISABLED)
  2083. static inline
  2084. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2085. struct dp_rx_desc *rx_desc,
  2086. uint8_t reo_ring_num)
  2087. {
  2088. struct rx_desc_pool *rx_desc_pool;
  2089. qdf_nbuf_t nbuf;
  2090. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2091. nbuf = rx_desc->nbuf;
  2092. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2093. (void *)(nbuf->data + rx_desc_pool->buf_size));
  2094. }
  2095. static inline
  2096. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2097. struct rx_desc_pool *rx_desc_pool,
  2098. qdf_nbuf_t nbuf)
  2099. {
  2100. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2101. (void *)(nbuf->data + rx_desc_pool->buf_size));
  2102. }
  2103. #else
  2104. static inline
  2105. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2106. struct dp_rx_desc *rx_desc,
  2107. uint8_t reo_ring_num)
  2108. {
  2109. }
  2110. static inline
  2111. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2112. struct rx_desc_pool *rx_desc_pool,
  2113. qdf_nbuf_t nbuf)
  2114. {
  2115. }
  2116. #endif
  2117. static inline
  2118. void dp_rx_per_core_stats_update(struct dp_soc *soc, uint8_t ring_id,
  2119. uint32_t bufs_reaped)
  2120. {
  2121. }
  2122. static inline
  2123. qdf_nbuf_t dp_rx_nbuf_alloc(struct dp_soc *soc,
  2124. struct rx_desc_pool *rx_desc_pool)
  2125. {
  2126. return qdf_nbuf_alloc_simple(soc->osdev, rx_desc_pool->buf_size);
  2127. }
  2128. static inline
  2129. void dp_rx_nbuf_free(qdf_nbuf_t nbuf)
  2130. {
  2131. qdf_nbuf_free_simple(nbuf);
  2132. }
  2133. #else
  2134. static inline
  2135. QDF_STATUS dp_pdev_rx_buffers_attach_simple(struct dp_soc *soc, uint32_t mac_id,
  2136. struct dp_srng *rxdma_srng,
  2137. struct rx_desc_pool *rx_desc_pool,
  2138. uint32_t num_req_buffers)
  2139. {
  2140. return dp_pdev_rx_buffers_attach(soc, mac_id,
  2141. rxdma_srng,
  2142. rx_desc_pool,
  2143. num_req_buffers);
  2144. }
  2145. static inline
  2146. void dp_rx_buffers_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2147. struct dp_srng *rxdma_srng,
  2148. struct rx_desc_pool *rx_desc_pool,
  2149. uint32_t num_req_buffers,
  2150. union dp_rx_desc_list_elem_t **desc_list,
  2151. union dp_rx_desc_list_elem_t **tail)
  2152. {
  2153. dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2154. num_req_buffers, desc_list, tail);
  2155. }
  2156. static inline
  2157. void dp_rx_buffers_lt_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2158. struct dp_srng *rxdma_srng,
  2159. struct rx_desc_pool *rx_desc_pool,
  2160. uint32_t num_req_buffers,
  2161. union dp_rx_desc_list_elem_t **desc_list,
  2162. union dp_rx_desc_list_elem_t **tail)
  2163. {
  2164. dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2165. num_req_buffers, desc_list, tail);
  2166. }
  2167. static inline
  2168. qdf_dma_addr_t dp_rx_nbuf_sync_no_dsb(struct dp_soc *dp_soc,
  2169. qdf_nbuf_t nbuf,
  2170. uint32_t buf_size)
  2171. {
  2172. return (qdf_dma_addr_t)NULL;
  2173. }
  2174. static inline
  2175. qdf_dma_addr_t dp_rx_nbuf_sync(struct dp_soc *dp_soc,
  2176. qdf_nbuf_t nbuf,
  2177. uint32_t buf_size)
  2178. {
  2179. return (qdf_dma_addr_t)NULL;
  2180. }
  2181. static inline
  2182. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2183. struct dp_rx_desc *rx_desc,
  2184. uint8_t reo_ring_num)
  2185. {
  2186. struct rx_desc_pool *rx_desc_pool;
  2187. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2188. dp_ipa_reo_ctx_buf_mapping_lock(soc, reo_ring_num);
  2189. dp_ipa_handle_rx_buf_smmu_mapping(soc, rx_desc->nbuf,
  2190. rx_desc_pool->buf_size,
  2191. false);
  2192. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  2193. QDF_DMA_FROM_DEVICE,
  2194. rx_desc_pool->buf_size);
  2195. dp_ipa_reo_ctx_buf_mapping_unlock(soc, reo_ring_num);
  2196. }
  2197. static inline
  2198. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2199. struct rx_desc_pool *rx_desc_pool,
  2200. qdf_nbuf_t nbuf)
  2201. {
  2202. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf, rx_desc_pool->buf_size,
  2203. false);
  2204. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf, QDF_DMA_FROM_DEVICE,
  2205. rx_desc_pool->buf_size);
  2206. }
  2207. static inline
  2208. void dp_rx_per_core_stats_update(struct dp_soc *soc, uint8_t ring_id,
  2209. uint32_t bufs_reaped)
  2210. {
  2211. int cpu_id = qdf_get_cpu();
  2212. DP_STATS_INC(soc, rx.ring_packets[cpu_id][ring_id], bufs_reaped);
  2213. }
  2214. static inline
  2215. qdf_nbuf_t dp_rx_nbuf_alloc(struct dp_soc *soc,
  2216. struct rx_desc_pool *rx_desc_pool)
  2217. {
  2218. return qdf_nbuf_alloc(soc->osdev, rx_desc_pool->buf_size,
  2219. RX_BUFFER_RESERVATION,
  2220. rx_desc_pool->buf_alignment, FALSE);
  2221. }
  2222. static inline
  2223. void dp_rx_nbuf_free(qdf_nbuf_t nbuf)
  2224. {
  2225. qdf_nbuf_free(nbuf);
  2226. }
  2227. #endif
  2228. /**
  2229. * dp_rx_get_txrx_peer_and_vdev() - Get txrx peer and vdev from peer id
  2230. * @nbuf : pointer to the first msdu of an amsdu.
  2231. * @peer_id : Peer id of the peer
  2232. * @txrx_ref_handle : Buffer to save the handle for txrx peer's reference
  2233. * @pkt_capture_offload : Flag indicating if pkt capture offload is needed
  2234. * @vdev : Buffer to hold pointer to vdev
  2235. * @rx_pdev : Buffer to hold pointer to rx pdev
  2236. * @dsf : delay stats flag
  2237. * @old_tid : Old tid
  2238. *
  2239. * Get txrx peer and vdev from peer id
  2240. *
  2241. * Return: Pointer to txrx peer
  2242. */
  2243. static inline struct dp_txrx_peer *
  2244. dp_rx_get_txrx_peer_and_vdev(struct dp_soc *soc,
  2245. qdf_nbuf_t nbuf,
  2246. uint16_t peer_id,
  2247. dp_txrx_ref_handle *txrx_ref_handle,
  2248. bool pkt_capture_offload,
  2249. struct dp_vdev **vdev,
  2250. struct dp_pdev **rx_pdev,
  2251. uint32_t *dsf,
  2252. uint32_t *old_tid)
  2253. {
  2254. struct dp_txrx_peer *txrx_peer = NULL;
  2255. txrx_peer = dp_txrx_peer_get_ref_by_id(soc, peer_id, txrx_ref_handle,
  2256. DP_MOD_ID_RX);
  2257. if (qdf_likely(txrx_peer)) {
  2258. *vdev = txrx_peer->vdev;
  2259. } else {
  2260. nbuf->next = NULL;
  2261. dp_rx_deliver_to_pkt_capture_no_peer(soc, nbuf,
  2262. pkt_capture_offload);
  2263. if (!pkt_capture_offload)
  2264. dp_rx_deliver_to_stack_no_peer(soc, nbuf);
  2265. goto end;
  2266. }
  2267. if (qdf_unlikely(!(*vdev))) {
  2268. qdf_nbuf_free(nbuf);
  2269. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  2270. goto end;
  2271. }
  2272. *rx_pdev = (*vdev)->pdev;
  2273. *dsf = (*rx_pdev)->delay_stats_flag;
  2274. *old_tid = 0xff;
  2275. end:
  2276. return txrx_peer;
  2277. }
  2278. static inline QDF_STATUS
  2279. dp_peer_rx_reorder_queue_setup(struct dp_soc *soc, struct dp_peer *peer,
  2280. int tid, uint32_t ba_window_size)
  2281. {
  2282. return soc->arch_ops.dp_peer_rx_reorder_queue_setup(soc,
  2283. peer, tid,
  2284. ba_window_size);
  2285. }
  2286. #endif /* _DP_RX_H */