dp_be.c 47 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780
  1. /*
  2. * Copyright (c) 2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include <wlan_utility.h>
  20. #include <dp_internal.h>
  21. #include <dp_htt.h>
  22. #include "dp_be.h"
  23. #include "dp_be_tx.h"
  24. #include "dp_be_rx.h"
  25. #if !defined(DISABLE_MON_CONFIG) && defined(QCA_MONITOR_2_0_SUPPORT)
  26. #include "dp_mon_2.0.h"
  27. #endif
  28. #include <hal_be_api.h>
  29. /* Generic AST entry aging timer value */
  30. #define DP_AST_AGING_TIMER_DEFAULT_MS 5000
  31. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  32. #define DP_TX_VDEV_ID_CHECK_ENABLE 0
  33. static struct wlan_cfg_tcl_wbm_ring_num_map g_tcl_wbm_map_array[MAX_TCL_DATA_RINGS] = {
  34. {.tcl_ring_num = 0, .wbm_ring_num = 0, .wbm_rbm_id = HAL_BE_WBM_SW0_BM_ID, .for_ipa = 0},
  35. {1, 4, HAL_BE_WBM_SW4_BM_ID, 0},
  36. {2, 2, HAL_BE_WBM_SW2_BM_ID, 0},
  37. {3, 6, HAL_BE_WBM_SW5_BM_ID, 0},
  38. {4, 7, HAL_BE_WBM_SW6_BM_ID, 0}
  39. };
  40. #else
  41. #define DP_TX_VDEV_ID_CHECK_ENABLE 1
  42. static struct wlan_cfg_tcl_wbm_ring_num_map g_tcl_wbm_map_array[MAX_TCL_DATA_RINGS] = {
  43. {.tcl_ring_num = 0, .wbm_ring_num = 0, .wbm_rbm_id = HAL_BE_WBM_SW0_BM_ID, .for_ipa = 0},
  44. {1, 1, HAL_BE_WBM_SW1_BM_ID, 0},
  45. {2, 2, HAL_BE_WBM_SW2_BM_ID, 0},
  46. {3, 3, HAL_BE_WBM_SW3_BM_ID, 0},
  47. {4, 4, HAL_BE_WBM_SW4_BM_ID, 0}
  48. };
  49. #endif
  50. static void dp_soc_cfg_attach_be(struct dp_soc *soc)
  51. {
  52. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  53. wlan_cfg_set_rx_rel_ring_id(soc_cfg_ctx, WBM2SW_REL_ERR_RING_NUM);
  54. soc->wlan_cfg_ctx->tcl_wbm_map_array = g_tcl_wbm_map_array;
  55. /* this is used only when dmac mode is enabled */
  56. soc->num_rx_refill_buf_rings = 1;
  57. soc->wlan_cfg_ctx->notify_frame_support =
  58. DP_MARK_NOTIFY_FRAME_SUPPORT;
  59. }
  60. qdf_size_t dp_get_context_size_be(enum dp_context_type context_type)
  61. {
  62. switch (context_type) {
  63. case DP_CONTEXT_TYPE_SOC:
  64. return sizeof(struct dp_soc_be);
  65. case DP_CONTEXT_TYPE_PDEV:
  66. return sizeof(struct dp_pdev_be);
  67. case DP_CONTEXT_TYPE_VDEV:
  68. return sizeof(struct dp_vdev_be);
  69. case DP_CONTEXT_TYPE_PEER:
  70. return sizeof(struct dp_peer_be);
  71. default:
  72. return 0;
  73. }
  74. }
  75. #if !defined(DISABLE_MON_CONFIG) && defined(QCA_MONITOR_2_0_SUPPORT)
  76. qdf_size_t dp_mon_get_context_size_be(enum dp_context_type context_type)
  77. {
  78. switch (context_type) {
  79. case DP_CONTEXT_TYPE_MON_SOC:
  80. return sizeof(struct dp_mon_soc_be);
  81. case DP_CONTEXT_TYPE_MON_PDEV:
  82. return sizeof(struct dp_mon_pdev_be);
  83. default:
  84. return 0;
  85. }
  86. }
  87. #else
  88. qdf_size_t dp_mon_get_context_size_be(enum dp_context_type context_type)
  89. {
  90. switch (context_type) {
  91. case DP_CONTEXT_TYPE_MON_SOC:
  92. return sizeof(struct dp_mon_soc);
  93. case DP_CONTEXT_TYPE_MON_PDEV:
  94. return sizeof(struct dp_mon_pdev);
  95. default:
  96. return 0;
  97. }
  98. }
  99. #endif
  100. #ifdef DP_FEATURE_HW_COOKIE_CONVERSION
  101. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  102. /**
  103. * dp_cc_wbm_sw_en_cfg() - configure HW cookie conversion enablement
  104. per wbm2sw ring
  105. * @cc_cfg: HAL HW cookie conversion configuration structure pointer
  106. *
  107. * Return: None
  108. */
  109. static inline
  110. void dp_cc_wbm_sw_en_cfg(struct hal_hw_cc_config *cc_cfg)
  111. {
  112. cc_cfg->wbm2sw6_cc_en = 1;
  113. cc_cfg->wbm2sw5_cc_en = 1;
  114. cc_cfg->wbm2sw4_cc_en = 1;
  115. cc_cfg->wbm2sw3_cc_en = 1;
  116. cc_cfg->wbm2sw2_cc_en = 1;
  117. /* disable wbm2sw1 hw cc as it's for FW */
  118. cc_cfg->wbm2sw1_cc_en = 0;
  119. cc_cfg->wbm2sw0_cc_en = 1;
  120. cc_cfg->wbm2fw_cc_en = 0;
  121. }
  122. #else
  123. static inline
  124. void dp_cc_wbm_sw_en_cfg(struct hal_hw_cc_config *cc_cfg)
  125. {
  126. cc_cfg->wbm2sw6_cc_en = 1;
  127. cc_cfg->wbm2sw5_cc_en = 1;
  128. cc_cfg->wbm2sw4_cc_en = 1;
  129. cc_cfg->wbm2sw3_cc_en = 1;
  130. cc_cfg->wbm2sw2_cc_en = 1;
  131. cc_cfg->wbm2sw1_cc_en = 1;
  132. cc_cfg->wbm2sw0_cc_en = 1;
  133. cc_cfg->wbm2fw_cc_en = 0;
  134. }
  135. #endif
  136. #if defined(WLAN_SUPPORT_RX_FISA)
  137. static QDF_STATUS dp_fisa_fst_cmem_addr_init(struct dp_soc *soc)
  138. {
  139. dp_info("cmem base 0x%llx, total size 0x%llx avail_size 0x%llx",
  140. soc->cmem_base, soc->cmem_total_size, soc->cmem_avail_size);
  141. /* get CMEM for cookie conversion */
  142. if (soc->cmem_avail_size < DP_CMEM_FST_SIZE) {
  143. dp_err("cmem_size 0x%llx bytes < 16K", soc->cmem_avail_size);
  144. return QDF_STATUS_E_NOMEM;
  145. }
  146. soc->fst_cmem_size = DP_CMEM_FST_SIZE;
  147. soc->fst_cmem_base = soc->cmem_base +
  148. (soc->cmem_total_size - soc->cmem_avail_size);
  149. soc->cmem_avail_size -= soc->fst_cmem_size;
  150. dp_info("fst_cmem_base 0x%llx, fst_cmem_size 0x%llx",
  151. soc->fst_cmem_base, soc->fst_cmem_size);
  152. return QDF_STATUS_SUCCESS;
  153. }
  154. #else /* !WLAN_SUPPORT_RX_FISA */
  155. static QDF_STATUS dp_fisa_fst_cmem_addr_init(struct dp_soc *soc)
  156. {
  157. return QDF_STATUS_SUCCESS;
  158. }
  159. #endif
  160. /**
  161. * dp_cc_reg_cfg_init() - initialize and configure HW cookie
  162. conversion register
  163. * @soc: SOC handle
  164. * @is_4k_align: page address 4k alignd
  165. *
  166. * Return: None
  167. */
  168. static void dp_cc_reg_cfg_init(struct dp_soc *soc,
  169. bool is_4k_align)
  170. {
  171. struct hal_hw_cc_config cc_cfg = { 0 };
  172. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  173. if (soc->cdp_soc.ol_ops->get_con_mode &&
  174. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_FTM_MODE)
  175. return;
  176. if (!soc->wlan_cfg_ctx->hw_cc_enabled) {
  177. dp_info("INI skip HW CC register setting");
  178. return;
  179. }
  180. cc_cfg.lut_base_addr_31_0 = be_soc->cc_cmem_base;
  181. cc_cfg.cc_global_en = true;
  182. cc_cfg.page_4k_align = is_4k_align;
  183. cc_cfg.cookie_offset_msb = DP_CC_DESC_ID_SPT_VA_OS_MSB;
  184. cc_cfg.cookie_page_msb = DP_CC_DESC_ID_PPT_PAGE_OS_MSB;
  185. /* 36th bit should be 1 then HW know this is CMEM address */
  186. cc_cfg.lut_base_addr_39_32 = 0x10;
  187. cc_cfg.error_path_cookie_conv_en = true;
  188. cc_cfg.release_path_cookie_conv_en = true;
  189. dp_cc_wbm_sw_en_cfg(&cc_cfg);
  190. hal_cookie_conversion_reg_cfg_be(soc->hal_soc, &cc_cfg);
  191. }
  192. /**
  193. * dp_hw_cc_cmem_write() - DP wrapper function for CMEM buffer writing
  194. * @hal_soc_hdl: HAL SOC handle
  195. * @offset: CMEM address
  196. * @value: value to write
  197. *
  198. * Return: None.
  199. */
  200. static inline void dp_hw_cc_cmem_write(hal_soc_handle_t hal_soc_hdl,
  201. uint32_t offset,
  202. uint32_t value)
  203. {
  204. hal_cmem_write(hal_soc_hdl, offset, value);
  205. }
  206. /**
  207. * dp_hw_cc_cmem_addr_init() - Check and initialize CMEM base address for
  208. HW cookie conversion
  209. * @soc: SOC handle
  210. * @cc_ctx: cookie conversion context pointer
  211. *
  212. * Return: 0 in case of success, else error value
  213. */
  214. static inline QDF_STATUS dp_hw_cc_cmem_addr_init(struct dp_soc *soc)
  215. {
  216. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  217. dp_info("cmem base 0x%llx, total size 0x%llx avail_size 0x%llx",
  218. soc->cmem_base, soc->cmem_total_size, soc->cmem_avail_size);
  219. /* get CMEM for cookie conversion */
  220. if (soc->cmem_avail_size < DP_CC_PPT_MEM_SIZE) {
  221. dp_err("cmem_size 0x%llx bytes < 4K", soc->cmem_avail_size);
  222. return QDF_STATUS_E_RESOURCES;
  223. }
  224. be_soc->cc_cmem_base = (uint32_t)(soc->cmem_base +
  225. DP_CC_MEM_OFFSET_IN_CMEM);
  226. soc->cmem_avail_size -= DP_CC_PPT_MEM_SIZE;
  227. dp_info("cc_cmem_base 0x%x, cmem_avail_size 0x%llx",
  228. be_soc->cc_cmem_base, soc->cmem_avail_size);
  229. return QDF_STATUS_SUCCESS;
  230. }
  231. static QDF_STATUS dp_get_cmem_allocation(struct dp_soc *soc,
  232. uint8_t for_feature)
  233. {
  234. QDF_STATUS status = QDF_STATUS_E_NOMEM;
  235. switch (for_feature) {
  236. case COOKIE_CONVERSION:
  237. status = dp_hw_cc_cmem_addr_init(soc);
  238. break;
  239. case FISA_FST:
  240. status = dp_fisa_fst_cmem_addr_init(soc);
  241. break;
  242. default:
  243. dp_err("Invalid CMEM request");
  244. }
  245. return status;
  246. }
  247. #else
  248. static inline void dp_cc_reg_cfg_init(struct dp_soc *soc,
  249. bool is_4k_align) {}
  250. static inline void dp_hw_cc_cmem_write(hal_soc_handle_t hal_soc_hdl,
  251. uint32_t offset,
  252. uint32_t value)
  253. { }
  254. static inline QDF_STATUS dp_hw_cc_cmem_addr_init(struct dp_soc *soc)
  255. {
  256. return QDF_STATUS_SUCCESS;
  257. }
  258. static QDF_STATUS dp_get_cmem_allocation(struct dp_soc *soc,
  259. uint8_t for_feature)
  260. {
  261. return QDF_STATUS_SUCCESS;
  262. }
  263. #endif
  264. QDF_STATUS
  265. dp_hw_cookie_conversion_attach(struct dp_soc_be *be_soc,
  266. struct dp_hw_cookie_conversion_t *cc_ctx,
  267. uint32_t num_descs,
  268. enum dp_desc_type desc_type,
  269. uint8_t desc_pool_id)
  270. {
  271. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  272. uint32_t num_spt_pages, i = 0;
  273. struct dp_spt_page_desc *spt_desc;
  274. struct qdf_mem_dma_page_t *dma_page;
  275. uint8_t chip_id;
  276. /* estimate how many SPT DDR pages needed */
  277. num_spt_pages = num_descs / DP_CC_SPT_PAGE_MAX_ENTRIES;
  278. num_spt_pages = num_spt_pages <= DP_CC_PPT_MAX_ENTRIES ?
  279. num_spt_pages : DP_CC_PPT_MAX_ENTRIES;
  280. dp_info("num_spt_pages needed %d", num_spt_pages);
  281. dp_desc_multi_pages_mem_alloc(soc, DP_HW_CC_SPT_PAGE_TYPE,
  282. &cc_ctx->page_pool, qdf_page_size,
  283. num_spt_pages, 0, false);
  284. if (!cc_ctx->page_pool.dma_pages) {
  285. dp_err("spt ddr pages allocation failed");
  286. return QDF_STATUS_E_RESOURCES;
  287. }
  288. cc_ctx->page_desc_base = qdf_mem_malloc(
  289. num_spt_pages * sizeof(struct dp_spt_page_desc));
  290. if (!cc_ctx->page_desc_base) {
  291. dp_err("spt page descs allocation failed");
  292. goto fail_0;
  293. }
  294. chip_id = dp_mlo_get_chip_id(soc);
  295. cc_ctx->cmem_offset = dp_desc_pool_get_cmem_base(chip_id, desc_pool_id,
  296. desc_type);
  297. /* initial page desc */
  298. spt_desc = cc_ctx->page_desc_base;
  299. dma_page = cc_ctx->page_pool.dma_pages;
  300. while (i < num_spt_pages) {
  301. /* check if page address 4K aligned */
  302. if (qdf_unlikely(dma_page[i].page_p_addr & 0xFFF)) {
  303. dp_err("non-4k aligned pages addr %pK",
  304. (void *)dma_page[i].page_p_addr);
  305. goto fail_1;
  306. }
  307. spt_desc[i].page_v_addr =
  308. dma_page[i].page_v_addr_start;
  309. spt_desc[i].page_p_addr =
  310. dma_page[i].page_p_addr;
  311. i++;
  312. }
  313. cc_ctx->total_page_num = num_spt_pages;
  314. qdf_spinlock_create(&cc_ctx->cc_lock);
  315. return QDF_STATUS_SUCCESS;
  316. fail_1:
  317. qdf_mem_free(cc_ctx->page_desc_base);
  318. fail_0:
  319. dp_desc_multi_pages_mem_free(soc, DP_HW_CC_SPT_PAGE_TYPE,
  320. &cc_ctx->page_pool, 0, false);
  321. return QDF_STATUS_E_FAILURE;
  322. }
  323. QDF_STATUS
  324. dp_hw_cookie_conversion_detach(struct dp_soc_be *be_soc,
  325. struct dp_hw_cookie_conversion_t *cc_ctx)
  326. {
  327. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  328. qdf_mem_free(cc_ctx->page_desc_base);
  329. dp_desc_multi_pages_mem_free(soc, DP_HW_CC_SPT_PAGE_TYPE,
  330. &cc_ctx->page_pool, 0, false);
  331. qdf_spinlock_destroy(&cc_ctx->cc_lock);
  332. return QDF_STATUS_SUCCESS;
  333. }
  334. QDF_STATUS
  335. dp_hw_cookie_conversion_init(struct dp_soc_be *be_soc,
  336. struct dp_hw_cookie_conversion_t *cc_ctx)
  337. {
  338. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  339. uint32_t i = 0;
  340. struct dp_spt_page_desc *spt_desc;
  341. uint32_t ppt_index;
  342. uint32_t ppt_id_start;
  343. if (!cc_ctx->total_page_num) {
  344. dp_err("total page num is 0");
  345. return QDF_STATUS_E_INVAL;
  346. }
  347. ppt_id_start = DP_CMEM_OFFSET_TO_PPT_ID(cc_ctx->cmem_offset);
  348. spt_desc = cc_ctx->page_desc_base;
  349. while (i < cc_ctx->total_page_num) {
  350. /* write page PA to CMEM */
  351. dp_hw_cc_cmem_write(soc->hal_soc,
  352. (cc_ctx->cmem_offset + be_soc->cc_cmem_base
  353. + (i * DP_CC_PPT_ENTRY_SIZE_4K_ALIGNED)),
  354. (spt_desc[i].page_p_addr >>
  355. DP_CC_PPT_ENTRY_HW_APEND_BITS_4K_ALIGNED));
  356. ppt_index = ppt_id_start + i;
  357. if (ppt_index >= DP_CC_PPT_MAX_ENTRIES)
  358. qdf_assert_always(0);
  359. spt_desc[i].ppt_index = ppt_index;
  360. be_soc->page_desc_base[ppt_index].page_v_addr =
  361. spt_desc[i].page_v_addr;
  362. i++;
  363. }
  364. return QDF_STATUS_SUCCESS;
  365. }
  366. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  367. QDF_STATUS
  368. dp_hw_cookie_conversion_deinit(struct dp_soc_be *be_soc,
  369. struct dp_hw_cookie_conversion_t *cc_ctx)
  370. {
  371. uint32_t ppt_index;
  372. struct dp_spt_page_desc *spt_desc;
  373. int i = 0;
  374. spt_desc = cc_ctx->page_desc_base;
  375. while (i < cc_ctx->total_page_num) {
  376. ppt_index = spt_desc[i].ppt_index;
  377. be_soc->page_desc_base[ppt_index].page_v_addr = NULL;
  378. i++;
  379. }
  380. return QDF_STATUS_SUCCESS;
  381. }
  382. #else
  383. QDF_STATUS
  384. dp_hw_cookie_conversion_deinit(struct dp_soc_be *be_soc,
  385. struct dp_hw_cookie_conversion_t *cc_ctx)
  386. {
  387. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  388. uint32_t ppt_index;
  389. struct dp_spt_page_desc *spt_desc;
  390. int i = 0;
  391. spt_desc = cc_ctx->page_desc_base;
  392. while (i < cc_ctx->total_page_num) {
  393. /* reset PA in CMEM to NULL */
  394. dp_hw_cc_cmem_write(soc->hal_soc,
  395. (cc_ctx->cmem_offset + be_soc->cc_cmem_base
  396. + (i * DP_CC_PPT_ENTRY_SIZE_4K_ALIGNED)),
  397. 0);
  398. ppt_index = spt_desc[i].ppt_index;
  399. be_soc->page_desc_base[ppt_index].page_v_addr = NULL;
  400. i++;
  401. }
  402. return QDF_STATUS_SUCCESS;
  403. }
  404. #endif
  405. static QDF_STATUS dp_soc_detach_be(struct dp_soc *soc)
  406. {
  407. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  408. int i = 0;
  409. for (i = 0; i < MAX_TXDESC_POOLS; i++)
  410. dp_hw_cookie_conversion_detach(be_soc,
  411. &be_soc->tx_cc_ctx[i]);
  412. for (i = 0; i < MAX_RXDESC_POOLS; i++)
  413. dp_hw_cookie_conversion_detach(be_soc,
  414. &be_soc->rx_cc_ctx[i]);
  415. qdf_mem_free(be_soc->page_desc_base);
  416. be_soc->page_desc_base = NULL;
  417. return QDF_STATUS_SUCCESS;
  418. }
  419. #ifdef WLAN_MLO_MULTI_CHIP
  420. #ifdef WLAN_MCAST_MLO
  421. static inline void
  422. dp_mlo_mcast_init(struct dp_soc *soc, struct dp_vdev *vdev)
  423. {
  424. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  425. be_vdev->mcast_primary = false;
  426. be_vdev->seq_num = 0;
  427. dp_tx_mcast_mlo_reinject_routing_set(soc,
  428. (void *)&be_vdev->mcast_primary);
  429. if (vdev->opmode == wlan_op_mode_ap) {
  430. if (vdev->mlo_vdev)
  431. hal_tx_vdev_mcast_ctrl_set(vdev->pdev->soc->hal_soc,
  432. vdev->vdev_id,
  433. HAL_TX_MCAST_CTRL_DROP);
  434. else
  435. hal_tx_vdev_mcast_ctrl_set(vdev->pdev->soc->hal_soc,
  436. vdev->vdev_id,
  437. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  438. }
  439. }
  440. static inline void
  441. dp_mlo_mcast_deinit(struct dp_soc *soc, struct dp_vdev *vdev)
  442. {
  443. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  444. be_vdev->seq_num = 0;
  445. be_vdev->mcast_primary = false;
  446. vdev->mlo_vdev = false;
  447. }
  448. #else
  449. static inline void
  450. dp_mlo_mcast_init(struct dp_soc *soc, struct dp_vdev *vdev)
  451. {
  452. }
  453. static inline void
  454. dp_mlo_mcast_deinit(struct dp_soc *soc, struct dp_vdev *vdev)
  455. {
  456. }
  457. #endif
  458. static void dp_mlo_init_ptnr_list(struct dp_vdev *vdev)
  459. {
  460. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  461. qdf_mem_set(be_vdev->partner_vdev_list,
  462. WLAN_MAX_MLO_CHIPS * WLAN_MAX_MLO_LINKS_PER_SOC,
  463. CDP_INVALID_VDEV_ID);
  464. }
  465. static void dp_get_rx_hash_key_be(struct dp_soc *soc,
  466. struct cdp_lro_hash_config *lro_hash)
  467. {
  468. dp_mlo_get_rx_hash_key(soc, lro_hash);
  469. }
  470. #else
  471. static inline void
  472. dp_mlo_mcast_init(struct dp_soc *soc, struct dp_vdev *vdev)
  473. {
  474. }
  475. static inline void
  476. dp_mlo_mcast_deinit(struct dp_soc *soc, struct dp_vdev *vdev)
  477. {
  478. }
  479. static void dp_mlo_init_ptnr_list(struct dp_vdev *vdev)
  480. {
  481. }
  482. static void dp_get_rx_hash_key_be(struct dp_soc *soc,
  483. struct cdp_lro_hash_config *lro_hash)
  484. {
  485. dp_get_rx_hash_key_bytes(lro_hash);
  486. }
  487. #endif
  488. static QDF_STATUS dp_soc_attach_be(struct dp_soc *soc,
  489. struct cdp_soc_attach_params *params)
  490. {
  491. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  492. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  493. uint32_t max_tx_rx_desc_num, num_spt_pages;
  494. uint32_t num_entries;
  495. int i = 0;
  496. max_tx_rx_desc_num = WLAN_CFG_NUM_TX_DESC_MAX * MAX_TXDESC_POOLS +
  497. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX * MAX_RXDESC_POOLS;
  498. /* estimate how many SPT DDR pages needed */
  499. num_spt_pages = max_tx_rx_desc_num / DP_CC_SPT_PAGE_MAX_ENTRIES;
  500. num_spt_pages = num_spt_pages <= DP_CC_PPT_MAX_ENTRIES ?
  501. num_spt_pages : DP_CC_PPT_MAX_ENTRIES;
  502. be_soc->page_desc_base = qdf_mem_malloc(
  503. DP_CC_PPT_MAX_ENTRIES * sizeof(struct dp_spt_page_desc));
  504. if (!be_soc->page_desc_base) {
  505. dp_err("spt page descs allocation failed");
  506. return QDF_STATUS_E_NOMEM;
  507. }
  508. soc->wbm_sw0_bm_id = hal_tx_get_wbm_sw0_bm_id();
  509. qdf_status = dp_get_cmem_allocation(soc, COOKIE_CONVERSION);
  510. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  511. goto fail;
  512. dp_soc_mlo_fill_params(soc, params);
  513. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  514. num_entries = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  515. qdf_status =
  516. dp_hw_cookie_conversion_attach(be_soc,
  517. &be_soc->tx_cc_ctx[i],
  518. num_entries,
  519. DP_TX_DESC_TYPE, i);
  520. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  521. goto fail;
  522. }
  523. qdf_status = dp_get_cmem_allocation(soc, FISA_FST);
  524. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  525. goto fail;
  526. for (i = 0; i < MAX_RXDESC_POOLS; i++) {
  527. num_entries =
  528. wlan_cfg_get_dp_soc_rx_sw_desc_num(soc->wlan_cfg_ctx);
  529. qdf_status =
  530. dp_hw_cookie_conversion_attach(be_soc,
  531. &be_soc->rx_cc_ctx[i],
  532. num_entries,
  533. DP_RX_DESC_BUF_TYPE, i);
  534. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  535. goto fail;
  536. }
  537. return qdf_status;
  538. fail:
  539. dp_soc_detach_be(soc);
  540. return qdf_status;
  541. }
  542. static QDF_STATUS dp_soc_deinit_be(struct dp_soc *soc)
  543. {
  544. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  545. int i = 0;
  546. dp_tx_deinit_bank_profiles(be_soc);
  547. for (i = 0; i < MAX_TXDESC_POOLS; i++)
  548. dp_hw_cookie_conversion_deinit(be_soc,
  549. &be_soc->tx_cc_ctx[i]);
  550. for (i = 0; i < MAX_RXDESC_POOLS; i++)
  551. dp_hw_cookie_conversion_deinit(be_soc,
  552. &be_soc->rx_cc_ctx[i]);
  553. return QDF_STATUS_SUCCESS;
  554. }
  555. static QDF_STATUS dp_soc_init_be(struct dp_soc *soc)
  556. {
  557. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  558. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  559. int i = 0;
  560. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  561. qdf_status =
  562. dp_hw_cookie_conversion_init(be_soc,
  563. &be_soc->tx_cc_ctx[i]);
  564. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  565. goto fail;
  566. }
  567. for (i = 0; i < MAX_RXDESC_POOLS; i++) {
  568. qdf_status =
  569. dp_hw_cookie_conversion_init(be_soc,
  570. &be_soc->rx_cc_ctx[i]);
  571. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  572. goto fail;
  573. }
  574. /* route vdev_id mismatch notification via FW completion */
  575. hal_tx_vdev_mismatch_routing_set(soc->hal_soc,
  576. HAL_TX_VDEV_MISMATCH_FW_NOTIFY);
  577. qdf_status = dp_tx_init_bank_profiles(be_soc);
  578. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  579. goto fail;
  580. /* write WBM/REO cookie conversion CFG register */
  581. dp_cc_reg_cfg_init(soc, true);
  582. return qdf_status;
  583. fail:
  584. dp_soc_deinit_be(soc);
  585. return qdf_status;
  586. }
  587. static QDF_STATUS dp_pdev_attach_be(struct dp_pdev *pdev,
  588. struct cdp_pdev_attach_params *params)
  589. {
  590. dp_pdev_mlo_fill_params(pdev, params);
  591. return QDF_STATUS_SUCCESS;
  592. }
  593. static QDF_STATUS dp_pdev_detach_be(struct dp_pdev *pdev)
  594. {
  595. return QDF_STATUS_SUCCESS;
  596. }
  597. static QDF_STATUS dp_vdev_attach_be(struct dp_soc *soc, struct dp_vdev *vdev)
  598. {
  599. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  600. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  601. struct dp_pdev *pdev = vdev->pdev;
  602. if (vdev->opmode == wlan_op_mode_monitor)
  603. return QDF_STATUS_SUCCESS;
  604. be_vdev->vdev_id_check_en = DP_TX_VDEV_ID_CHECK_ENABLE;
  605. be_vdev->bank_id = dp_tx_get_bank_profile(be_soc, be_vdev);
  606. if (be_vdev->bank_id == DP_BE_INVALID_BANK_ID) {
  607. QDF_BUG(0);
  608. return QDF_STATUS_E_FAULT;
  609. }
  610. if (vdev->opmode == wlan_op_mode_sta) {
  611. if (soc->cdp_soc.ol_ops->set_mec_timer)
  612. soc->cdp_soc.ol_ops->set_mec_timer(
  613. soc->ctrl_psoc,
  614. vdev->vdev_id,
  615. DP_AST_AGING_TIMER_DEFAULT_MS);
  616. if (pdev->isolation)
  617. hal_tx_vdev_mcast_ctrl_set(soc->hal_soc, vdev->vdev_id,
  618. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  619. else
  620. hal_tx_vdev_mcast_ctrl_set(soc->hal_soc, vdev->vdev_id,
  621. HAL_TX_MCAST_CTRL_MEC_NOTIFY);
  622. }
  623. dp_mlo_mcast_init(soc, vdev);
  624. dp_mlo_init_ptnr_list(vdev);
  625. return QDF_STATUS_SUCCESS;
  626. }
  627. static QDF_STATUS dp_vdev_detach_be(struct dp_soc *soc, struct dp_vdev *vdev)
  628. {
  629. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  630. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  631. if (vdev->opmode == wlan_op_mode_monitor)
  632. return QDF_STATUS_SUCCESS;
  633. if (vdev->opmode == wlan_op_mode_ap)
  634. dp_mlo_mcast_deinit(soc, vdev);
  635. dp_tx_put_bank_profile(be_soc, be_vdev);
  636. dp_clr_mlo_ptnr_list(soc, vdev);
  637. return QDF_STATUS_SUCCESS;
  638. }
  639. qdf_size_t dp_get_soc_context_size_be(void)
  640. {
  641. return sizeof(struct dp_soc_be);
  642. }
  643. #ifdef NO_RX_PKT_HDR_TLV
  644. /**
  645. * dp_rxdma_ring_sel_cfg_be() - Setup RXDMA ring config
  646. * @soc: Common DP soc handle
  647. *
  648. * Return: QDF_STATUS
  649. */
  650. static QDF_STATUS
  651. dp_rxdma_ring_sel_cfg_be(struct dp_soc *soc)
  652. {
  653. int i;
  654. int mac_id;
  655. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  656. struct dp_srng *rx_mac_srng;
  657. QDF_STATUS status = QDF_STATUS_SUCCESS;
  658. /*
  659. * In Beryllium chipset msdu_start, mpdu_end
  660. * and rx_attn are part of msdu_end/mpdu_start
  661. */
  662. htt_tlv_filter.msdu_start = 0;
  663. htt_tlv_filter.mpdu_end = 0;
  664. htt_tlv_filter.attention = 0;
  665. htt_tlv_filter.mpdu_start = 1;
  666. htt_tlv_filter.msdu_end = 1;
  667. htt_tlv_filter.packet = 1;
  668. htt_tlv_filter.packet_header = 1;
  669. htt_tlv_filter.ppdu_start = 0;
  670. htt_tlv_filter.ppdu_end = 0;
  671. htt_tlv_filter.ppdu_end_user_stats = 0;
  672. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  673. htt_tlv_filter.ppdu_end_status_done = 0;
  674. htt_tlv_filter.enable_fp = 1;
  675. htt_tlv_filter.enable_md = 0;
  676. htt_tlv_filter.enable_md = 0;
  677. htt_tlv_filter.enable_mo = 0;
  678. htt_tlv_filter.fp_mgmt_filter = 0;
  679. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  680. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  681. FILTER_DATA_MCAST |
  682. FILTER_DATA_DATA);
  683. htt_tlv_filter.mo_mgmt_filter = 0;
  684. htt_tlv_filter.mo_ctrl_filter = 0;
  685. htt_tlv_filter.mo_data_filter = 0;
  686. htt_tlv_filter.md_data_filter = 0;
  687. htt_tlv_filter.offset_valid = true;
  688. /* Not subscribing to mpdu_end, msdu_start and rx_attn */
  689. htt_tlv_filter.rx_mpdu_end_offset = 0;
  690. htt_tlv_filter.rx_msdu_start_offset = 0;
  691. htt_tlv_filter.rx_attn_offset = 0;
  692. htt_tlv_filter.rx_packet_offset = soc->rx_pkt_tlv_size;
  693. /*Not subscribing rx_pkt_header*/
  694. htt_tlv_filter.rx_header_offset = 0;
  695. htt_tlv_filter.rx_mpdu_start_offset =
  696. hal_rx_mpdu_start_offset_get(soc->hal_soc);
  697. htt_tlv_filter.rx_msdu_end_offset =
  698. hal_rx_msdu_end_offset_get(soc->hal_soc);
  699. for (i = 0; i < MAX_PDEV_CNT; i++) {
  700. struct dp_pdev *pdev = soc->pdev_list[i];
  701. if (!pdev)
  702. continue;
  703. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  704. int mac_for_pdev =
  705. dp_get_mac_id_for_pdev(mac_id, pdev->pdev_id);
  706. /*
  707. * Obtain lmac id from pdev to access the LMAC ring
  708. * in soc context
  709. */
  710. int lmac_id =
  711. dp_get_lmac_id_for_pdev_id(soc, mac_id,
  712. pdev->pdev_id);
  713. rx_mac_srng = dp_get_rxdma_ring(pdev, lmac_id);
  714. if (!rx_mac_srng->hal_srng)
  715. continue;
  716. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  717. rx_mac_srng->hal_srng,
  718. RXDMA_BUF, RX_DATA_BUFFER_SIZE,
  719. &htt_tlv_filter);
  720. }
  721. }
  722. return status;
  723. }
  724. #else
  725. /**
  726. * dp_rxdma_ring_sel_cfg_be() - Setup RXDMA ring config
  727. * @soc: Common DP soc handle
  728. *
  729. * Return: QDF_STATUS
  730. */
  731. static QDF_STATUS
  732. dp_rxdma_ring_sel_cfg_be(struct dp_soc *soc)
  733. {
  734. int i;
  735. int mac_id;
  736. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  737. struct dp_srng *rx_mac_srng;
  738. QDF_STATUS status = QDF_STATUS_SUCCESS;
  739. /*
  740. * In Beryllium chipset msdu_start, mpdu_end
  741. * and rx_attn are part of msdu_end/mpdu_start
  742. */
  743. htt_tlv_filter.msdu_start = 0;
  744. htt_tlv_filter.mpdu_end = 0;
  745. htt_tlv_filter.attention = 0;
  746. htt_tlv_filter.mpdu_start = 1;
  747. htt_tlv_filter.msdu_end = 1;
  748. htt_tlv_filter.packet = 1;
  749. htt_tlv_filter.packet_header = 1;
  750. htt_tlv_filter.ppdu_start = 0;
  751. htt_tlv_filter.ppdu_end = 0;
  752. htt_tlv_filter.ppdu_end_user_stats = 0;
  753. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  754. htt_tlv_filter.ppdu_end_status_done = 0;
  755. htt_tlv_filter.enable_fp = 1;
  756. htt_tlv_filter.enable_md = 0;
  757. htt_tlv_filter.enable_md = 0;
  758. htt_tlv_filter.enable_mo = 0;
  759. htt_tlv_filter.fp_mgmt_filter = 0;
  760. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  761. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  762. FILTER_DATA_MCAST |
  763. FILTER_DATA_DATA);
  764. htt_tlv_filter.mo_mgmt_filter = 0;
  765. htt_tlv_filter.mo_ctrl_filter = 0;
  766. htt_tlv_filter.mo_data_filter = 0;
  767. htt_tlv_filter.md_data_filter = 0;
  768. htt_tlv_filter.offset_valid = true;
  769. /* Not subscribing to mpdu_end, msdu_start and rx_attn */
  770. htt_tlv_filter.rx_mpdu_end_offset = 0;
  771. htt_tlv_filter.rx_msdu_start_offset = 0;
  772. htt_tlv_filter.rx_attn_offset = 0;
  773. htt_tlv_filter.rx_packet_offset = soc->rx_pkt_tlv_size;
  774. htt_tlv_filter.rx_header_offset =
  775. hal_rx_pkt_tlv_offset_get(soc->hal_soc);
  776. htt_tlv_filter.rx_mpdu_start_offset =
  777. hal_rx_mpdu_start_offset_get(soc->hal_soc);
  778. htt_tlv_filter.rx_msdu_end_offset =
  779. hal_rx_msdu_end_offset_get(soc->hal_soc);
  780. dp_info("TLV subscription\n"
  781. "msdu_start %d, mpdu_end %d, attention %d"
  782. "mpdu_start %d, msdu_end %d, pkt_hdr %d, pkt %d\n"
  783. "TLV offsets\n"
  784. "msdu_start %d, mpdu_end %d, attention %d"
  785. "mpdu_start %d, msdu_end %d, pkt_hdr %d, pkt %d\n",
  786. htt_tlv_filter.msdu_start,
  787. htt_tlv_filter.mpdu_end,
  788. htt_tlv_filter.attention,
  789. htt_tlv_filter.mpdu_start,
  790. htt_tlv_filter.msdu_end,
  791. htt_tlv_filter.packet_header,
  792. htt_tlv_filter.packet,
  793. htt_tlv_filter.rx_msdu_start_offset,
  794. htt_tlv_filter.rx_mpdu_end_offset,
  795. htt_tlv_filter.rx_attn_offset,
  796. htt_tlv_filter.rx_mpdu_start_offset,
  797. htt_tlv_filter.rx_msdu_end_offset,
  798. htt_tlv_filter.rx_header_offset,
  799. htt_tlv_filter.rx_packet_offset);
  800. for (i = 0; i < MAX_PDEV_CNT; i++) {
  801. struct dp_pdev *pdev = soc->pdev_list[i];
  802. if (!pdev)
  803. continue;
  804. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  805. int mac_for_pdev =
  806. dp_get_mac_id_for_pdev(mac_id, pdev->pdev_id);
  807. /*
  808. * Obtain lmac id from pdev to access the LMAC ring
  809. * in soc context
  810. */
  811. int lmac_id =
  812. dp_get_lmac_id_for_pdev_id(soc, mac_id,
  813. pdev->pdev_id);
  814. rx_mac_srng = dp_get_rxdma_ring(pdev, lmac_id);
  815. if (!rx_mac_srng->hal_srng)
  816. continue;
  817. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  818. rx_mac_srng->hal_srng,
  819. RXDMA_BUF, RX_DATA_BUFFER_SIZE,
  820. &htt_tlv_filter);
  821. }
  822. }
  823. return status;
  824. }
  825. #endif
  826. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  827. /**
  828. * dp_service_near_full_srngs_be() - Main bottom half callback for the
  829. * near-full IRQs.
  830. * @soc: Datapath SoC handle
  831. * @int_ctx: Interrupt context
  832. * @dp_budget: Budget of the work that can be done in the bottom half
  833. *
  834. * Return: work done in the handler
  835. */
  836. static uint32_t
  837. dp_service_near_full_srngs_be(struct dp_soc *soc, struct dp_intr *int_ctx,
  838. uint32_t dp_budget)
  839. {
  840. int ring = 0;
  841. int budget = dp_budget;
  842. uint32_t work_done = 0;
  843. uint32_t remaining_quota = dp_budget;
  844. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  845. int tx_ring_near_full_mask = int_ctx->tx_ring_near_full_mask;
  846. int rx_near_full_grp_1_mask = int_ctx->rx_near_full_grp_1_mask;
  847. int rx_near_full_grp_2_mask = int_ctx->rx_near_full_grp_2_mask;
  848. int rx_near_full_mask = rx_near_full_grp_1_mask |
  849. rx_near_full_grp_2_mask;
  850. dp_verbose_debug("rx_ring_near_full 0x%x tx_ring_near_full 0x%x",
  851. rx_near_full_mask,
  852. tx_ring_near_full_mask);
  853. if (rx_near_full_mask) {
  854. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  855. if (!(rx_near_full_mask & (1 << ring)))
  856. continue;
  857. work_done = dp_rx_nf_process(int_ctx,
  858. soc->reo_dest_ring[ring].hal_srng,
  859. ring, remaining_quota);
  860. if (work_done) {
  861. intr_stats->num_rx_ring_near_full_masks[ring]++;
  862. dp_verbose_debug("rx NF mask 0x%x ring %d, work_done %d budget %d",
  863. rx_near_full_mask, ring,
  864. work_done,
  865. budget);
  866. budget -= work_done;
  867. if (budget <= 0)
  868. goto budget_done;
  869. remaining_quota = budget;
  870. }
  871. }
  872. }
  873. if (tx_ring_near_full_mask) {
  874. for (ring = 0; ring < soc->num_tcl_data_rings; ring++) {
  875. if (!(tx_ring_near_full_mask & (1 << ring)))
  876. continue;
  877. work_done = dp_tx_comp_nf_handler(int_ctx, soc,
  878. soc->tx_comp_ring[ring].hal_srng,
  879. ring, remaining_quota);
  880. if (work_done) {
  881. intr_stats->num_tx_comp_ring_near_full_masks[ring]++;
  882. dp_verbose_debug("tx NF mask 0x%x ring %d, work_done %d budget %d",
  883. tx_ring_near_full_mask, ring,
  884. work_done, budget);
  885. budget -= work_done;
  886. if (budget <= 0)
  887. break;
  888. remaining_quota = budget;
  889. }
  890. }
  891. }
  892. intr_stats->num_near_full_masks++;
  893. budget_done:
  894. return dp_budget - budget;
  895. }
  896. /**
  897. * dp_srng_test_and_update_nf_params_be() - Check if the srng is in near full
  898. * state and set the reap_limit appropriately
  899. * as per the near full state
  900. * @soc: Datapath soc handle
  901. * @dp_srng: Datapath handle for SRNG
  902. * @max_reap_limit: [Output Buffer] Buffer to set the max reap limit as per
  903. * the srng near-full state
  904. *
  905. * Return: 1, if the srng is in near-full state
  906. * 0, if the srng is not in near-full state
  907. */
  908. static int
  909. dp_srng_test_and_update_nf_params_be(struct dp_soc *soc,
  910. struct dp_srng *dp_srng,
  911. int *max_reap_limit)
  912. {
  913. return _dp_srng_test_and_update_nf_params(soc, dp_srng, max_reap_limit);
  914. }
  915. /**
  916. * dp_init_near_full_arch_ops_be() - Initialize the arch ops handler for the
  917. * near full IRQ handling operations.
  918. * @arch_ops: arch ops handle
  919. *
  920. * Return: none
  921. */
  922. static inline void
  923. dp_init_near_full_arch_ops_be(struct dp_arch_ops *arch_ops)
  924. {
  925. arch_ops->dp_service_near_full_srngs = dp_service_near_full_srngs_be;
  926. arch_ops->dp_srng_test_and_update_nf_params =
  927. dp_srng_test_and_update_nf_params_be;
  928. }
  929. #else
  930. static inline void
  931. dp_init_near_full_arch_ops_be(struct dp_arch_ops *arch_ops)
  932. {
  933. }
  934. #endif
  935. #ifdef WLAN_SUPPORT_PPEDS
  936. static void dp_soc_ppe_srng_deinit(struct dp_soc *soc)
  937. {
  938. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  939. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  940. soc_cfg_ctx = soc->wlan_cfg_ctx;
  941. if (!wlan_cfg_get_dp_soc_is_ppe_enabled(soc_cfg_ctx))
  942. return;
  943. dp_srng_deinit(soc, &be_soc->ppe_release_ring, PPE_RELEASE, 0);
  944. wlan_minidump_remove(be_soc->ppe_release_ring.base_vaddr_unaligned,
  945. be_soc->ppe_release_ring.alloc_size,
  946. soc->ctrl_psoc,
  947. WLAN_MD_DP_SRNG_PPE_RELEASE,
  948. "ppe_release_ring");
  949. dp_srng_deinit(soc, &be_soc->ppe2tcl_ring, PPE2TCL, 0);
  950. wlan_minidump_remove(be_soc->ppe2tcl_ring.base_vaddr_unaligned,
  951. be_soc->ppe2tcl_ring.alloc_size,
  952. soc->ctrl_psoc,
  953. WLAN_MD_DP_SRNG_PPE2TCL,
  954. "ppe2tcl_ring");
  955. dp_srng_deinit(soc, &be_soc->reo2ppe_ring, REO2PPE, 0);
  956. wlan_minidump_remove(be_soc->reo2ppe_ring.base_vaddr_unaligned,
  957. be_soc->reo2ppe_ring.alloc_size,
  958. soc->ctrl_psoc,
  959. WLAN_MD_DP_SRNG_REO2PPE,
  960. "reo2ppe_ring");
  961. }
  962. static void dp_soc_ppe_srng_free(struct dp_soc *soc)
  963. {
  964. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  965. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  966. soc_cfg_ctx = soc->wlan_cfg_ctx;
  967. if (!wlan_cfg_get_dp_soc_is_ppe_enabled(soc_cfg_ctx))
  968. return;
  969. dp_srng_free(soc, &be_soc->ppe_release_ring);
  970. dp_srng_free(soc, &be_soc->ppe2tcl_ring);
  971. dp_srng_free(soc, &be_soc->reo2ppe_ring);
  972. }
  973. static QDF_STATUS dp_soc_ppe_srng_alloc(struct dp_soc *soc)
  974. {
  975. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  976. uint32_t entries;
  977. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  978. soc_cfg_ctx = soc->wlan_cfg_ctx;
  979. if (!wlan_cfg_get_dp_soc_is_ppe_enabled(soc_cfg_ctx))
  980. return QDF_STATUS_SUCCESS;
  981. entries = wlan_cfg_get_dp_soc_reo2ppe_ring_size(soc_cfg_ctx);
  982. if (dp_srng_alloc(soc, &be_soc->reo2ppe_ring, REO2PPE,
  983. entries, 0)) {
  984. dp_err("%pK: dp_srng_alloc failed for reo2ppe", soc);
  985. goto fail;
  986. }
  987. entries = wlan_cfg_get_dp_soc_ppe2tcl_ring_size(soc_cfg_ctx);
  988. if (dp_srng_alloc(soc, &be_soc->ppe2tcl_ring, PPE2TCL,
  989. entries, 0)) {
  990. dp_err("%pK: dp_srng_alloc failed for ppe2tcl_ring", soc);
  991. goto fail;
  992. }
  993. entries = wlan_cfg_get_dp_soc_ppe_release_ring_size(soc_cfg_ctx);
  994. if (dp_srng_alloc(soc, &be_soc->ppe_release_ring, PPE_RELEASE,
  995. entries, 0)) {
  996. dp_err("%pK: dp_srng_alloc failed for ppe_release_ring", soc);
  997. goto fail;
  998. }
  999. return QDF_STATUS_SUCCESS;
  1000. fail:
  1001. dp_soc_ppe_srng_free(soc);
  1002. return QDF_STATUS_E_NOMEM;
  1003. }
  1004. static QDF_STATUS dp_soc_ppe_srng_init(struct dp_soc *soc)
  1005. {
  1006. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1007. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1008. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1009. if (!wlan_cfg_get_dp_soc_is_ppe_enabled(soc_cfg_ctx))
  1010. return QDF_STATUS_SUCCESS;
  1011. if (dp_srng_init(soc, &be_soc->reo2ppe_ring, REO2PPE, 0, 0)) {
  1012. dp_err("%pK: dp_srng_init failed for reo2ppe", soc);
  1013. goto fail;
  1014. }
  1015. wlan_minidump_log(be_soc->reo2ppe_ring.base_vaddr_unaligned,
  1016. be_soc->reo2ppe_ring.alloc_size,
  1017. soc->ctrl_psoc,
  1018. WLAN_MD_DP_SRNG_REO2PPE,
  1019. "reo2ppe_ring");
  1020. if (dp_srng_init(soc, &be_soc->ppe2tcl_ring, PPE2TCL, 0, 0)) {
  1021. dp_err("%pK: dp_srng_init failed for ppe2tcl_ring", soc);
  1022. goto fail;
  1023. }
  1024. wlan_minidump_log(be_soc->ppe2tcl_ring.base_vaddr_unaligned,
  1025. be_soc->ppe2tcl_ring.alloc_size,
  1026. soc->ctrl_psoc,
  1027. WLAN_MD_DP_SRNG_PPE2TCL,
  1028. "ppe2tcl_ring");
  1029. if (dp_srng_init(soc, &be_soc->ppe_release_ring, PPE_RELEASE, 0, 0)) {
  1030. dp_err("%pK: dp_srng_init failed for ppe_release_ring", soc);
  1031. goto fail;
  1032. }
  1033. wlan_minidump_log(be_soc->ppe_release_ring.base_vaddr_unaligned,
  1034. be_soc->ppe_release_ring.alloc_size,
  1035. soc->ctrl_psoc,
  1036. WLAN_MD_DP_SRNG_PPE_RELEASE,
  1037. "ppe_release_ring");
  1038. return QDF_STATUS_SUCCESS;
  1039. fail:
  1040. dp_soc_ppe_srng_deinit(soc);
  1041. return QDF_STATUS_E_NOMEM;
  1042. }
  1043. #else
  1044. static void dp_soc_ppe_srng_deinit(struct dp_soc *soc)
  1045. {
  1046. }
  1047. static void dp_soc_ppe_srng_free(struct dp_soc *soc)
  1048. {
  1049. }
  1050. static QDF_STATUS dp_soc_ppe_srng_alloc(struct dp_soc *soc)
  1051. {
  1052. return QDF_STATUS_SUCCESS;
  1053. }
  1054. static QDF_STATUS dp_soc_ppe_srng_init(struct dp_soc *soc)
  1055. {
  1056. return QDF_STATUS_SUCCESS;
  1057. }
  1058. #endif
  1059. static void dp_soc_srng_deinit_be(struct dp_soc *soc)
  1060. {
  1061. uint32_t i;
  1062. dp_soc_ppe_srng_deinit(soc);
  1063. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1064. for (i = 0; i < soc->num_rx_refill_buf_rings; i++) {
  1065. dp_srng_deinit(soc, &soc->rx_refill_buf_ring[i],
  1066. RXDMA_BUF, 0);
  1067. }
  1068. }
  1069. }
  1070. static void dp_soc_srng_free_be(struct dp_soc *soc)
  1071. {
  1072. uint32_t i;
  1073. dp_soc_ppe_srng_free(soc);
  1074. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1075. for (i = 0; i < soc->num_rx_refill_buf_rings; i++)
  1076. dp_srng_free(soc, &soc->rx_refill_buf_ring[i]);
  1077. }
  1078. }
  1079. static QDF_STATUS dp_soc_srng_alloc_be(struct dp_soc *soc)
  1080. {
  1081. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1082. uint32_t ring_size;
  1083. uint32_t i;
  1084. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1085. ring_size = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  1086. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1087. for (i = 0; i < soc->num_rx_refill_buf_rings; i++) {
  1088. if (dp_srng_alloc(soc, &soc->rx_refill_buf_ring[i],
  1089. RXDMA_BUF, ring_size, 0)) {
  1090. dp_err("%pK: dp_srng_alloc failed refill ring",
  1091. soc);
  1092. goto fail;
  1093. }
  1094. }
  1095. }
  1096. if (dp_soc_ppe_srng_alloc(soc)) {
  1097. dp_err("%pK: ppe rings alloc failed",
  1098. soc);
  1099. goto fail;
  1100. }
  1101. return QDF_STATUS_SUCCESS;
  1102. fail:
  1103. dp_soc_srng_free_be(soc);
  1104. return QDF_STATUS_E_NOMEM;
  1105. }
  1106. static QDF_STATUS dp_soc_srng_init_be(struct dp_soc *soc)
  1107. {
  1108. int i = 0;
  1109. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1110. for (i = 0; i < soc->num_rx_refill_buf_rings; i++) {
  1111. if (dp_srng_init(soc, &soc->rx_refill_buf_ring[i],
  1112. RXDMA_BUF, 0, 0)) {
  1113. dp_err("%pK: dp_srng_init failed refill ring",
  1114. soc);
  1115. goto fail;
  1116. }
  1117. }
  1118. }
  1119. if (dp_soc_ppe_srng_init(soc)) {
  1120. dp_err("%pK: ppe rings init failed",
  1121. soc);
  1122. goto fail;
  1123. }
  1124. return QDF_STATUS_SUCCESS;
  1125. fail:
  1126. dp_soc_srng_deinit_be(soc);
  1127. return QDF_STATUS_E_NOMEM;
  1128. }
  1129. #ifdef WLAN_FEATURE_11BE_MLO
  1130. static inline unsigned
  1131. dp_mlo_peer_find_hash_index(dp_mld_peer_hash_obj_t mld_hash_obj,
  1132. union dp_align_mac_addr *mac_addr)
  1133. {
  1134. uint32_t index;
  1135. index =
  1136. mac_addr->align2.bytes_ab ^
  1137. mac_addr->align2.bytes_cd ^
  1138. mac_addr->align2.bytes_ef;
  1139. index ^= index >> mld_hash_obj->mld_peer_hash.idx_bits;
  1140. index &= mld_hash_obj->mld_peer_hash.mask;
  1141. return index;
  1142. }
  1143. QDF_STATUS
  1144. dp_mlo_peer_find_hash_attach_be(dp_mld_peer_hash_obj_t mld_hash_obj,
  1145. int hash_elems)
  1146. {
  1147. int i, log2;
  1148. if (!mld_hash_obj)
  1149. return QDF_STATUS_E_FAILURE;
  1150. hash_elems *= DP_PEER_HASH_LOAD_MULT;
  1151. hash_elems >>= DP_PEER_HASH_LOAD_SHIFT;
  1152. log2 = dp_log2_ceil(hash_elems);
  1153. hash_elems = 1 << log2;
  1154. mld_hash_obj->mld_peer_hash.mask = hash_elems - 1;
  1155. mld_hash_obj->mld_peer_hash.idx_bits = log2;
  1156. /* allocate an array of TAILQ peer object lists */
  1157. mld_hash_obj->mld_peer_hash.bins = qdf_mem_malloc(
  1158. hash_elems * sizeof(TAILQ_HEAD(anonymous_tail_q, dp_peer)));
  1159. if (!mld_hash_obj->mld_peer_hash.bins)
  1160. return QDF_STATUS_E_NOMEM;
  1161. for (i = 0; i < hash_elems; i++)
  1162. TAILQ_INIT(&mld_hash_obj->mld_peer_hash.bins[i]);
  1163. qdf_spinlock_create(&mld_hash_obj->mld_peer_hash_lock);
  1164. return QDF_STATUS_SUCCESS;
  1165. }
  1166. void
  1167. dp_mlo_peer_find_hash_detach_be(dp_mld_peer_hash_obj_t mld_hash_obj)
  1168. {
  1169. if (!mld_hash_obj)
  1170. return;
  1171. if (mld_hash_obj->mld_peer_hash.bins) {
  1172. qdf_mem_free(mld_hash_obj->mld_peer_hash.bins);
  1173. mld_hash_obj->mld_peer_hash.bins = NULL;
  1174. qdf_spinlock_destroy(&mld_hash_obj->mld_peer_hash_lock);
  1175. }
  1176. }
  1177. #ifdef WLAN_MLO_MULTI_CHIP
  1178. static QDF_STATUS dp_mlo_peer_find_hash_attach_wrapper(struct dp_soc *soc)
  1179. {
  1180. /* In case of MULTI chip MLO peer hash table when MLO global object
  1181. * is created, avoid from SOC attach path
  1182. */
  1183. return QDF_STATUS_SUCCESS;
  1184. }
  1185. static void dp_mlo_peer_find_hash_detach_wrapper(struct dp_soc *soc)
  1186. {
  1187. }
  1188. #else
  1189. static QDF_STATUS dp_mlo_peer_find_hash_attach_wrapper(struct dp_soc *soc)
  1190. {
  1191. dp_mld_peer_hash_obj_t mld_hash_obj;
  1192. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1193. if (!mld_hash_obj)
  1194. return QDF_STATUS_E_FAILURE;
  1195. return dp_mlo_peer_find_hash_attach_be(mld_hash_obj, soc->max_peers);
  1196. }
  1197. static void dp_mlo_peer_find_hash_detach_wrapper(struct dp_soc *soc)
  1198. {
  1199. dp_mld_peer_hash_obj_t mld_hash_obj;
  1200. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1201. if (!mld_hash_obj)
  1202. return;
  1203. return dp_mlo_peer_find_hash_detach_be(mld_hash_obj);
  1204. }
  1205. #endif
  1206. static struct dp_peer *
  1207. dp_mlo_peer_find_hash_find_be(struct dp_soc *soc,
  1208. uint8_t *peer_mac_addr,
  1209. int mac_addr_is_aligned,
  1210. enum dp_mod_id mod_id,
  1211. uint8_t vdev_id)
  1212. {
  1213. union dp_align_mac_addr local_mac_addr_aligned, *mac_addr;
  1214. uint32_t index;
  1215. struct dp_peer *peer;
  1216. struct dp_vdev *vdev;
  1217. dp_mld_peer_hash_obj_t mld_hash_obj;
  1218. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1219. if (!mld_hash_obj)
  1220. return NULL;
  1221. if (!mld_hash_obj->mld_peer_hash.bins)
  1222. return NULL;
  1223. if (mac_addr_is_aligned) {
  1224. mac_addr = (union dp_align_mac_addr *)peer_mac_addr;
  1225. } else {
  1226. qdf_mem_copy(
  1227. &local_mac_addr_aligned.raw[0],
  1228. peer_mac_addr, QDF_MAC_ADDR_SIZE);
  1229. mac_addr = &local_mac_addr_aligned;
  1230. }
  1231. if (vdev_id != DP_VDEV_ALL) {
  1232. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, mod_id);
  1233. if (!vdev) {
  1234. dp_err("vdev is null\n");
  1235. return NULL;
  1236. }
  1237. } else {
  1238. vdev = NULL;
  1239. }
  1240. /* search mld peer table if no link peer for given mac address */
  1241. index = dp_mlo_peer_find_hash_index(mld_hash_obj, mac_addr);
  1242. qdf_spin_lock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1243. TAILQ_FOREACH(peer, &mld_hash_obj->mld_peer_hash.bins[index],
  1244. hash_list_elem) {
  1245. if (dp_peer_find_mac_addr_cmp(mac_addr, &peer->mac_addr) == 0) {
  1246. if ((vdev_id == DP_VDEV_ALL) || (
  1247. dp_peer_find_mac_addr_cmp(
  1248. &peer->vdev->mld_mac_addr,
  1249. &vdev->mld_mac_addr) == 0)) {
  1250. /* take peer reference before returning */
  1251. if (dp_peer_get_ref(NULL, peer, mod_id) !=
  1252. QDF_STATUS_SUCCESS)
  1253. peer = NULL;
  1254. if (vdev)
  1255. dp_vdev_unref_delete(soc, vdev, mod_id);
  1256. qdf_spin_unlock_bh(
  1257. &mld_hash_obj->mld_peer_hash_lock);
  1258. return peer;
  1259. }
  1260. }
  1261. }
  1262. if (vdev)
  1263. dp_vdev_unref_delete(soc, vdev, mod_id);
  1264. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1265. return NULL; /* failure */
  1266. }
  1267. static void
  1268. dp_mlo_peer_find_hash_remove_be(struct dp_soc *soc, struct dp_peer *peer)
  1269. {
  1270. uint32_t index;
  1271. struct dp_peer *tmppeer = NULL;
  1272. int found = 0;
  1273. dp_mld_peer_hash_obj_t mld_hash_obj;
  1274. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1275. if (!mld_hash_obj)
  1276. return;
  1277. index = dp_mlo_peer_find_hash_index(mld_hash_obj, &peer->mac_addr);
  1278. QDF_ASSERT(!TAILQ_EMPTY(&mld_hash_obj->mld_peer_hash.bins[index]));
  1279. qdf_spin_lock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1280. TAILQ_FOREACH(tmppeer, &mld_hash_obj->mld_peer_hash.bins[index],
  1281. hash_list_elem) {
  1282. if (tmppeer == peer) {
  1283. found = 1;
  1284. break;
  1285. }
  1286. }
  1287. QDF_ASSERT(found);
  1288. TAILQ_REMOVE(&mld_hash_obj->mld_peer_hash.bins[index], peer,
  1289. hash_list_elem);
  1290. dp_peer_unref_delete(peer, DP_MOD_ID_CONFIG);
  1291. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1292. }
  1293. static void
  1294. dp_mlo_peer_find_hash_add_be(struct dp_soc *soc, struct dp_peer *peer)
  1295. {
  1296. uint32_t index;
  1297. dp_mld_peer_hash_obj_t mld_hash_obj;
  1298. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1299. if (!mld_hash_obj)
  1300. return;
  1301. index = dp_mlo_peer_find_hash_index(mld_hash_obj, &peer->mac_addr);
  1302. qdf_spin_lock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1303. if (QDF_IS_STATUS_ERROR(dp_peer_get_ref(NULL, peer,
  1304. DP_MOD_ID_CONFIG))) {
  1305. dp_err("fail to get peer ref:" QDF_MAC_ADDR_FMT,
  1306. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  1307. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1308. return;
  1309. }
  1310. TAILQ_INSERT_TAIL(&mld_hash_obj->mld_peer_hash.bins[index], peer,
  1311. hash_list_elem);
  1312. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1313. }
  1314. #endif
  1315. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1316. defined(WLAN_MCAST_MLO)
  1317. static void dp_txrx_set_mlo_mcast_primary_vdev_param_be(
  1318. struct dp_vdev_be *be_vdev,
  1319. cdp_config_param_type val)
  1320. {
  1321. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(
  1322. be_vdev->vdev.pdev->soc);
  1323. hal_soc_handle_t hal_soc = be_vdev->vdev.pdev->soc->hal_soc;
  1324. uint8_t vdev_id = be_vdev->vdev.vdev_id;
  1325. be_vdev->mcast_primary = val.cdp_vdev_param_mcast_vdev;
  1326. if (be_vdev->mcast_primary) {
  1327. hal_tx_vdev_mcast_ctrl_set(hal_soc, vdev_id,
  1328. HAL_TX_MCAST_CTRL_NO_SPECIAL);
  1329. hal_tx_vdev_mcast_ctrl_set(hal_soc, vdev_id + 128,
  1330. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  1331. dp_mcast_mlo_iter_ptnr_soc(be_soc,
  1332. dp_tx_mcast_mlo_reinject_routing_set,
  1333. (void *)&be_vdev->mcast_primary);
  1334. } else {
  1335. hal_tx_vdev_mcast_ctrl_set(hal_soc, vdev_id,
  1336. HAL_TX_MCAST_CTRL_DROP);
  1337. }
  1338. }
  1339. #else
  1340. static void dp_txrx_set_mlo_mcast_primary_vdev_param_be(
  1341. struct dp_vdev_be *be_vdev,
  1342. cdp_config_param_type val)
  1343. {
  1344. }
  1345. #endif
  1346. #ifdef DP_TX_IMPLICIT_RBM_MAPPING
  1347. static void dp_tx_implicit_rbm_set_be(struct dp_soc *soc,
  1348. uint8_t tx_ring_id,
  1349. uint8_t bm_id)
  1350. {
  1351. hal_tx_config_rbm_mapping_be(soc->hal_soc,
  1352. soc->tcl_data_ring[tx_ring_id].hal_srng,
  1353. bm_id);
  1354. }
  1355. #else
  1356. static void dp_tx_implicit_rbm_set_be(struct dp_soc *soc,
  1357. uint8_t tx_ring_id,
  1358. uint8_t bm_id)
  1359. {
  1360. }
  1361. #endif
  1362. QDF_STATUS dp_txrx_set_vdev_param_be(struct dp_soc *soc,
  1363. struct dp_vdev *vdev,
  1364. enum cdp_vdev_param_type param,
  1365. cdp_config_param_type val)
  1366. {
  1367. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1368. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1369. switch (param) {
  1370. case CDP_TX_ENCAP_TYPE:
  1371. case CDP_UPDATE_DSCP_TO_TID_MAP:
  1372. case CDP_UPDATE_TDLS_FLAGS:
  1373. dp_tx_update_bank_profile(be_soc, be_vdev);
  1374. break;
  1375. case CDP_ENABLE_CIPHER:
  1376. if (vdev->tx_encap_type == htt_cmn_pkt_type_raw)
  1377. dp_tx_update_bank_profile(be_soc, be_vdev);
  1378. break;
  1379. case CDP_SET_MCAST_VDEV:
  1380. dp_txrx_set_mlo_mcast_primary_vdev_param_be(be_vdev, val);
  1381. break;
  1382. default:
  1383. dp_warn("invalid param %d", param);
  1384. break;
  1385. }
  1386. return QDF_STATUS_SUCCESS;
  1387. }
  1388. #ifdef WLAN_FEATURE_11BE_MLO
  1389. #ifdef DP_USE_REDUCED_PEER_ID_FIELD_WIDTH
  1390. static inline void
  1391. dp_soc_max_peer_id_set(struct dp_soc *soc)
  1392. {
  1393. soc->peer_id_shift = dp_log2_ceil(soc->max_peers);
  1394. soc->peer_id_mask = (1 << soc->peer_id_shift) - 1;
  1395. /*
  1396. * Double the peers since we use ML indication bit
  1397. * alongwith peer_id to find peers.
  1398. */
  1399. soc->max_peer_id = 1 << (soc->peer_id_shift + 1);
  1400. }
  1401. #else
  1402. static inline void
  1403. dp_soc_max_peer_id_set(struct dp_soc *soc)
  1404. {
  1405. soc->max_peer_id =
  1406. (1 << (HTT_RX_PEER_META_DATA_V1_ML_PEER_VALID_S + 1)) - 1;
  1407. }
  1408. #endif /* DP_USE_REDUCED_PEER_ID_FIELD_WIDTH */
  1409. #else
  1410. static inline void
  1411. dp_soc_max_peer_id_set(struct dp_soc *soc)
  1412. {
  1413. soc->max_peer_id = soc->max_peers;
  1414. }
  1415. #endif /* WLAN_FEATURE_11BE_MLO */
  1416. static void dp_peer_map_detach_be(struct dp_soc *soc)
  1417. {
  1418. }
  1419. static QDF_STATUS dp_peer_map_attach_be(struct dp_soc *soc)
  1420. {
  1421. dp_soc_max_peer_id_set(soc);
  1422. return QDF_STATUS_SUCCESS;
  1423. }
  1424. static struct dp_peer *dp_find_peer_by_destmac_be(struct dp_soc *soc,
  1425. uint8_t *dest_mac,
  1426. uint8_t vdev_id)
  1427. {
  1428. struct dp_peer *peer = NULL;
  1429. peer = dp_peer_find_hash_find(soc, dest_mac, 0,
  1430. vdev_id, DP_MOD_ID_SAWF);
  1431. if (!peer) {
  1432. dp_err("Invalid peer");
  1433. return NULL;
  1434. }
  1435. return peer;
  1436. }
  1437. #ifdef WLAN_FEATURE_11BE_MLO
  1438. #ifdef WLAN_MCAST_MLO
  1439. static inline void
  1440. dp_initialize_arch_ops_be_mcast_mlo(struct dp_arch_ops *arch_ops)
  1441. {
  1442. arch_ops->dp_tx_mcast_handler = dp_tx_mlo_mcast_handler_be;
  1443. arch_ops->dp_rx_mcast_handler = dp_rx_mlo_igmp_handler;
  1444. }
  1445. #else /* WLAN_MCAST_MLO */
  1446. static inline void
  1447. dp_initialize_arch_ops_be_mcast_mlo(struct dp_arch_ops *arch_ops)
  1448. {
  1449. }
  1450. #endif /* WLAN_MCAST_MLO */
  1451. static inline void
  1452. dp_initialize_arch_ops_be_mlo(struct dp_arch_ops *arch_ops)
  1453. {
  1454. dp_initialize_arch_ops_be_mcast_mlo(arch_ops);
  1455. arch_ops->mlo_peer_find_hash_detach =
  1456. dp_mlo_peer_find_hash_detach_wrapper;
  1457. arch_ops->mlo_peer_find_hash_attach =
  1458. dp_mlo_peer_find_hash_attach_wrapper;
  1459. arch_ops->mlo_peer_find_hash_add = dp_mlo_peer_find_hash_add_be;
  1460. arch_ops->mlo_peer_find_hash_remove = dp_mlo_peer_find_hash_remove_be;
  1461. arch_ops->mlo_peer_find_hash_find = dp_mlo_peer_find_hash_find_be;
  1462. }
  1463. #else /* WLAN_FEATURE_11BE_MLO */
  1464. static inline void
  1465. dp_initialize_arch_ops_be_mlo(struct dp_arch_ops *arch_ops)
  1466. {
  1467. }
  1468. #endif /* WLAN_FEATURE_11BE_MLO */
  1469. void dp_initialize_arch_ops_be(struct dp_arch_ops *arch_ops)
  1470. {
  1471. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1472. arch_ops->tx_hw_enqueue = dp_tx_hw_enqueue_be;
  1473. arch_ops->dp_rx_process = dp_rx_process_be;
  1474. arch_ops->tx_comp_get_params_from_hal_desc =
  1475. dp_tx_comp_get_params_from_hal_desc_be;
  1476. arch_ops->dp_tx_process_htt_completion =
  1477. dp_tx_process_htt_completion_be;
  1478. arch_ops->dp_tx_desc_pool_init = dp_tx_desc_pool_init_be;
  1479. arch_ops->dp_tx_desc_pool_deinit = dp_tx_desc_pool_deinit_be;
  1480. arch_ops->dp_rx_desc_pool_init = dp_rx_desc_pool_init_be;
  1481. arch_ops->dp_rx_desc_pool_deinit = dp_rx_desc_pool_deinit_be;
  1482. arch_ops->dp_wbm_get_rx_desc_from_hal_desc =
  1483. dp_wbm_get_rx_desc_from_hal_desc_be;
  1484. #endif
  1485. arch_ops->txrx_get_context_size = dp_get_context_size_be;
  1486. arch_ops->txrx_get_mon_context_size = dp_mon_get_context_size_be;
  1487. arch_ops->dp_rx_desc_cookie_2_va =
  1488. dp_rx_desc_cookie_2_va_be;
  1489. arch_ops->dp_rx_intrabss_handle_nawds = dp_rx_intrabss_handle_nawds_be;
  1490. arch_ops->txrx_soc_attach = dp_soc_attach_be;
  1491. arch_ops->txrx_soc_detach = dp_soc_detach_be;
  1492. arch_ops->txrx_soc_init = dp_soc_init_be;
  1493. arch_ops->txrx_soc_deinit = dp_soc_deinit_be;
  1494. arch_ops->txrx_soc_srng_alloc = dp_soc_srng_alloc_be;
  1495. arch_ops->txrx_soc_srng_init = dp_soc_srng_init_be;
  1496. arch_ops->txrx_soc_srng_deinit = dp_soc_srng_deinit_be;
  1497. arch_ops->txrx_soc_srng_free = dp_soc_srng_free_be;
  1498. arch_ops->txrx_pdev_attach = dp_pdev_attach_be;
  1499. arch_ops->txrx_pdev_detach = dp_pdev_detach_be;
  1500. arch_ops->txrx_vdev_attach = dp_vdev_attach_be;
  1501. arch_ops->txrx_vdev_detach = dp_vdev_detach_be;
  1502. arch_ops->txrx_peer_map_attach = dp_peer_map_attach_be;
  1503. arch_ops->txrx_peer_map_detach = dp_peer_map_detach_be;
  1504. arch_ops->dp_rxdma_ring_sel_cfg = dp_rxdma_ring_sel_cfg_be;
  1505. arch_ops->dp_rx_peer_metadata_peer_id_get =
  1506. dp_rx_peer_metadata_peer_id_get_be;
  1507. arch_ops->soc_cfg_attach = dp_soc_cfg_attach_be;
  1508. arch_ops->tx_implicit_rbm_set = dp_tx_implicit_rbm_set_be;
  1509. arch_ops->txrx_set_vdev_param = dp_txrx_set_vdev_param_be;
  1510. dp_initialize_arch_ops_be_mlo(arch_ops);
  1511. arch_ops->dp_peer_rx_reorder_queue_setup =
  1512. dp_peer_rx_reorder_queue_setup_be;
  1513. arch_ops->txrx_print_peer_stats = dp_print_peer_txrx_stats_be;
  1514. arch_ops->dp_find_peer_by_destmac = dp_find_peer_by_destmac_be;
  1515. dp_init_near_full_arch_ops_be(arch_ops);
  1516. arch_ops->get_rx_hash_key = dp_get_rx_hash_key_be;
  1517. }