hal_8074v2_rx.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "hal_hw_headers.h"
  19. #include "hal_internal.h"
  20. #include "cdp_txrx_mon_struct.h"
  21. #include "qdf_trace.h"
  22. #include "hal_rx.h"
  23. #include "hal_tx.h"
  24. #include "dp_types.h"
  25. #include "hal_api_mon.h"
  26. #define HAL_RX_MSDU_START_MIMO_SS_BITMAP(_rx_msdu_start)\
  27. (_HAL_MS((*_OFFSET_TO_WORD_PTR((_rx_msdu_start),\
  28. RX_MSDU_START_5_MIMO_SS_BITMAP_OFFSET)), \
  29. RX_MSDU_START_5_MIMO_SS_BITMAP_MASK, \
  30. RX_MSDU_START_5_MIMO_SS_BITMAP_LSB))
  31. /*
  32. * hal_rx_msdu_start_nss_get_8074v2(): API to get the NSS
  33. * Interval from rx_msdu_start
  34. *
  35. * @buf: pointer to the start of RX PKT TLV header
  36. * Return: uint32_t(nss)
  37. */
  38. static uint32_t hal_rx_msdu_start_nss_get_8074v2(uint8_t *buf)
  39. {
  40. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  41. struct rx_msdu_start *msdu_start =
  42. &pkt_tlvs->msdu_start_tlv.rx_msdu_start;
  43. uint8_t mimo_ss_bitmap;
  44. mimo_ss_bitmap = HAL_RX_MSDU_START_MIMO_SS_BITMAP(msdu_start);
  45. return qdf_get_hweight8(mimo_ss_bitmap);
  46. }
  47. /**
  48. * hal_rx_mon_hw_desc_get_mpdu_status_8074v2(): Retrieve MPDU status
  49. *
  50. * @ hw_desc_addr: Start address of Rx HW TLVs
  51. * @ rs: Status for monitor mode
  52. *
  53. * Return: void
  54. */
  55. static void hal_rx_mon_hw_desc_get_mpdu_status_8074v2(void *hw_desc_addr,
  56. struct mon_rx_status *rs)
  57. {
  58. struct rx_msdu_start *rx_msdu_start;
  59. struct rx_pkt_tlvs *rx_desc = (struct rx_pkt_tlvs *)hw_desc_addr;
  60. uint32_t reg_value;
  61. const uint32_t sgi_hw_to_cdp[] = {
  62. CDP_SGI_0_8_US,
  63. CDP_SGI_0_4_US,
  64. CDP_SGI_1_6_US,
  65. CDP_SGI_3_2_US,
  66. };
  67. rx_msdu_start = &rx_desc->msdu_start_tlv.rx_msdu_start;
  68. HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs);
  69. rs->ant_signal_db = HAL_RX_GET(rx_msdu_start,
  70. RX_MSDU_START_5, USER_RSSI);
  71. rs->is_stbc = HAL_RX_GET(rx_msdu_start, RX_MSDU_START_5, STBC);
  72. reg_value = HAL_RX_GET(rx_msdu_start, RX_MSDU_START_5, SGI);
  73. rs->sgi = sgi_hw_to_cdp[reg_value];
  74. reg_value = HAL_RX_GET(rx_msdu_start, RX_MSDU_START_5, RECEPTION_TYPE);
  75. rs->beamformed = (reg_value == HAL_RX_RECEPTION_TYPE_MU_MIMO) ? 1 : 0;
  76. /* TODO: rs->beamformed should be set for SU beamforming also */
  77. }
  78. #define LINK_DESC_SIZE (NUM_OF_DWORDS_RX_MSDU_LINK << 2)
  79. static uint32_t hal_get_link_desc_size_8074v2(void)
  80. {
  81. return LINK_DESC_SIZE;
  82. }
  83. /*
  84. * hal_rx_get_tlv_8074v2(): API to get the tlv
  85. *
  86. * @rx_tlv: TLV data extracted from the rx packet
  87. * Return: uint8_t
  88. */
  89. static uint8_t hal_rx_get_tlv_8074v2(void *rx_tlv)
  90. {
  91. return HAL_RX_GET(rx_tlv, PHYRX_RSSI_LEGACY_0, RECEIVE_BANDWIDTH);
  92. }
  93. /**
  94. * hal_rx_proc_phyrx_other_receive_info_tlv_8074v2()
  95. * -process other receive info TLV
  96. * @rx_tlv_hdr: pointer to TLV header
  97. * @ppdu_info: pointer to ppdu_info
  98. *
  99. * Return: None
  100. */
  101. static
  102. void hal_rx_proc_phyrx_other_receive_info_tlv_8074v2(void *rx_tlv_hdr,
  103. void *ppdu_info)
  104. {
  105. }
  106. /**
  107. * hal_rx_dump_msdu_start_tlv_8074v2() : dump RX msdu_start TLV in structured
  108. * human readable format.
  109. * @ msdu_start: pointer the msdu_start TLV in pkt.
  110. * @ dbg_level: log level.
  111. *
  112. * Return: void
  113. */
  114. static void hal_rx_dump_msdu_start_tlv_8074v2(void *msdustart,
  115. uint8_t dbg_level)
  116. {
  117. struct rx_msdu_start *msdu_start = (struct rx_msdu_start *)msdustart;
  118. QDF_TRACE(QDF_MODULE_ID_DP, dbg_level,
  119. "rx_msdu_start tlv - "
  120. "rxpcu_mpdu_filter_in_category: %d "
  121. "sw_frame_group_id: %d "
  122. "phy_ppdu_id: %d "
  123. "msdu_length: %d "
  124. "ipsec_esp: %d "
  125. "l3_offset: %d "
  126. "ipsec_ah: %d "
  127. "l4_offset: %d "
  128. "msdu_number: %d "
  129. "decap_format: %d "
  130. "ipv4_proto: %d "
  131. "ipv6_proto: %d "
  132. "tcp_proto: %d "
  133. "udp_proto: %d "
  134. "ip_frag: %d "
  135. "tcp_only_ack: %d "
  136. "da_is_bcast_mcast: %d "
  137. "ip4_protocol_ip6_next_header: %d "
  138. "toeplitz_hash_2_or_4: %d "
  139. "flow_id_toeplitz: %d "
  140. "user_rssi: %d "
  141. "pkt_type: %d "
  142. "stbc: %d "
  143. "sgi: %d "
  144. "rate_mcs: %d "
  145. "receive_bandwidth: %d "
  146. "reception_type: %d "
  147. "ppdu_start_timestamp: %d "
  148. "sw_phy_meta_data: %d ",
  149. msdu_start->rxpcu_mpdu_filter_in_category,
  150. msdu_start->sw_frame_group_id,
  151. msdu_start->phy_ppdu_id,
  152. msdu_start->msdu_length,
  153. msdu_start->ipsec_esp,
  154. msdu_start->l3_offset,
  155. msdu_start->ipsec_ah,
  156. msdu_start->l4_offset,
  157. msdu_start->msdu_number,
  158. msdu_start->decap_format,
  159. msdu_start->ipv4_proto,
  160. msdu_start->ipv6_proto,
  161. msdu_start->tcp_proto,
  162. msdu_start->udp_proto,
  163. msdu_start->ip_frag,
  164. msdu_start->tcp_only_ack,
  165. msdu_start->da_is_bcast_mcast,
  166. msdu_start->ip4_protocol_ip6_next_header,
  167. msdu_start->toeplitz_hash_2_or_4,
  168. msdu_start->flow_id_toeplitz,
  169. msdu_start->user_rssi,
  170. msdu_start->pkt_type,
  171. msdu_start->stbc,
  172. msdu_start->sgi,
  173. msdu_start->rate_mcs,
  174. msdu_start->receive_bandwidth,
  175. msdu_start->reception_type,
  176. msdu_start->ppdu_start_timestamp,
  177. msdu_start->sw_phy_meta_data);
  178. }
  179. /**
  180. * hal_rx_dump_msdu_end_tlv_8074v2: dump RX msdu_end TLV in structured
  181. * human readable format.
  182. * @ msdu_end: pointer the msdu_end TLV in pkt.
  183. * @ dbg_level: log level.
  184. *
  185. * Return: void
  186. */
  187. static void hal_rx_dump_msdu_end_tlv_8074v2(void *msduend,
  188. uint8_t dbg_level)
  189. {
  190. struct rx_msdu_end *msdu_end = (struct rx_msdu_end *)msduend;
  191. QDF_TRACE(QDF_MODULE_ID_DP, dbg_level,
  192. "rx_msdu_end tlv - "
  193. "rxpcu_mpdu_filter_in_category: %d "
  194. "sw_frame_group_id: %d "
  195. "phy_ppdu_id: %d "
  196. "ip_hdr_chksum: %d "
  197. "tcp_udp_chksum: %d "
  198. "key_id_octet: %d "
  199. "cce_super_rule: %d "
  200. "cce_classify_not_done_truncat: %d "
  201. "cce_classify_not_done_cce_dis: %d "
  202. "ext_wapi_pn_63_48: %d "
  203. "ext_wapi_pn_95_64: %d "
  204. "ext_wapi_pn_127_96: %d "
  205. "reported_mpdu_length: %d "
  206. "first_msdu: %d "
  207. "last_msdu: %d "
  208. "sa_idx_timeout: %d "
  209. "da_idx_timeout: %d "
  210. "msdu_limit_error: %d "
  211. "flow_idx_timeout: %d "
  212. "flow_idx_invalid: %d "
  213. "wifi_parser_error: %d "
  214. "amsdu_parser_error: %d "
  215. "sa_is_valid: %d "
  216. "da_is_valid: %d "
  217. "da_is_mcbc: %d "
  218. "l3_header_padding: %d "
  219. "ipv6_options_crc: %d "
  220. "tcp_seq_number: %d "
  221. "tcp_ack_number: %d "
  222. "tcp_flag: %d "
  223. "lro_eligible: %d "
  224. "window_size: %d "
  225. "da_offset: %d "
  226. "sa_offset: %d "
  227. "da_offset_valid: %d "
  228. "sa_offset_valid: %d "
  229. "rule_indication_31_0: %d "
  230. "rule_indication_63_32: %d "
  231. "sa_idx: %d "
  232. "msdu_drop: %d "
  233. "reo_destination_indication: %d "
  234. "flow_idx: %d "
  235. "fse_metadata: %d "
  236. "cce_metadata: %d "
  237. "sa_sw_peer_id: %d ",
  238. msdu_end->rxpcu_mpdu_filter_in_category,
  239. msdu_end->sw_frame_group_id,
  240. msdu_end->phy_ppdu_id,
  241. msdu_end->ip_hdr_chksum,
  242. msdu_end->tcp_udp_chksum,
  243. msdu_end->key_id_octet,
  244. msdu_end->cce_super_rule,
  245. msdu_end->cce_classify_not_done_truncate,
  246. msdu_end->cce_classify_not_done_cce_dis,
  247. msdu_end->ext_wapi_pn_63_48,
  248. msdu_end->ext_wapi_pn_95_64,
  249. msdu_end->ext_wapi_pn_127_96,
  250. msdu_end->reported_mpdu_length,
  251. msdu_end->first_msdu,
  252. msdu_end->last_msdu,
  253. msdu_end->sa_idx_timeout,
  254. msdu_end->da_idx_timeout,
  255. msdu_end->msdu_limit_error,
  256. msdu_end->flow_idx_timeout,
  257. msdu_end->flow_idx_invalid,
  258. msdu_end->wifi_parser_error,
  259. msdu_end->amsdu_parser_error,
  260. msdu_end->sa_is_valid,
  261. msdu_end->da_is_valid,
  262. msdu_end->da_is_mcbc,
  263. msdu_end->l3_header_padding,
  264. msdu_end->ipv6_options_crc,
  265. msdu_end->tcp_seq_number,
  266. msdu_end->tcp_ack_number,
  267. msdu_end->tcp_flag,
  268. msdu_end->lro_eligible,
  269. msdu_end->window_size,
  270. msdu_end->da_offset,
  271. msdu_end->sa_offset,
  272. msdu_end->da_offset_valid,
  273. msdu_end->sa_offset_valid,
  274. msdu_end->rule_indication_31_0,
  275. msdu_end->rule_indication_63_32,
  276. msdu_end->sa_idx,
  277. msdu_end->msdu_drop,
  278. msdu_end->reo_destination_indication,
  279. msdu_end->flow_idx,
  280. msdu_end->fse_metadata,
  281. msdu_end->cce_metadata,
  282. msdu_end->sa_sw_peer_id);
  283. }
  284. /*
  285. * Get tid from RX_MPDU_START
  286. */
  287. #define HAL_RX_MPDU_INFO_TID_GET(_rx_mpdu_info) \
  288. (_HAL_MS((*_OFFSET_TO_WORD_PTR((_rx_mpdu_info), \
  289. RX_MPDU_INFO_3_TID_OFFSET)), \
  290. RX_MPDU_INFO_3_TID_MASK, \
  291. RX_MPDU_INFO_3_TID_LSB))
  292. static uint32_t hal_rx_mpdu_start_tid_get_8074v2(uint8_t *buf)
  293. {
  294. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  295. struct rx_mpdu_start *mpdu_start =
  296. &pkt_tlvs->mpdu_start_tlv.rx_mpdu_start;
  297. uint32_t tid;
  298. tid = HAL_RX_MPDU_INFO_TID_GET(&mpdu_start->rx_mpdu_info_details);
  299. return tid;
  300. }
  301. #define HAL_RX_MSDU_START_RECEPTION_TYPE_GET(_rx_msdu_start) \
  302. (_HAL_MS((*_OFFSET_TO_WORD_PTR((_rx_msdu_start), \
  303. RX_MSDU_START_5_RECEPTION_TYPE_OFFSET)), \
  304. RX_MSDU_START_5_RECEPTION_TYPE_MASK, \
  305. RX_MSDU_START_5_RECEPTION_TYPE_LSB))
  306. /*
  307. * hal_rx_msdu_start_reception_type_get(): API to get the reception type
  308. * Interval from rx_msdu_start
  309. *
  310. * @buf: pointer to the start of RX PKT TLV header
  311. * Return: uint32_t(reception_type)
  312. */
  313. static uint32_t hal_rx_msdu_start_reception_type_get_8074v2(uint8_t *buf)
  314. {
  315. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  316. struct rx_msdu_start *msdu_start =
  317. &pkt_tlvs->msdu_start_tlv.rx_msdu_start;
  318. uint32_t reception_type;
  319. reception_type = HAL_RX_MSDU_START_RECEPTION_TYPE_GET(msdu_start);
  320. return reception_type;
  321. }
  322. /* RX_MSDU_END_13_DA_IDX_OR_SW_PEER_ID_OFFSET */
  323. #define HAL_RX_MSDU_END_DA_IDX_GET(_rx_msdu_end) \
  324. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_msdu_end, \
  325. RX_MSDU_END_13_DA_IDX_OR_SW_PEER_ID_OFFSET)), \
  326. RX_MSDU_END_13_DA_IDX_OR_SW_PEER_ID_MASK, \
  327. RX_MSDU_END_13_DA_IDX_OR_SW_PEER_ID_LSB))
  328. /**
  329. * hal_rx_msdu_end_da_idx_get_8074v2: API to get da_idx
  330. * from rx_msdu_end TLV
  331. *
  332. * @ buf: pointer to the start of RX PKT TLV headers
  333. * Return: da index
  334. */
  335. static uint16_t hal_rx_msdu_end_da_idx_get_8074v2(uint8_t *buf)
  336. {
  337. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  338. struct rx_msdu_end *msdu_end = &pkt_tlvs->msdu_end_tlv.rx_msdu_end;
  339. uint16_t da_idx;
  340. da_idx = HAL_RX_MSDU_END_DA_IDX_GET(msdu_end);
  341. return da_idx;
  342. }