tcl_data_cmd.h 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420
  1. /* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
  2. *
  3. * Permission to use, copy, modify, and/or distribute this software for any
  4. * purpose with or without fee is hereby granted, provided that the above
  5. * copyright notice and this permission notice appear in all copies.
  6. *
  7. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  8. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  9. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  10. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  11. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  12. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  13. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  14. */
  15. #ifndef _TCL_DATA_CMD_H_
  16. #define _TCL_DATA_CMD_H_
  17. #if !defined(__ASSEMBLER__)
  18. #endif
  19. #include "buffer_addr_info.h"
  20. #define NUM_OF_DWORDS_TCL_DATA_CMD 8
  21. struct tcl_data_cmd {
  22. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  23. struct buffer_addr_info buf_addr_info;
  24. uint32_t tcl_cmd_type : 1,
  25. buf_or_ext_desc_type : 1,
  26. bank_id : 6,
  27. tx_notify_frame : 3,
  28. header_length_read_sel : 1,
  29. buffer_timestamp : 19,
  30. buffer_timestamp_valid : 1;
  31. uint32_t reserved_3a : 16,
  32. tcl_cmd_number : 16;
  33. uint32_t data_length : 16,
  34. ipv4_checksum_en : 1,
  35. udp_over_ipv4_checksum_en : 1,
  36. udp_over_ipv6_checksum_en : 1,
  37. tcp_over_ipv4_checksum_en : 1,
  38. tcp_over_ipv6_checksum_en : 1,
  39. to_fw : 1,
  40. reserved_4a : 1,
  41. packet_offset : 9;
  42. uint32_t hlos_tid_overwrite : 1,
  43. flow_override_enable : 1,
  44. who_classify_info_sel : 2,
  45. hlos_tid : 4,
  46. flow_override : 1,
  47. pmac_id : 2,
  48. msdu_color : 2,
  49. reserved_5a : 11,
  50. vdev_id : 8;
  51. uint32_t search_index : 20,
  52. cache_set_num : 4,
  53. index_lookup_override : 1,
  54. reserved_6a : 7;
  55. uint32_t reserved_7a : 20,
  56. ring_id : 8,
  57. looping_count : 4;
  58. #else
  59. struct buffer_addr_info buf_addr_info;
  60. uint32_t buffer_timestamp_valid : 1,
  61. buffer_timestamp : 19,
  62. header_length_read_sel : 1,
  63. tx_notify_frame : 3,
  64. bank_id : 6,
  65. buf_or_ext_desc_type : 1,
  66. tcl_cmd_type : 1;
  67. uint32_t tcl_cmd_number : 16,
  68. reserved_3a : 16;
  69. uint32_t packet_offset : 9,
  70. reserved_4a : 1,
  71. to_fw : 1,
  72. tcp_over_ipv6_checksum_en : 1,
  73. tcp_over_ipv4_checksum_en : 1,
  74. udp_over_ipv6_checksum_en : 1,
  75. udp_over_ipv4_checksum_en : 1,
  76. ipv4_checksum_en : 1,
  77. data_length : 16;
  78. uint32_t vdev_id : 8,
  79. reserved_5a : 11,
  80. msdu_color : 2,
  81. pmac_id : 2,
  82. flow_override : 1,
  83. hlos_tid : 4,
  84. who_classify_info_sel : 2,
  85. flow_override_enable : 1,
  86. hlos_tid_overwrite : 1;
  87. uint32_t reserved_6a : 7,
  88. index_lookup_override : 1,
  89. cache_set_num : 4,
  90. search_index : 20;
  91. uint32_t looping_count : 4,
  92. ring_id : 8,
  93. reserved_7a : 20;
  94. #endif
  95. };
  96. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_31_0_OFFSET 0x00000000
  97. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_31_0_LSB 0
  98. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_31_0_MSB 31
  99. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_31_0_MASK 0xffffffff
  100. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_39_32_OFFSET 0x00000004
  101. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_39_32_LSB 0
  102. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_39_32_MSB 7
  103. #define TCL_DATA_CMD_BUF_ADDR_INFO_BUFFER_ADDR_39_32_MASK 0x000000ff
  104. #define TCL_DATA_CMD_BUF_ADDR_INFO_RETURN_BUFFER_MANAGER_OFFSET 0x00000004
  105. #define TCL_DATA_CMD_BUF_ADDR_INFO_RETURN_BUFFER_MANAGER_LSB 8
  106. #define TCL_DATA_CMD_BUF_ADDR_INFO_RETURN_BUFFER_MANAGER_MSB 11
  107. #define TCL_DATA_CMD_BUF_ADDR_INFO_RETURN_BUFFER_MANAGER_MASK 0x00000f00
  108. #define TCL_DATA_CMD_BUF_ADDR_INFO_SW_BUFFER_COOKIE_OFFSET 0x00000004
  109. #define TCL_DATA_CMD_BUF_ADDR_INFO_SW_BUFFER_COOKIE_LSB 12
  110. #define TCL_DATA_CMD_BUF_ADDR_INFO_SW_BUFFER_COOKIE_MSB 31
  111. #define TCL_DATA_CMD_BUF_ADDR_INFO_SW_BUFFER_COOKIE_MASK 0xfffff000
  112. #define TCL_DATA_CMD_TCL_CMD_TYPE_OFFSET 0x00000008
  113. #define TCL_DATA_CMD_TCL_CMD_TYPE_LSB 0
  114. #define TCL_DATA_CMD_TCL_CMD_TYPE_MSB 0
  115. #define TCL_DATA_CMD_TCL_CMD_TYPE_MASK 0x00000001
  116. #define TCL_DATA_CMD_BUF_OR_EXT_DESC_TYPE_OFFSET 0x00000008
  117. #define TCL_DATA_CMD_BUF_OR_EXT_DESC_TYPE_LSB 1
  118. #define TCL_DATA_CMD_BUF_OR_EXT_DESC_TYPE_MSB 1
  119. #define TCL_DATA_CMD_BUF_OR_EXT_DESC_TYPE_MASK 0x00000002
  120. #define TCL_DATA_CMD_BANK_ID_OFFSET 0x00000008
  121. #define TCL_DATA_CMD_BANK_ID_LSB 2
  122. #define TCL_DATA_CMD_BANK_ID_MSB 7
  123. #define TCL_DATA_CMD_BANK_ID_MASK 0x000000fc
  124. #define TCL_DATA_CMD_TX_NOTIFY_FRAME_OFFSET 0x00000008
  125. #define TCL_DATA_CMD_TX_NOTIFY_FRAME_LSB 8
  126. #define TCL_DATA_CMD_TX_NOTIFY_FRAME_MSB 10
  127. #define TCL_DATA_CMD_TX_NOTIFY_FRAME_MASK 0x00000700
  128. #define TCL_DATA_CMD_HEADER_LENGTH_READ_SEL_OFFSET 0x00000008
  129. #define TCL_DATA_CMD_HEADER_LENGTH_READ_SEL_LSB 11
  130. #define TCL_DATA_CMD_HEADER_LENGTH_READ_SEL_MSB 11
  131. #define TCL_DATA_CMD_HEADER_LENGTH_READ_SEL_MASK 0x00000800
  132. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_OFFSET 0x00000008
  133. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_LSB 12
  134. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_MSB 30
  135. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_MASK 0x7ffff000
  136. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_VALID_OFFSET 0x00000008
  137. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_VALID_LSB 31
  138. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_VALID_MSB 31
  139. #define TCL_DATA_CMD_BUFFER_TIMESTAMP_VALID_MASK 0x80000000
  140. #define TCL_DATA_CMD_RESERVED_3A_OFFSET 0x0000000c
  141. #define TCL_DATA_CMD_RESERVED_3A_LSB 0
  142. #define TCL_DATA_CMD_RESERVED_3A_MSB 15
  143. #define TCL_DATA_CMD_RESERVED_3A_MASK 0x0000ffff
  144. #define TCL_DATA_CMD_TCL_CMD_NUMBER_OFFSET 0x0000000c
  145. #define TCL_DATA_CMD_TCL_CMD_NUMBER_LSB 16
  146. #define TCL_DATA_CMD_TCL_CMD_NUMBER_MSB 31
  147. #define TCL_DATA_CMD_TCL_CMD_NUMBER_MASK 0xffff0000
  148. #define TCL_DATA_CMD_DATA_LENGTH_OFFSET 0x00000010
  149. #define TCL_DATA_CMD_DATA_LENGTH_LSB 0
  150. #define TCL_DATA_CMD_DATA_LENGTH_MSB 15
  151. #define TCL_DATA_CMD_DATA_LENGTH_MASK 0x0000ffff
  152. #define TCL_DATA_CMD_IPV4_CHECKSUM_EN_OFFSET 0x00000010
  153. #define TCL_DATA_CMD_IPV4_CHECKSUM_EN_LSB 16
  154. #define TCL_DATA_CMD_IPV4_CHECKSUM_EN_MSB 16
  155. #define TCL_DATA_CMD_IPV4_CHECKSUM_EN_MASK 0x00010000
  156. #define TCL_DATA_CMD_UDP_OVER_IPV4_CHECKSUM_EN_OFFSET 0x00000010
  157. #define TCL_DATA_CMD_UDP_OVER_IPV4_CHECKSUM_EN_LSB 17
  158. #define TCL_DATA_CMD_UDP_OVER_IPV4_CHECKSUM_EN_MSB 17
  159. #define TCL_DATA_CMD_UDP_OVER_IPV4_CHECKSUM_EN_MASK 0x00020000
  160. #define TCL_DATA_CMD_UDP_OVER_IPV6_CHECKSUM_EN_OFFSET 0x00000010
  161. #define TCL_DATA_CMD_UDP_OVER_IPV6_CHECKSUM_EN_LSB 18
  162. #define TCL_DATA_CMD_UDP_OVER_IPV6_CHECKSUM_EN_MSB 18
  163. #define TCL_DATA_CMD_UDP_OVER_IPV6_CHECKSUM_EN_MASK 0x00040000
  164. #define TCL_DATA_CMD_TCP_OVER_IPV4_CHECKSUM_EN_OFFSET 0x00000010
  165. #define TCL_DATA_CMD_TCP_OVER_IPV4_CHECKSUM_EN_LSB 19
  166. #define TCL_DATA_CMD_TCP_OVER_IPV4_CHECKSUM_EN_MSB 19
  167. #define TCL_DATA_CMD_TCP_OVER_IPV4_CHECKSUM_EN_MASK 0x00080000
  168. #define TCL_DATA_CMD_TCP_OVER_IPV6_CHECKSUM_EN_OFFSET 0x00000010
  169. #define TCL_DATA_CMD_TCP_OVER_IPV6_CHECKSUM_EN_LSB 20
  170. #define TCL_DATA_CMD_TCP_OVER_IPV6_CHECKSUM_EN_MSB 20
  171. #define TCL_DATA_CMD_TCP_OVER_IPV6_CHECKSUM_EN_MASK 0x00100000
  172. #define TCL_DATA_CMD_TO_FW_OFFSET 0x00000010
  173. #define TCL_DATA_CMD_TO_FW_LSB 21
  174. #define TCL_DATA_CMD_TO_FW_MSB 21
  175. #define TCL_DATA_CMD_TO_FW_MASK 0x00200000
  176. #define TCL_DATA_CMD_RESERVED_4A_OFFSET 0x00000010
  177. #define TCL_DATA_CMD_RESERVED_4A_LSB 22
  178. #define TCL_DATA_CMD_RESERVED_4A_MSB 22
  179. #define TCL_DATA_CMD_RESERVED_4A_MASK 0x00400000
  180. #define TCL_DATA_CMD_PACKET_OFFSET_OFFSET 0x00000010
  181. #define TCL_DATA_CMD_PACKET_OFFSET_LSB 23
  182. #define TCL_DATA_CMD_PACKET_OFFSET_MSB 31
  183. #define TCL_DATA_CMD_PACKET_OFFSET_MASK 0xff800000
  184. #define TCL_DATA_CMD_HLOS_TID_OVERWRITE_OFFSET 0x00000014
  185. #define TCL_DATA_CMD_HLOS_TID_OVERWRITE_LSB 0
  186. #define TCL_DATA_CMD_HLOS_TID_OVERWRITE_MSB 0
  187. #define TCL_DATA_CMD_HLOS_TID_OVERWRITE_MASK 0x00000001
  188. #define TCL_DATA_CMD_FLOW_OVERRIDE_ENABLE_OFFSET 0x00000014
  189. #define TCL_DATA_CMD_FLOW_OVERRIDE_ENABLE_LSB 1
  190. #define TCL_DATA_CMD_FLOW_OVERRIDE_ENABLE_MSB 1
  191. #define TCL_DATA_CMD_FLOW_OVERRIDE_ENABLE_MASK 0x00000002
  192. #define TCL_DATA_CMD_WHO_CLASSIFY_INFO_SEL_OFFSET 0x00000014
  193. #define TCL_DATA_CMD_WHO_CLASSIFY_INFO_SEL_LSB 2
  194. #define TCL_DATA_CMD_WHO_CLASSIFY_INFO_SEL_MSB 3
  195. #define TCL_DATA_CMD_WHO_CLASSIFY_INFO_SEL_MASK 0x0000000c
  196. #define TCL_DATA_CMD_HLOS_TID_OFFSET 0x00000014
  197. #define TCL_DATA_CMD_HLOS_TID_LSB 4
  198. #define TCL_DATA_CMD_HLOS_TID_MSB 7
  199. #define TCL_DATA_CMD_HLOS_TID_MASK 0x000000f0
  200. #define TCL_DATA_CMD_FLOW_OVERRIDE_OFFSET 0x00000014
  201. #define TCL_DATA_CMD_FLOW_OVERRIDE_LSB 8
  202. #define TCL_DATA_CMD_FLOW_OVERRIDE_MSB 8
  203. #define TCL_DATA_CMD_FLOW_OVERRIDE_MASK 0x00000100
  204. #define TCL_DATA_CMD_PMAC_ID_OFFSET 0x00000014
  205. #define TCL_DATA_CMD_PMAC_ID_LSB 9
  206. #define TCL_DATA_CMD_PMAC_ID_MSB 10
  207. #define TCL_DATA_CMD_PMAC_ID_MASK 0x00000600
  208. #define TCL_DATA_CMD_MSDU_COLOR_OFFSET 0x00000014
  209. #define TCL_DATA_CMD_MSDU_COLOR_LSB 11
  210. #define TCL_DATA_CMD_MSDU_COLOR_MSB 12
  211. #define TCL_DATA_CMD_MSDU_COLOR_MASK 0x00001800
  212. #define TCL_DATA_CMD_RESERVED_5A_OFFSET 0x00000014
  213. #define TCL_DATA_CMD_RESERVED_5A_LSB 13
  214. #define TCL_DATA_CMD_RESERVED_5A_MSB 23
  215. #define TCL_DATA_CMD_RESERVED_5A_MASK 0x00ffe000
  216. #define TCL_DATA_CMD_VDEV_ID_OFFSET 0x00000014
  217. #define TCL_DATA_CMD_VDEV_ID_LSB 24
  218. #define TCL_DATA_CMD_VDEV_ID_MSB 31
  219. #define TCL_DATA_CMD_VDEV_ID_MASK 0xff000000
  220. #define TCL_DATA_CMD_SEARCH_INDEX_OFFSET 0x00000018
  221. #define TCL_DATA_CMD_SEARCH_INDEX_LSB 0
  222. #define TCL_DATA_CMD_SEARCH_INDEX_MSB 19
  223. #define TCL_DATA_CMD_SEARCH_INDEX_MASK 0x000fffff
  224. #define TCL_DATA_CMD_CACHE_SET_NUM_OFFSET 0x00000018
  225. #define TCL_DATA_CMD_CACHE_SET_NUM_LSB 20
  226. #define TCL_DATA_CMD_CACHE_SET_NUM_MSB 23
  227. #define TCL_DATA_CMD_CACHE_SET_NUM_MASK 0x00f00000
  228. #define TCL_DATA_CMD_INDEX_LOOKUP_OVERRIDE_OFFSET 0x00000018
  229. #define TCL_DATA_CMD_INDEX_LOOKUP_OVERRIDE_LSB 24
  230. #define TCL_DATA_CMD_INDEX_LOOKUP_OVERRIDE_MSB 24
  231. #define TCL_DATA_CMD_INDEX_LOOKUP_OVERRIDE_MASK 0x01000000
  232. #define TCL_DATA_CMD_RESERVED_6A_OFFSET 0x00000018
  233. #define TCL_DATA_CMD_RESERVED_6A_LSB 25
  234. #define TCL_DATA_CMD_RESERVED_6A_MSB 31
  235. #define TCL_DATA_CMD_RESERVED_6A_MASK 0xfe000000
  236. #define TCL_DATA_CMD_RESERVED_7A_OFFSET 0x0000001c
  237. #define TCL_DATA_CMD_RESERVED_7A_LSB 0
  238. #define TCL_DATA_CMD_RESERVED_7A_MSB 19
  239. #define TCL_DATA_CMD_RESERVED_7A_MASK 0x000fffff
  240. #define TCL_DATA_CMD_RING_ID_OFFSET 0x0000001c
  241. #define TCL_DATA_CMD_RING_ID_LSB 20
  242. #define TCL_DATA_CMD_RING_ID_MSB 27
  243. #define TCL_DATA_CMD_RING_ID_MASK 0x0ff00000
  244. #define TCL_DATA_CMD_LOOPING_COUNT_OFFSET 0x0000001c
  245. #define TCL_DATA_CMD_LOOPING_COUNT_LSB 28
  246. #define TCL_DATA_CMD_LOOPING_COUNT_MSB 31
  247. #define TCL_DATA_CMD_LOOPING_COUNT_MASK 0xf0000000
  248. #endif