dp_rx_err.c 100 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #ifdef WIFI_MONITOR_SUPPORT
  31. #include "dp_htt.h"
  32. #include <dp_mon.h>
  33. #endif
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  38. #include "qdf_net_types.h"
  39. #include "dp_rx_buffer_pool.h"
  40. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  41. #define dp_rx_err_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max buffer in invalid peer SG list*/
  50. #define DP_MAX_INVALID_BUFFERS 10
  51. /* Max regular Rx packet routing error */
  52. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  53. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  54. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  55. #ifdef FEATURE_MEC
  56. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  57. struct dp_txrx_peer *txrx_peer,
  58. uint8_t *rx_tlv_hdr,
  59. qdf_nbuf_t nbuf)
  60. {
  61. struct dp_vdev *vdev = txrx_peer->vdev;
  62. struct dp_pdev *pdev = vdev->pdev;
  63. struct dp_mec_entry *mecentry = NULL;
  64. struct dp_ast_entry *ase = NULL;
  65. uint16_t sa_idx = 0;
  66. uint8_t *data;
  67. /*
  68. * Multicast Echo Check is required only if vdev is STA and
  69. * received pkt is a multicast/broadcast pkt. otherwise
  70. * skip the MEC check.
  71. */
  72. if (vdev->opmode != wlan_op_mode_sta)
  73. return false;
  74. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  75. return false;
  76. data = qdf_nbuf_data(nbuf);
  77. /*
  78. * if the received pkts src mac addr matches with vdev
  79. * mac address then drop the pkt as it is looped back
  80. */
  81. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  82. vdev->mac_addr.raw,
  83. QDF_MAC_ADDR_SIZE)))
  84. return true;
  85. /*
  86. * In case of qwrap isolation mode, donot drop loopback packets.
  87. * In isolation mode, all packets from the wired stations need to go
  88. * to rootap and loop back to reach the wireless stations and
  89. * vice-versa.
  90. */
  91. if (qdf_unlikely(vdev->isolation_vdev))
  92. return false;
  93. /*
  94. * if the received pkts src mac addr matches with the
  95. * wired PCs MAC addr which is behind the STA or with
  96. * wireless STAs MAC addr which are behind the Repeater,
  97. * then drop the pkt as it is looped back
  98. */
  99. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  100. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  101. if ((sa_idx < 0) ||
  102. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  103. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  104. "invalid sa_idx: %d", sa_idx);
  105. qdf_assert_always(0);
  106. }
  107. qdf_spin_lock_bh(&soc->ast_lock);
  108. ase = soc->ast_table[sa_idx];
  109. /*
  110. * this check was not needed since MEC is not dependent on AST,
  111. * but if we dont have this check SON has some issues in
  112. * dual backhaul scenario. in APS SON mode, client connected
  113. * to RE 2G and sends multicast packets. the RE sends it to CAP
  114. * over 5G backhaul. the CAP loopback it on 2G to RE.
  115. * On receiving in 2G STA vap, we assume that client has roamed
  116. * and kickout the client.
  117. */
  118. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  119. qdf_spin_unlock_bh(&soc->ast_lock);
  120. goto drop;
  121. }
  122. qdf_spin_unlock_bh(&soc->ast_lock);
  123. }
  124. qdf_spin_lock_bh(&soc->mec_lock);
  125. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  126. &data[QDF_MAC_ADDR_SIZE]);
  127. if (!mecentry) {
  128. qdf_spin_unlock_bh(&soc->mec_lock);
  129. return false;
  130. }
  131. qdf_spin_unlock_bh(&soc->mec_lock);
  132. drop:
  133. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  134. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  135. return true;
  136. }
  137. #endif
  138. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  139. void dp_rx_link_desc_refill_duplicate_check(
  140. struct dp_soc *soc,
  141. struct hal_buf_info *buf_info,
  142. hal_buff_addrinfo_t ring_buf_info)
  143. {
  144. struct hal_buf_info current_link_desc_buf_info = { 0 };
  145. /* do duplicate link desc address check */
  146. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  147. &current_link_desc_buf_info);
  148. /*
  149. * TODO - Check if the hal soc api call can be removed
  150. * since the cookie is just used for print.
  151. * buffer_addr_info is the first element of ring_desc
  152. */
  153. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  154. (uint32_t *)ring_buf_info,
  155. &current_link_desc_buf_info);
  156. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  157. buf_info->paddr)) {
  158. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  159. current_link_desc_buf_info.paddr,
  160. current_link_desc_buf_info.sw_cookie);
  161. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  162. }
  163. *buf_info = current_link_desc_buf_info;
  164. }
  165. /**
  166. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  167. * (WBM) by address
  168. *
  169. * @soc: core DP main context
  170. * @link_desc_addr: link descriptor addr
  171. *
  172. * Return: QDF_STATUS
  173. */
  174. QDF_STATUS
  175. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  176. hal_buff_addrinfo_t link_desc_addr,
  177. uint8_t bm_action)
  178. {
  179. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  180. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  181. hal_soc_handle_t hal_soc = soc->hal_soc;
  182. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  183. void *src_srng_desc;
  184. if (!wbm_rel_srng) {
  185. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  186. return status;
  187. }
  188. /* do duplicate link desc address check */
  189. dp_rx_link_desc_refill_duplicate_check(
  190. soc,
  191. &soc->last_op_info.wbm_rel_link_desc,
  192. link_desc_addr);
  193. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  194. /* TODO */
  195. /*
  196. * Need API to convert from hal_ring pointer to
  197. * Ring Type / Ring Id combo
  198. */
  199. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  200. soc, wbm_rel_srng);
  201. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  202. goto done;
  203. }
  204. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  205. if (qdf_likely(src_srng_desc)) {
  206. /* Return link descriptor through WBM ring (SW2WBM)*/
  207. hal_rx_msdu_link_desc_set(hal_soc,
  208. src_srng_desc, link_desc_addr, bm_action);
  209. status = QDF_STATUS_SUCCESS;
  210. } else {
  211. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  212. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  213. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  214. srng->ring_id,
  215. soc->stats.rx.err.hal_ring_access_full_fail);
  216. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  217. *srng->u.src_ring.hp_addr,
  218. srng->u.src_ring.reap_hp,
  219. *srng->u.src_ring.tp_addr,
  220. srng->u.src_ring.cached_tp);
  221. QDF_BUG(0);
  222. }
  223. done:
  224. hal_srng_access_end(hal_soc, wbm_rel_srng);
  225. return status;
  226. }
  227. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  228. /**
  229. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  230. * (WBM), following error handling
  231. *
  232. * @soc: core DP main context
  233. * @ring_desc: opaque pointer to the REO error ring descriptor
  234. *
  235. * Return: QDF_STATUS
  236. */
  237. QDF_STATUS
  238. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  239. uint8_t bm_action)
  240. {
  241. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  242. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  243. }
  244. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  245. /**
  246. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  247. *
  248. * @soc: core txrx main context
  249. * @ring_desc: opaque pointer to the REO error ring descriptor
  250. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  251. * @head: head of the local descriptor free-list
  252. * @tail: tail of the local descriptor free-list
  253. * @quota: No. of units (packets) that can be serviced in one shot.
  254. *
  255. * This function is used to drop all MSDU in an MPDU
  256. *
  257. * Return: uint32_t: No. of elements processed
  258. */
  259. static uint32_t
  260. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  261. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  262. uint8_t *mac_id,
  263. uint32_t quota)
  264. {
  265. uint32_t rx_bufs_used = 0;
  266. void *link_desc_va;
  267. struct hal_buf_info buf_info;
  268. struct dp_pdev *pdev;
  269. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  270. int i;
  271. uint8_t *rx_tlv_hdr;
  272. uint32_t tid;
  273. struct rx_desc_pool *rx_desc_pool;
  274. struct dp_rx_desc *rx_desc;
  275. /* First field in REO Dst ring Desc is buffer_addr_info */
  276. void *buf_addr_info = ring_desc;
  277. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  278. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  279. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  280. /* buffer_addr_info is the first element of ring_desc */
  281. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  282. (uint32_t *)ring_desc,
  283. &buf_info);
  284. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  285. if (!link_desc_va) {
  286. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  287. return rx_bufs_used;
  288. }
  289. more_msdu_link_desc:
  290. /* No UNMAP required -- this is "malloc_consistent" memory */
  291. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  292. &mpdu_desc_info->msdu_count);
  293. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  294. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  295. soc, msdu_list.sw_cookie[i]);
  296. qdf_assert_always(rx_desc);
  297. /* all buffers from a MSDU link link belong to same pdev */
  298. *mac_id = rx_desc->pool_id;
  299. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  300. if (!pdev) {
  301. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  302. soc, rx_desc->pool_id);
  303. return rx_bufs_used;
  304. }
  305. if (!dp_rx_desc_check_magic(rx_desc)) {
  306. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  307. soc, msdu_list.sw_cookie[i]);
  308. return rx_bufs_used;
  309. }
  310. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  311. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  312. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  313. rx_desc->unmapped = 1;
  314. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  315. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  316. rx_bufs_used++;
  317. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  318. rx_desc->rx_buf_start);
  319. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  320. soc, tid);
  321. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  322. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  323. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  324. dp_rx_send_pktlog(soc, pdev, rx_desc->nbuf,
  325. QDF_TX_RX_STATUS_DROP);
  326. /* Just free the buffers */
  327. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  328. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  329. &pdev->free_list_tail, rx_desc);
  330. }
  331. /*
  332. * If the msdu's are spread across multiple link-descriptors,
  333. * we cannot depend solely on the msdu_count(e.g., if msdu is
  334. * spread across multiple buffers).Hence, it is
  335. * necessary to check the next link_descriptor and release
  336. * all the msdu's that are part of it.
  337. */
  338. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  339. link_desc_va,
  340. &next_link_desc_addr_info);
  341. if (hal_rx_is_buf_addr_info_valid(
  342. &next_link_desc_addr_info)) {
  343. /* Clear the next link desc info for the current link_desc */
  344. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  345. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  346. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  347. hal_rx_buffer_addr_info_get_paddr(
  348. &next_link_desc_addr_info,
  349. &buf_info);
  350. /* buffer_addr_info is the first element of ring_desc */
  351. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  352. (uint32_t *)&next_link_desc_addr_info,
  353. &buf_info);
  354. cur_link_desc_addr_info = next_link_desc_addr_info;
  355. buf_addr_info = &cur_link_desc_addr_info;
  356. link_desc_va =
  357. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  358. goto more_msdu_link_desc;
  359. }
  360. quota--;
  361. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  362. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  363. return rx_bufs_used;
  364. }
  365. /**
  366. * dp_rx_pn_error_handle() - Handles PN check errors
  367. *
  368. * @soc: core txrx main context
  369. * @ring_desc: opaque pointer to the REO error ring descriptor
  370. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  371. * @head: head of the local descriptor free-list
  372. * @tail: tail of the local descriptor free-list
  373. * @quota: No. of units (packets) that can be serviced in one shot.
  374. *
  375. * This function implements PN error handling
  376. * If the peer is configured to ignore the PN check errors
  377. * or if DP feels, that this frame is still OK, the frame can be
  378. * re-injected back to REO to use some of the other features
  379. * of REO e.g. duplicate detection/routing to other cores
  380. *
  381. * Return: uint32_t: No. of elements processed
  382. */
  383. static uint32_t
  384. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  385. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  386. uint8_t *mac_id,
  387. uint32_t quota)
  388. {
  389. uint16_t peer_id;
  390. uint32_t rx_bufs_used = 0;
  391. struct dp_txrx_peer *txrx_peer;
  392. bool peer_pn_policy = false;
  393. dp_txrx_ref_handle txrx_ref_handle = NULL;
  394. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  395. mpdu_desc_info->peer_meta_data);
  396. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  397. &txrx_ref_handle,
  398. DP_MOD_ID_RX_ERR);
  399. if (qdf_likely(txrx_peer)) {
  400. /*
  401. * TODO: Check for peer specific policies & set peer_pn_policy
  402. */
  403. dp_err_rl("discard rx due to PN error for peer %pK",
  404. txrx_peer);
  405. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  406. }
  407. dp_rx_err_err("%pK: Packet received with PN error", soc);
  408. /* No peer PN policy -- definitely drop */
  409. if (!peer_pn_policy)
  410. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  411. mpdu_desc_info,
  412. mac_id, quota);
  413. return rx_bufs_used;
  414. }
  415. #ifdef DP_RX_DELIVER_ALL_OOR_FRAMES
  416. /**
  417. * dp_rx_deliver_oor_frame() - deliver OOR frames to stack
  418. * @soc: Datapath soc handler
  419. * @peer: pointer to DP peer
  420. * @nbuf: pointer to the skb of RX frame
  421. * @frame_mask: the mask for speical frame needed
  422. * @rx_tlv_hdr: start of rx tlv header
  423. *
  424. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  425. * single nbuf is expected.
  426. *
  427. * return: true - nbuf has been delivered to stack, false - not.
  428. */
  429. static bool
  430. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  431. struct dp_txrx_peer *txrx_peer,
  432. qdf_nbuf_t nbuf, uint32_t frame_mask,
  433. uint8_t *rx_tlv_hdr)
  434. {
  435. uint32_t l2_hdr_offset = 0;
  436. uint16_t msdu_len = 0;
  437. uint32_t skip_len;
  438. l2_hdr_offset =
  439. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  440. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  441. skip_len = l2_hdr_offset;
  442. } else {
  443. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  444. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  445. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  446. }
  447. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  448. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  449. qdf_nbuf_pull_head(nbuf, skip_len);
  450. qdf_nbuf_set_exc_frame(nbuf, 1);
  451. dp_info_rl("OOR frame, mpdu sn 0x%x",
  452. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  453. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer, nbuf, NULL);
  454. return true;
  455. }
  456. #else
  457. static bool
  458. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  459. struct dp_txrx_peer *txrx_peer,
  460. qdf_nbuf_t nbuf, uint32_t frame_mask,
  461. uint8_t *rx_tlv_hdr)
  462. {
  463. return dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  464. rx_tlv_hdr);
  465. }
  466. #endif
  467. /**
  468. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  469. *
  470. * @soc: core txrx main context
  471. * @nbuf: pointer to msdu skb
  472. * @peer_id: dp peer ID
  473. * @rx_tlv_hdr: start of rx tlv header
  474. *
  475. * This function process the msdu delivered from REO2TCL
  476. * ring with error type OOR
  477. *
  478. * Return: None
  479. */
  480. static void
  481. dp_rx_oor_handle(struct dp_soc *soc,
  482. qdf_nbuf_t nbuf,
  483. uint16_t peer_id,
  484. uint8_t *rx_tlv_hdr)
  485. {
  486. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  487. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  488. struct dp_txrx_peer *txrx_peer = NULL;
  489. dp_txrx_ref_handle txrx_ref_handle = NULL;
  490. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  491. &txrx_ref_handle,
  492. DP_MOD_ID_RX_ERR);
  493. if (!txrx_peer) {
  494. dp_info_rl("peer not found");
  495. goto free_nbuf;
  496. }
  497. if (dp_rx_deliver_oor_frame(soc, txrx_peer, nbuf, frame_mask,
  498. rx_tlv_hdr)) {
  499. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  500. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  501. return;
  502. }
  503. free_nbuf:
  504. if (txrx_peer)
  505. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  506. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  507. dp_rx_nbuf_free(nbuf);
  508. }
  509. /**
  510. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  511. * is a monotonous increment of packet number
  512. * from the previous successfully re-ordered
  513. * frame.
  514. * @soc: Datapath SOC handle
  515. * @ring_desc: REO ring descriptor
  516. * @nbuf: Current packet
  517. *
  518. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  519. */
  520. static inline QDF_STATUS
  521. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  522. qdf_nbuf_t nbuf)
  523. {
  524. uint64_t prev_pn, curr_pn[2];
  525. if (!hal_rx_encryption_info_valid(soc->hal_soc, qdf_nbuf_data(nbuf)))
  526. return QDF_STATUS_SUCCESS;
  527. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  528. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  529. if (curr_pn[0] > prev_pn)
  530. return QDF_STATUS_SUCCESS;
  531. return QDF_STATUS_E_FAILURE;
  532. }
  533. #ifdef WLAN_SKIP_BAR_UPDATE
  534. static
  535. void dp_rx_err_handle_bar(struct dp_soc *soc,
  536. struct dp_peer *peer,
  537. qdf_nbuf_t nbuf)
  538. {
  539. dp_info_rl("BAR update to H.W is skipped");
  540. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  541. }
  542. #else
  543. static
  544. void dp_rx_err_handle_bar(struct dp_soc *soc,
  545. struct dp_peer *peer,
  546. qdf_nbuf_t nbuf)
  547. {
  548. uint8_t *rx_tlv_hdr;
  549. unsigned char type, subtype;
  550. uint16_t start_seq_num;
  551. uint32_t tid;
  552. QDF_STATUS status;
  553. struct ieee80211_frame_bar *bar;
  554. /*
  555. * 1. Is this a BAR frame. If not Discard it.
  556. * 2. If it is, get the peer id, tid, ssn
  557. * 2a Do a tid update
  558. */
  559. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  560. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  561. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  562. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  563. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  564. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  565. dp_err_rl("Not a BAR frame!");
  566. return;
  567. }
  568. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  569. qdf_assert_always(tid < DP_MAX_TIDS);
  570. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  571. dp_info_rl("tid %u window_size %u start_seq_num %u",
  572. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  573. status = dp_rx_tid_update_wifi3(peer, tid,
  574. peer->rx_tid[tid].ba_win_size,
  575. start_seq_num,
  576. true);
  577. if (status != QDF_STATUS_SUCCESS) {
  578. dp_err_rl("failed to handle bar frame update rx tid");
  579. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  580. } else {
  581. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  582. }
  583. }
  584. #endif
  585. /**
  586. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  587. * @soc: Datapath SoC handle
  588. * @nbuf: packet being processed
  589. * @mpdu_desc_info: mpdu desc info for the current packet
  590. * @tid: tid on which the packet arrived
  591. * @err_status: Flag to indicate if REO encountered an error while routing this
  592. * frame
  593. * @error_code: REO error code
  594. *
  595. * Return: None
  596. */
  597. static void
  598. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  599. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  600. uint32_t tid, uint8_t err_status, uint32_t error_code)
  601. {
  602. uint16_t peer_id;
  603. struct dp_peer *peer;
  604. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  605. mpdu_desc_info->peer_meta_data);
  606. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  607. if (!peer)
  608. return;
  609. dp_info("BAR frame: "
  610. " peer_id = %d"
  611. " tid = %u"
  612. " SSN = %d"
  613. " error status = %d",
  614. peer->peer_id,
  615. tid,
  616. mpdu_desc_info->mpdu_seq,
  617. err_status);
  618. if (err_status == HAL_REO_ERROR_DETECTED) {
  619. switch (error_code) {
  620. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  621. case HAL_REO_ERR_BAR_FRAME_OOR:
  622. dp_rx_err_handle_bar(soc, peer, nbuf);
  623. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  624. break;
  625. default:
  626. DP_STATS_INC(soc, rx.bar_frame, 1);
  627. }
  628. }
  629. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  630. }
  631. #ifdef DP_INVALID_PEER_ASSERT
  632. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) \
  633. do { \
  634. qdf_assert_always(!(head)); \
  635. qdf_assert_always(!(tail)); \
  636. } while (0)
  637. #else
  638. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) /* no op */
  639. #endif
  640. /**
  641. * dp_rx_chain_msdus() - Function to chain all msdus of a mpdu
  642. * to pdev invalid peer list
  643. *
  644. * @soc: core DP main context
  645. * @nbuf: Buffer pointer
  646. * @rx_tlv_hdr: start of rx tlv header
  647. * @mac_id: mac id
  648. *
  649. * Return: bool: true for last msdu of mpdu
  650. */
  651. static bool
  652. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  653. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  654. {
  655. bool mpdu_done = false;
  656. qdf_nbuf_t curr_nbuf = NULL;
  657. qdf_nbuf_t tmp_nbuf = NULL;
  658. /* TODO: Currently only single radio is supported, hence
  659. * pdev hard coded to '0' index
  660. */
  661. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  662. if (!dp_pdev) {
  663. dp_rx_err_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  664. return mpdu_done;
  665. }
  666. /* if invalid peer SG list has max values free the buffers in list
  667. * and treat current buffer as start of list
  668. *
  669. * current logic to detect the last buffer from attn_tlv is not reliable
  670. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  671. * up
  672. */
  673. if (!dp_pdev->first_nbuf ||
  674. (dp_pdev->invalid_peer_head_msdu &&
  675. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  676. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  677. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  678. dp_pdev->ppdu_id = hal_rx_get_ppdu_id(soc->hal_soc,
  679. rx_tlv_hdr);
  680. dp_pdev->first_nbuf = true;
  681. /* If the new nbuf received is the first msdu of the
  682. * amsdu and there are msdus in the invalid peer msdu
  683. * list, then let us free all the msdus of the invalid
  684. * peer msdu list.
  685. * This scenario can happen when we start receiving
  686. * new a-msdu even before the previous a-msdu is completely
  687. * received.
  688. */
  689. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  690. while (curr_nbuf) {
  691. tmp_nbuf = curr_nbuf->next;
  692. dp_rx_nbuf_free(curr_nbuf);
  693. curr_nbuf = tmp_nbuf;
  694. }
  695. dp_pdev->invalid_peer_head_msdu = NULL;
  696. dp_pdev->invalid_peer_tail_msdu = NULL;
  697. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  698. }
  699. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(soc->hal_soc,
  700. rx_tlv_hdr) &&
  701. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  702. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  703. qdf_assert_always(dp_pdev->first_nbuf == true);
  704. dp_pdev->first_nbuf = false;
  705. mpdu_done = true;
  706. }
  707. /*
  708. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  709. * should be NULL here, add the checking for debugging purpose
  710. * in case some corner case.
  711. */
  712. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  713. dp_pdev->invalid_peer_tail_msdu);
  714. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  715. dp_pdev->invalid_peer_tail_msdu,
  716. nbuf);
  717. return mpdu_done;
  718. }
  719. /**
  720. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  721. * @soc: core DP main context
  722. * @ring_desc: Hal ring desc
  723. * @rx_desc: dp rx desc
  724. * @mpdu_desc_info: mpdu desc info
  725. *
  726. * Handle the error BAR frames received. Ensure the SOC level
  727. * stats are updated based on the REO error code. The BAR frames
  728. * are further processed by updating the Rx tids with the start
  729. * sequence number (SSN) and BA window size. Desc is returned
  730. * to the free desc list
  731. *
  732. * Return: none
  733. */
  734. static void
  735. dp_rx_bar_frame_handle(struct dp_soc *soc,
  736. hal_ring_desc_t ring_desc,
  737. struct dp_rx_desc *rx_desc,
  738. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  739. uint8_t err_status,
  740. uint32_t err_code)
  741. {
  742. qdf_nbuf_t nbuf;
  743. struct dp_pdev *pdev;
  744. struct rx_desc_pool *rx_desc_pool;
  745. uint8_t *rx_tlv_hdr;
  746. uint32_t tid;
  747. nbuf = rx_desc->nbuf;
  748. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  749. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  750. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  751. rx_desc->unmapped = 1;
  752. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  753. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  754. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  755. rx_tlv_hdr);
  756. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  757. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  758. err_code);
  759. dp_rx_send_pktlog(soc, pdev, nbuf, QDF_TX_RX_STATUS_DROP);
  760. dp_rx_link_desc_return(soc, ring_desc,
  761. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  762. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  763. rx_desc->pool_id);
  764. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  765. &pdev->free_list_tail,
  766. rx_desc);
  767. }
  768. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  769. /**
  770. * dp_2k_jump_handle() - Function to handle 2k jump exception
  771. * on WBM ring
  772. *
  773. * @soc: core DP main context
  774. * @nbuf: buffer pointer
  775. * @rx_tlv_hdr: start of rx tlv header
  776. * @peer_id: peer id of first msdu
  777. * @tid: Tid for which exception occurred
  778. *
  779. * This function handles 2k jump violations arising out
  780. * of receiving aggregates in non BA case. This typically
  781. * may happen if aggregates are received on a QOS enabled TID
  782. * while Rx window size is still initialized to value of 2. Or
  783. * it may also happen if negotiated window size is 1 but peer
  784. * sends aggregates.
  785. *
  786. */
  787. void
  788. dp_2k_jump_handle(struct dp_soc *soc,
  789. qdf_nbuf_t nbuf,
  790. uint8_t *rx_tlv_hdr,
  791. uint16_t peer_id,
  792. uint8_t tid)
  793. {
  794. struct dp_peer *peer = NULL;
  795. struct dp_rx_tid *rx_tid = NULL;
  796. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  797. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  798. if (!peer) {
  799. dp_rx_err_info_rl("%pK: peer not found", soc);
  800. goto free_nbuf;
  801. }
  802. if (tid >= DP_MAX_TIDS) {
  803. dp_info_rl("invalid tid");
  804. goto nbuf_deliver;
  805. }
  806. rx_tid = &peer->rx_tid[tid];
  807. qdf_spin_lock_bh(&rx_tid->tid_lock);
  808. /* only if BA session is active, allow send Delba */
  809. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  810. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  811. goto nbuf_deliver;
  812. }
  813. if (!rx_tid->delba_tx_status) {
  814. rx_tid->delba_tx_retry++;
  815. rx_tid->delba_tx_status = 1;
  816. rx_tid->delba_rcode =
  817. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  818. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  819. if (soc->cdp_soc.ol_ops->send_delba) {
  820. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  821. 1);
  822. soc->cdp_soc.ol_ops->send_delba(
  823. peer->vdev->pdev->soc->ctrl_psoc,
  824. peer->vdev->vdev_id,
  825. peer->mac_addr.raw,
  826. tid,
  827. rx_tid->delba_rcode,
  828. CDP_DELBA_2K_JUMP);
  829. }
  830. } else {
  831. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  832. }
  833. nbuf_deliver:
  834. if (dp_rx_deliver_special_frame(soc, peer->txrx_peer, nbuf, frame_mask,
  835. rx_tlv_hdr)) {
  836. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  837. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  838. return;
  839. }
  840. free_nbuf:
  841. if (peer)
  842. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  843. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  844. dp_rx_nbuf_free(nbuf);
  845. }
  846. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  847. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  848. /**
  849. * dp_rx_null_q_handle_invalid_peer_id_exception() - to find exception
  850. * @soc: pointer to dp_soc struct
  851. * @pool_id: Pool id to find dp_pdev
  852. * @rx_tlv_hdr: TLV header of received packet
  853. * @nbuf: SKB
  854. *
  855. * In certain types of packets if peer_id is not correct then
  856. * driver may not be able find. Try finding peer by addr_2 of
  857. * received MPDU. If you find the peer then most likely sw_peer_id &
  858. * ast_idx is corrupted.
  859. *
  860. * Return: True if you find the peer by addr_2 of received MPDU else false
  861. */
  862. static bool
  863. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  864. uint8_t pool_id,
  865. uint8_t *rx_tlv_hdr,
  866. qdf_nbuf_t nbuf)
  867. {
  868. struct dp_peer *peer = NULL;
  869. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  870. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  871. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  872. if (!pdev) {
  873. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  874. soc, pool_id);
  875. return false;
  876. }
  877. /*
  878. * WAR- In certain types of packets if peer_id is not correct then
  879. * driver may not be able find. Try finding peer by addr_2 of
  880. * received MPDU
  881. */
  882. if (wh)
  883. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  884. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  885. if (peer) {
  886. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  887. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  888. QDF_TRACE_LEVEL_DEBUG);
  889. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  890. 1, qdf_nbuf_len(nbuf));
  891. dp_rx_nbuf_free(nbuf);
  892. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  893. return true;
  894. }
  895. return false;
  896. }
  897. /**
  898. * dp_rx_check_pkt_len() - Check for pktlen validity
  899. * @soc: DP SOC context
  900. * @pkt_len: computed length of the pkt from caller in bytes
  901. *
  902. * Return: true if pktlen > RX_BUFFER_SIZE, else return false
  903. *
  904. */
  905. static inline
  906. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  907. {
  908. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  909. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  910. 1, pkt_len);
  911. return true;
  912. } else {
  913. return false;
  914. }
  915. }
  916. #else
  917. static inline bool
  918. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  919. uint8_t pool_id,
  920. uint8_t *rx_tlv_hdr,
  921. qdf_nbuf_t nbuf)
  922. {
  923. return false;
  924. }
  925. static inline
  926. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  927. {
  928. return false;
  929. }
  930. #endif
  931. /*
  932. * dp_rx_deliver_to_osif_stack() - function to deliver rx pkts to stack
  933. * @soc: DP soc
  934. * @vdv: DP vdev handle
  935. * @txrx_peer: pointer to the txrx_peer object
  936. * @nbuf: skb list head
  937. * @tail: skb list tail
  938. * @is_eapol: eapol pkt check
  939. *
  940. * Return: None
  941. */
  942. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  943. static inline void
  944. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  945. struct dp_vdev *vdev,
  946. struct dp_txrx_peer *txrx_peer,
  947. qdf_nbuf_t nbuf,
  948. qdf_nbuf_t tail,
  949. bool is_eapol)
  950. {
  951. if (is_eapol && soc->eapol_over_control_port)
  952. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  953. else
  954. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  955. }
  956. #else
  957. static inline void
  958. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  959. struct dp_vdev *vdev,
  960. struct dp_txrx_peer *txrx_peer,
  961. qdf_nbuf_t nbuf,
  962. qdf_nbuf_t tail,
  963. bool is_eapol)
  964. {
  965. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  966. }
  967. #endif
  968. #ifdef WLAN_FEATURE_11BE_MLO
  969. /*
  970. * dp_rx_err_match_dhost() - function to check whether dest-mac is correct
  971. * @eh: Ethernet header of incoming packet
  972. * @vdev: dp_vdev object of the VAP on which this data packet is received
  973. *
  974. * Return: 1 if the destination mac is correct,
  975. * 0 if this frame is not correctly destined to this VAP/MLD
  976. */
  977. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  978. {
  979. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  980. QDF_MAC_ADDR_SIZE) == 0) ||
  981. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  982. QDF_MAC_ADDR_SIZE) == 0));
  983. }
  984. #else
  985. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  986. {
  987. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  988. QDF_MAC_ADDR_SIZE) == 0);
  989. }
  990. #endif
  991. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  992. /**
  993. * dp_rx_err_drop_3addr_mcast() - Check if feature drop_3ddr_mcast is enabled
  994. * If so, drop the multicast frame.
  995. * @vdev: datapath vdev
  996. * @rx_tlv_hdr: TLV header
  997. *
  998. * Return: true if packet is to be dropped,
  999. * false, if packet is not dropped.
  1000. */
  1001. static bool
  1002. dp_rx_err_drop_3addr_mcast(struct dp_vdev *vdev, uint8_t *rx_tlv_hdr)
  1003. {
  1004. struct dp_soc *soc = vdev->pdev->soc;
  1005. if (!vdev->drop_3addr_mcast)
  1006. return false;
  1007. if (vdev->opmode != wlan_op_mode_sta)
  1008. return false;
  1009. if (hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  1010. return true;
  1011. return false;
  1012. }
  1013. /**
  1014. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  1015. * for this frame received in REO error ring.
  1016. * @soc: Datapath SOC handle
  1017. * @error: REO error detected or not
  1018. * @error_code: Error code in case of REO error
  1019. *
  1020. * Return: true if pn check if needed in software,
  1021. * false, if pn check if not needed.
  1022. */
  1023. static inline bool
  1024. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  1025. uint32_t error_code)
  1026. {
  1027. return (soc->features.pn_in_reo_dest &&
  1028. (error == HAL_REO_ERROR_DETECTED &&
  1029. (hal_rx_reo_is_2k_jump(error_code) ||
  1030. hal_rx_reo_is_oor_error(error_code) ||
  1031. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  1032. }
  1033. /**
  1034. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  1035. * descriptor violation on either a
  1036. * REO or WBM ring
  1037. *
  1038. * @soc: core DP main context
  1039. * @nbuf: buffer pointer
  1040. * @rx_tlv_hdr: start of rx tlv header
  1041. * @pool_id: mac id
  1042. * @txrx_peer: txrx peer handle
  1043. *
  1044. * This function handles NULL queue descriptor violations arising out
  1045. * a missing REO queue for a given peer or a given TID. This typically
  1046. * may happen if a packet is received on a QOS enabled TID before the
  1047. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  1048. * it may also happen for MC/BC frames if they are not routed to the
  1049. * non-QOS TID queue, in the absence of any other default TID queue.
  1050. * This error can show up both in a REO destination or WBM release ring.
  1051. *
  1052. * Return: QDF_STATUS_SUCCESS, if nbuf handled successfully. QDF status code
  1053. * if nbuf could not be handled or dropped.
  1054. */
  1055. static QDF_STATUS
  1056. dp_rx_null_q_desc_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1057. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1058. struct dp_txrx_peer *txrx_peer)
  1059. {
  1060. uint32_t pkt_len;
  1061. uint16_t msdu_len;
  1062. struct dp_vdev *vdev;
  1063. uint8_t tid;
  1064. qdf_ether_header_t *eh;
  1065. struct hal_rx_msdu_metadata msdu_metadata;
  1066. uint16_t sa_idx = 0;
  1067. bool is_eapol = 0;
  1068. bool enh_flag;
  1069. qdf_nbuf_set_rx_chfrag_start(nbuf,
  1070. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1071. rx_tlv_hdr));
  1072. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1073. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1074. rx_tlv_hdr));
  1075. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1076. rx_tlv_hdr));
  1077. qdf_nbuf_set_da_valid(nbuf,
  1078. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1079. rx_tlv_hdr));
  1080. qdf_nbuf_set_sa_valid(nbuf,
  1081. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1082. rx_tlv_hdr));
  1083. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1084. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1085. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1086. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1087. if (dp_rx_check_pkt_len(soc, pkt_len))
  1088. goto drop_nbuf;
  1089. /* Set length in nbuf */
  1090. qdf_nbuf_set_pktlen(
  1091. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1092. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1093. }
  1094. /*
  1095. * Check if DMA completed -- msdu_done is the last bit
  1096. * to be written
  1097. */
  1098. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1099. dp_err_rl("MSDU DONE failure");
  1100. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1101. QDF_TRACE_LEVEL_INFO);
  1102. qdf_assert(0);
  1103. }
  1104. if (!txrx_peer &&
  1105. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1106. rx_tlv_hdr, nbuf))
  1107. return QDF_STATUS_E_FAILURE;
  1108. if (!txrx_peer) {
  1109. bool mpdu_done = false;
  1110. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1111. if (!pdev) {
  1112. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1113. return QDF_STATUS_E_FAILURE;
  1114. }
  1115. dp_err_rl("txrx_peer is NULL");
  1116. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1117. qdf_nbuf_len(nbuf));
  1118. /* QCN9000 has the support enabled */
  1119. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1120. mpdu_done = true;
  1121. nbuf->next = NULL;
  1122. /* Trigger invalid peer handler wrapper */
  1123. dp_rx_process_invalid_peer_wrapper(soc,
  1124. nbuf, mpdu_done, pool_id);
  1125. } else {
  1126. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  1127. /* Trigger invalid peer handler wrapper */
  1128. dp_rx_process_invalid_peer_wrapper(soc,
  1129. pdev->invalid_peer_head_msdu,
  1130. mpdu_done, pool_id);
  1131. }
  1132. if (mpdu_done) {
  1133. pdev->invalid_peer_head_msdu = NULL;
  1134. pdev->invalid_peer_tail_msdu = NULL;
  1135. }
  1136. return QDF_STATUS_E_FAILURE;
  1137. }
  1138. vdev = txrx_peer->vdev;
  1139. if (!vdev) {
  1140. dp_err_rl("Null vdev!");
  1141. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1142. goto drop_nbuf;
  1143. }
  1144. /*
  1145. * Advance the packet start pointer by total size of
  1146. * pre-header TLV's
  1147. */
  1148. if (qdf_nbuf_is_frag(nbuf))
  1149. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1150. else
  1151. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1152. soc->rx_pkt_tlv_size));
  1153. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1154. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1155. if (dp_rx_err_drop_3addr_mcast(vdev, rx_tlv_hdr)) {
  1156. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.mcast_3addr_drop, 1);
  1157. goto drop_nbuf;
  1158. }
  1159. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1160. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1161. if ((sa_idx < 0) ||
  1162. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1163. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1164. goto drop_nbuf;
  1165. }
  1166. }
  1167. if ((!soc->mec_fw_offload) &&
  1168. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1169. /* this is a looped back MCBC pkt, drop it */
  1170. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1171. qdf_nbuf_len(nbuf));
  1172. goto drop_nbuf;
  1173. }
  1174. /*
  1175. * In qwrap mode if the received packet matches with any of the vdev
  1176. * mac addresses, drop it. Donot receive multicast packets originated
  1177. * from any proxysta.
  1178. */
  1179. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1180. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1181. qdf_nbuf_len(nbuf));
  1182. goto drop_nbuf;
  1183. }
  1184. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1185. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1186. rx_tlv_hdr))) {
  1187. dp_err_rl("free buffer for multicast packet");
  1188. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1);
  1189. goto drop_nbuf;
  1190. }
  1191. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1192. dp_err_rl("mcast Policy Check Drop pkt");
  1193. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1);
  1194. goto drop_nbuf;
  1195. }
  1196. /* WDS Source Port Learning */
  1197. if (!soc->ast_offload_support &&
  1198. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1199. vdev->wds_enabled))
  1200. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1201. msdu_metadata);
  1202. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1203. struct dp_peer *peer;
  1204. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1205. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1206. DP_MOD_ID_RX_ERR);
  1207. if (peer) {
  1208. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1209. dp_rx_tid_setup_wifi3(peer, tid, 1,
  1210. IEEE80211_SEQ_MAX);
  1211. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1212. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1213. }
  1214. }
  1215. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1216. if (!txrx_peer->authorize) {
  1217. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  1218. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  1219. if (is_eapol) {
  1220. if (!dp_rx_err_match_dhost(eh, vdev))
  1221. goto drop_nbuf;
  1222. } else {
  1223. goto drop_nbuf;
  1224. }
  1225. }
  1226. /*
  1227. * Drop packets in this path if cce_match is found. Packets will come
  1228. * in following path depending on whether tidQ is setup.
  1229. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1230. * cce_match = 1
  1231. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1232. * dropped.
  1233. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1234. * cce_match = 1
  1235. * These packets need to be dropped and should not get delivered
  1236. * to stack.
  1237. */
  1238. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr))) {
  1239. goto drop_nbuf;
  1240. }
  1241. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1242. qdf_nbuf_set_next(nbuf, NULL);
  1243. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1244. } else {
  1245. enh_flag = vdev->pdev->enhanced_stats_en;
  1246. qdf_nbuf_set_next(nbuf, NULL);
  1247. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1248. enh_flag);
  1249. /*
  1250. * Update the protocol tag in SKB based on
  1251. * CCE metadata
  1252. */
  1253. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1254. EXCEPTION_DEST_RING_ID,
  1255. true, true);
  1256. /* Update the flow tag in SKB based on FSE metadata */
  1257. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1258. rx_tlv_hdr, true);
  1259. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1260. soc->hal_soc, rx_tlv_hdr) &&
  1261. (vdev->rx_decap_type ==
  1262. htt_cmn_pkt_type_ethernet))) {
  1263. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1264. enh_flag);
  1265. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1266. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  1267. qdf_nbuf_len(nbuf),
  1268. enh_flag);
  1269. }
  1270. qdf_nbuf_set_exc_frame(nbuf, 1);
  1271. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1272. is_eapol);
  1273. }
  1274. return QDF_STATUS_SUCCESS;
  1275. drop_nbuf:
  1276. dp_rx_nbuf_free(nbuf);
  1277. return QDF_STATUS_E_FAILURE;
  1278. }
  1279. /**
  1280. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  1281. *
  1282. * @soc: core txrx main context
  1283. * @ring_desc: opaque pointer to the REO error ring descriptor
  1284. * @mpdu_desc_info: pointer to mpdu level description info
  1285. * @link_desc_va: pointer to msdu_link_desc virtual address
  1286. * @err_code: reo erro code fetched from ring entry
  1287. *
  1288. * Function to handle msdus fetched from msdu link desc, currently
  1289. * support REO error NULL queue, 2K jump, OOR.
  1290. *
  1291. * Return: msdu count processed
  1292. */
  1293. static uint32_t
  1294. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  1295. void *ring_desc,
  1296. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  1297. void *link_desc_va,
  1298. enum hal_reo_error_code err_code)
  1299. {
  1300. uint32_t rx_bufs_used = 0;
  1301. struct dp_pdev *pdev;
  1302. int i;
  1303. uint8_t *rx_tlv_hdr_first;
  1304. uint8_t *rx_tlv_hdr_last;
  1305. uint32_t tid = DP_MAX_TIDS;
  1306. uint16_t peer_id;
  1307. struct dp_rx_desc *rx_desc;
  1308. struct rx_desc_pool *rx_desc_pool;
  1309. qdf_nbuf_t nbuf;
  1310. struct hal_buf_info buf_info;
  1311. struct hal_rx_msdu_list msdu_list;
  1312. uint16_t num_msdus;
  1313. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  1314. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  1315. /* First field in REO Dst ring Desc is buffer_addr_info */
  1316. void *buf_addr_info = ring_desc;
  1317. qdf_nbuf_t head_nbuf = NULL;
  1318. qdf_nbuf_t tail_nbuf = NULL;
  1319. uint16_t msdu_processed = 0;
  1320. QDF_STATUS status;
  1321. bool ret, is_pn_check_needed;
  1322. uint8_t rx_desc_pool_id;
  1323. struct dp_txrx_peer *txrx_peer = NULL;
  1324. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1325. hal_ring_handle_t hal_ring_hdl = soc->reo_exception_ring.hal_srng;
  1326. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1327. mpdu_desc_info->peer_meta_data);
  1328. is_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1329. HAL_REO_ERROR_DETECTED,
  1330. err_code);
  1331. more_msdu_link_desc:
  1332. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1333. &num_msdus);
  1334. for (i = 0; i < num_msdus; i++) {
  1335. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1336. soc,
  1337. msdu_list.sw_cookie[i]);
  1338. qdf_assert_always(rx_desc);
  1339. nbuf = rx_desc->nbuf;
  1340. /*
  1341. * this is a unlikely scenario where the host is reaping
  1342. * a descriptor which it already reaped just a while ago
  1343. * but is yet to replenish it back to HW.
  1344. * In this case host will dump the last 128 descriptors
  1345. * including the software descriptor rx_desc and assert.
  1346. */
  1347. if (qdf_unlikely(!rx_desc->in_use) ||
  1348. qdf_unlikely(!nbuf)) {
  1349. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1350. dp_info_rl("Reaping rx_desc not in use!");
  1351. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1352. ring_desc, rx_desc);
  1353. /* ignore duplicate RX desc and continue to process */
  1354. /* Pop out the descriptor */
  1355. continue;
  1356. }
  1357. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1358. msdu_list.paddr[i]);
  1359. if (!ret) {
  1360. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1361. rx_desc->in_err_state = 1;
  1362. continue;
  1363. }
  1364. rx_desc_pool_id = rx_desc->pool_id;
  1365. /* all buffers from a MSDU link belong to same pdev */
  1366. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc_pool_id);
  1367. dp_rx_send_pktlog(soc, pdev, nbuf, QDF_TX_RX_STATUS_OK);
  1368. rx_desc_pool = &soc->rx_desc_buf[rx_desc_pool_id];
  1369. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1370. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1371. rx_desc->unmapped = 1;
  1372. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1373. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  1374. rx_bufs_used++;
  1375. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1376. &pdev->free_list_tail, rx_desc);
  1377. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  1378. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  1379. HAL_MSDU_F_MSDU_CONTINUATION))
  1380. continue;
  1381. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  1382. rx_desc_pool_id)) {
  1383. /* MSDU queued back to the pool */
  1384. goto process_next_msdu;
  1385. }
  1386. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  1387. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  1388. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  1389. nbuf = dp_rx_sg_create(soc, head_nbuf);
  1390. qdf_nbuf_set_is_frag(nbuf, 1);
  1391. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  1392. }
  1393. if (is_pn_check_needed) {
  1394. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  1395. if (QDF_IS_STATUS_ERROR(status)) {
  1396. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  1397. 1);
  1398. dp_rx_nbuf_free(nbuf);
  1399. goto process_next_msdu;
  1400. }
  1401. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  1402. qdf_nbuf_data(nbuf),
  1403. mpdu_desc_info);
  1404. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1405. mpdu_desc_info->peer_meta_data);
  1406. if (mpdu_desc_info->bar_frame)
  1407. _dp_rx_bar_frame_handle(soc, nbuf,
  1408. mpdu_desc_info, tid,
  1409. HAL_REO_ERROR_DETECTED,
  1410. err_code);
  1411. }
  1412. switch (err_code) {
  1413. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1414. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1415. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1416. /*
  1417. * only first msdu, mpdu start description tlv valid?
  1418. * and use it for following msdu.
  1419. */
  1420. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1421. rx_tlv_hdr_last))
  1422. tid = hal_rx_mpdu_start_tid_get(
  1423. soc->hal_soc,
  1424. rx_tlv_hdr_first);
  1425. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  1426. peer_id, tid);
  1427. break;
  1428. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1429. case HAL_REO_ERR_BAR_FRAME_OOR:
  1430. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  1431. break;
  1432. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1433. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(
  1434. soc, peer_id,
  1435. &txrx_ref_handle,
  1436. DP_MOD_ID_RX_ERR);
  1437. if (!txrx_peer)
  1438. dp_info_rl("txrx_peer is null peer_id %u",
  1439. peer_id);
  1440. dp_rx_null_q_desc_handle(soc, nbuf, rx_tlv_hdr_last,
  1441. rx_desc_pool_id, txrx_peer);
  1442. if (txrx_peer)
  1443. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1444. DP_MOD_ID_RX_ERR);
  1445. break;
  1446. default:
  1447. dp_err_rl("Non-support error code %d", err_code);
  1448. dp_rx_nbuf_free(nbuf);
  1449. }
  1450. process_next_msdu:
  1451. msdu_processed++;
  1452. head_nbuf = NULL;
  1453. tail_nbuf = NULL;
  1454. }
  1455. /*
  1456. * If the msdu's are spread across multiple link-descriptors,
  1457. * we cannot depend solely on the msdu_count(e.g., if msdu is
  1458. * spread across multiple buffers).Hence, it is
  1459. * necessary to check the next link_descriptor and release
  1460. * all the msdu's that are part of it.
  1461. */
  1462. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  1463. link_desc_va,
  1464. &next_link_desc_addr_info);
  1465. if (hal_rx_is_buf_addr_info_valid(
  1466. &next_link_desc_addr_info)) {
  1467. /* Clear the next link desc info for the current link_desc */
  1468. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  1469. dp_rx_link_desc_return_by_addr(
  1470. soc,
  1471. buf_addr_info,
  1472. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1473. hal_rx_buffer_addr_info_get_paddr(
  1474. &next_link_desc_addr_info,
  1475. &buf_info);
  1476. /* buffer_addr_info is the first element of ring_desc */
  1477. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  1478. (uint32_t *)&next_link_desc_addr_info,
  1479. &buf_info);
  1480. link_desc_va =
  1481. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1482. cur_link_desc_addr_info = next_link_desc_addr_info;
  1483. buf_addr_info = &cur_link_desc_addr_info;
  1484. goto more_msdu_link_desc;
  1485. }
  1486. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  1487. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1488. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  1489. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  1490. return rx_bufs_used;
  1491. }
  1492. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1493. /**
  1494. * dp_rx_process_rxdma_err() - Function to deliver rxdma unencrypted_err
  1495. * frames to OS or wifi parse errors.
  1496. * @soc: core DP main context
  1497. * @nbuf: buffer pointer
  1498. * @rx_tlv_hdr: start of rx tlv header
  1499. * @txrx_peer: peer reference
  1500. * @err_code: rxdma err code
  1501. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1502. * pool_id has same mapping)
  1503. *
  1504. * Return: None
  1505. */
  1506. void
  1507. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1508. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1509. uint8_t err_code, uint8_t mac_id)
  1510. {
  1511. uint32_t pkt_len, l2_hdr_offset;
  1512. uint16_t msdu_len;
  1513. struct dp_vdev *vdev;
  1514. qdf_ether_header_t *eh;
  1515. bool is_broadcast;
  1516. /*
  1517. * Check if DMA completed -- msdu_done is the last bit
  1518. * to be written
  1519. */
  1520. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1521. dp_err_rl("MSDU DONE failure");
  1522. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1523. QDF_TRACE_LEVEL_INFO);
  1524. qdf_assert(0);
  1525. }
  1526. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1527. rx_tlv_hdr);
  1528. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1529. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1530. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1531. /* Drop & free packet */
  1532. dp_rx_nbuf_free(nbuf);
  1533. return;
  1534. }
  1535. /* Set length in nbuf */
  1536. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1537. qdf_nbuf_set_next(nbuf, NULL);
  1538. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1539. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1540. if (!txrx_peer) {
  1541. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1542. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1543. qdf_nbuf_len(nbuf));
  1544. /* Trigger invalid peer handler wrapper */
  1545. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1546. return;
  1547. }
  1548. vdev = txrx_peer->vdev;
  1549. if (!vdev) {
  1550. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1551. vdev);
  1552. /* Drop & free packet */
  1553. dp_rx_nbuf_free(nbuf);
  1554. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1555. return;
  1556. }
  1557. /*
  1558. * Advance the packet start pointer by total size of
  1559. * pre-header TLV's
  1560. */
  1561. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1562. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1563. uint8_t *pkt_type;
  1564. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1565. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1566. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1567. htons(QDF_LLC_STP)) {
  1568. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1569. goto process_mesh;
  1570. } else {
  1571. goto process_rx;
  1572. }
  1573. }
  1574. }
  1575. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1576. goto process_mesh;
  1577. /*
  1578. * WAPI cert AP sends rekey frames as unencrypted.
  1579. * Thus RXDMA will report unencrypted frame error.
  1580. * To pass WAPI cert case, SW needs to pass unencrypted
  1581. * rekey frame to stack.
  1582. */
  1583. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1584. goto process_rx;
  1585. }
  1586. /*
  1587. * In dynamic WEP case rekey frames are not encrypted
  1588. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1589. * key install is already done
  1590. */
  1591. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1592. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1593. goto process_rx;
  1594. process_mesh:
  1595. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1596. dp_rx_nbuf_free(nbuf);
  1597. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1598. return;
  1599. }
  1600. if (vdev->mesh_vdev) {
  1601. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1602. == QDF_STATUS_SUCCESS) {
  1603. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1604. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1605. dp_rx_nbuf_free(nbuf);
  1606. return;
  1607. }
  1608. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1609. }
  1610. process_rx:
  1611. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1612. rx_tlv_hdr) &&
  1613. (vdev->rx_decap_type ==
  1614. htt_cmn_pkt_type_ethernet))) {
  1615. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1616. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1617. (eh->ether_dhost)) ? 1 : 0 ;
  1618. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1619. qdf_nbuf_len(nbuf));
  1620. if (is_broadcast) {
  1621. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1622. qdf_nbuf_len(nbuf));
  1623. }
  1624. }
  1625. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1626. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1627. } else {
  1628. /* Update the protocol tag in SKB based on CCE metadata */
  1629. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1630. EXCEPTION_DEST_RING_ID, true, true);
  1631. /* Update the flow tag in SKB based on FSE metadata */
  1632. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1633. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1634. qdf_nbuf_set_exc_frame(nbuf, 1);
  1635. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  1636. }
  1637. return;
  1638. }
  1639. /**
  1640. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  1641. * @soc: core DP main context
  1642. * @nbuf: buffer pointer
  1643. * @rx_tlv_hdr: start of rx tlv header
  1644. * @txrx_peer: txrx peer handle
  1645. *
  1646. * return: void
  1647. */
  1648. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1649. uint8_t *rx_tlv_hdr,
  1650. struct dp_txrx_peer *txrx_peer)
  1651. {
  1652. struct dp_vdev *vdev = NULL;
  1653. struct dp_pdev *pdev = NULL;
  1654. struct ol_if_ops *tops = NULL;
  1655. uint16_t rx_seq, fragno;
  1656. uint8_t is_raw;
  1657. unsigned int tid;
  1658. QDF_STATUS status;
  1659. struct cdp_rx_mic_err_info mic_failure_info;
  1660. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1661. rx_tlv_hdr))
  1662. return;
  1663. if (!txrx_peer) {
  1664. dp_info_rl("txrx_peer not found");
  1665. goto fail;
  1666. }
  1667. vdev = txrx_peer->vdev;
  1668. if (!vdev) {
  1669. dp_info_rl("VDEV not found");
  1670. goto fail;
  1671. }
  1672. pdev = vdev->pdev;
  1673. if (!pdev) {
  1674. dp_info_rl("PDEV not found");
  1675. goto fail;
  1676. }
  1677. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1678. if (is_raw) {
  1679. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1680. qdf_nbuf_data(nbuf));
  1681. /* Can get only last fragment */
  1682. if (fragno) {
  1683. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1684. qdf_nbuf_data(nbuf));
  1685. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1686. qdf_nbuf_data(nbuf));
  1687. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1688. tid, rx_seq, nbuf);
  1689. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1690. "status %d !", rx_seq, fragno, status);
  1691. return;
  1692. }
  1693. }
  1694. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1695. &mic_failure_info.da_mac_addr.bytes[0])) {
  1696. dp_err_rl("Failed to get da_mac_addr");
  1697. goto fail;
  1698. }
  1699. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1700. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1701. dp_err_rl("Failed to get ta_mac_addr");
  1702. goto fail;
  1703. }
  1704. mic_failure_info.key_id = 0;
  1705. mic_failure_info.multicast =
  1706. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1707. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1708. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1709. mic_failure_info.data = NULL;
  1710. mic_failure_info.vdev_id = vdev->vdev_id;
  1711. tops = pdev->soc->cdp_soc.ol_ops;
  1712. if (tops->rx_mic_error)
  1713. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1714. &mic_failure_info);
  1715. fail:
  1716. dp_rx_nbuf_free(nbuf);
  1717. return;
  1718. }
  1719. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1720. defined(WLAN_MCAST_MLO)
  1721. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1722. struct dp_vdev *vdev,
  1723. struct dp_txrx_peer *peer,
  1724. qdf_nbuf_t nbuf)
  1725. {
  1726. if (soc->arch_ops.dp_rx_mcast_handler) {
  1727. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer, nbuf))
  1728. return true;
  1729. }
  1730. return false;
  1731. }
  1732. #else
  1733. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1734. struct dp_vdev *vdev,
  1735. struct dp_txrx_peer *peer,
  1736. qdf_nbuf_t nbuf)
  1737. {
  1738. return false;
  1739. }
  1740. #endif
  1741. /**
  1742. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1743. * Free any other packet which comes in
  1744. * this path.
  1745. *
  1746. * @soc: core DP main context
  1747. * @nbuf: buffer pointer
  1748. * @txrx_peer: txrx peer handle
  1749. * @rx_tlv_hdr: start of rx tlv header
  1750. * @err_src: rxdma/reo
  1751. *
  1752. * This function indicates EAPOL frame received in wbm error ring to stack.
  1753. * Any other frame should be dropped.
  1754. *
  1755. * Return: SUCCESS if delivered to stack
  1756. */
  1757. static void
  1758. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1759. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1760. enum hal_rx_wbm_error_source err_src)
  1761. {
  1762. uint32_t pkt_len;
  1763. uint16_t msdu_len;
  1764. struct dp_vdev *vdev;
  1765. struct hal_rx_msdu_metadata msdu_metadata;
  1766. bool is_eapol;
  1767. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1768. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1769. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1770. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1771. if (dp_rx_check_pkt_len(soc, pkt_len))
  1772. goto drop_nbuf;
  1773. /* Set length in nbuf */
  1774. qdf_nbuf_set_pktlen(
  1775. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1776. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1777. }
  1778. /*
  1779. * Check if DMA completed -- msdu_done is the last bit
  1780. * to be written
  1781. */
  1782. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1783. dp_err_rl("MSDU DONE failure");
  1784. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1785. QDF_TRACE_LEVEL_INFO);
  1786. qdf_assert(0);
  1787. }
  1788. if (!txrx_peer)
  1789. goto drop_nbuf;
  1790. vdev = txrx_peer->vdev;
  1791. if (!vdev) {
  1792. dp_err_rl("Null vdev!");
  1793. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1794. goto drop_nbuf;
  1795. }
  1796. /*
  1797. * Advance the packet start pointer by total size of
  1798. * pre-header TLV's
  1799. */
  1800. if (qdf_nbuf_is_frag(nbuf))
  1801. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1802. else
  1803. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1804. soc->rx_pkt_tlv_size));
  1805. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf))
  1806. return;
  1807. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1808. /*
  1809. * Indicate EAPOL frame to stack only when vap mac address
  1810. * matches the destination address.
  1811. */
  1812. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1813. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1814. qdf_ether_header_t *eh =
  1815. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1816. if (dp_rx_err_match_dhost(eh, vdev)) {
  1817. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1818. qdf_nbuf_len(nbuf));
  1819. /*
  1820. * Update the protocol tag in SKB based on
  1821. * CCE metadata.
  1822. */
  1823. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1824. EXCEPTION_DEST_RING_ID,
  1825. true, true);
  1826. /* Update the flow tag in SKB based on FSE metadata */
  1827. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1828. true);
  1829. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1830. qdf_nbuf_len(nbuf),
  1831. vdev->pdev->enhanced_stats_en);
  1832. qdf_nbuf_set_exc_frame(nbuf, 1);
  1833. qdf_nbuf_set_next(nbuf, NULL);
  1834. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1835. NULL, is_eapol);
  1836. return;
  1837. }
  1838. }
  1839. drop_nbuf:
  1840. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1841. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1842. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1843. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1844. dp_rx_nbuf_free(nbuf);
  1845. }
  1846. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1847. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1848. /**
  1849. * dp_rx_link_cookie_check() - Validate link desc cookie
  1850. * @ring_desc: ring descriptor
  1851. *
  1852. * Return: qdf status
  1853. */
  1854. static inline QDF_STATUS
  1855. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1856. {
  1857. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1858. return QDF_STATUS_E_FAILURE;
  1859. return QDF_STATUS_SUCCESS;
  1860. }
  1861. /**
  1862. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1863. * @ring_desc: ring descriptor
  1864. *
  1865. * Return: None
  1866. */
  1867. static inline void
  1868. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1869. {
  1870. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1871. }
  1872. #else
  1873. static inline QDF_STATUS
  1874. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1875. {
  1876. return QDF_STATUS_SUCCESS;
  1877. }
  1878. static inline void
  1879. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1880. {
  1881. }
  1882. #endif
  1883. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1884. /**
  1885. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1886. * @soc: Datapath soc structure
  1887. * @paddr: paddr of the buffer in RX err ring
  1888. * @sw_cookie: SW cookie of the buffer in RX err ring
  1889. * @rbm: Return buffer manager of the buffer in RX err ring
  1890. *
  1891. * Returns: None
  1892. */
  1893. static inline void
  1894. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1895. uint32_t sw_cookie, uint8_t rbm)
  1896. {
  1897. struct dp_buf_info_record *record;
  1898. uint32_t idx;
  1899. if (qdf_unlikely(!soc->rx_err_ring_history))
  1900. return;
  1901. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1902. DP_RX_ERR_HIST_MAX);
  1903. /* No NULL check needed for record since its an array */
  1904. record = &soc->rx_err_ring_history->entry[idx];
  1905. record->timestamp = qdf_get_log_timestamp();
  1906. record->hbi.paddr = paddr;
  1907. record->hbi.sw_cookie = sw_cookie;
  1908. record->hbi.rbm = rbm;
  1909. }
  1910. #else
  1911. static inline void
  1912. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1913. uint32_t sw_cookie, uint8_t rbm)
  1914. {
  1915. }
  1916. #endif
  1917. #ifdef HANDLE_RX_REROUTE_ERR
  1918. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1919. hal_ring_desc_t ring_desc)
  1920. {
  1921. int lmac_id = DP_INVALID_LMAC_ID;
  1922. struct dp_rx_desc *rx_desc;
  1923. struct hal_buf_info hbi;
  1924. struct dp_pdev *pdev;
  1925. struct rx_desc_pool *rx_desc_pool;
  1926. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1927. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1928. /* sanity */
  1929. if (!rx_desc) {
  1930. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1931. goto assert_return;
  1932. }
  1933. if (!rx_desc->nbuf)
  1934. goto assert_return;
  1935. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1936. hbi.sw_cookie,
  1937. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1938. ring_desc));
  1939. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1940. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1941. rx_desc->in_err_state = 1;
  1942. goto assert_return;
  1943. }
  1944. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1945. /* After this point the rx_desc and nbuf are valid */
  1946. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1947. qdf_assert_always(!rx_desc->unmapped);
  1948. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1949. rx_desc->unmapped = 1;
  1950. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1951. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1952. rx_desc->pool_id);
  1953. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1954. lmac_id = rx_desc->pool_id;
  1955. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1956. &pdev->free_list_tail,
  1957. rx_desc);
  1958. return lmac_id;
  1959. assert_return:
  1960. qdf_assert(0);
  1961. return lmac_id;
  1962. }
  1963. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1964. {
  1965. int ret;
  1966. uint64_t cur_time_stamp;
  1967. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1968. /* Recover if overall error count exceeds threshold */
  1969. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1970. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1971. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1972. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1973. soc->rx_route_err_start_pkt_ts);
  1974. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1975. }
  1976. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1977. if (!soc->rx_route_err_start_pkt_ts)
  1978. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1979. /* Recover if threshold number of packets received in threshold time */
  1980. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1981. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1982. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1983. if (soc->rx_route_err_in_window >
  1984. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1985. qdf_trigger_self_recovery(NULL,
  1986. QDF_RX_REG_PKT_ROUTE_ERR);
  1987. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1988. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1989. soc->rx_route_err_start_pkt_ts);
  1990. } else {
  1991. soc->rx_route_err_in_window = 1;
  1992. }
  1993. } else {
  1994. soc->rx_route_err_in_window++;
  1995. }
  1996. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1997. return ret;
  1998. }
  1999. #else /* HANDLE_RX_REROUTE_ERR */
  2000. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  2001. {
  2002. qdf_assert_always(0);
  2003. return DP_INVALID_LMAC_ID;
  2004. }
  2005. #endif /* HANDLE_RX_REROUTE_ERR */
  2006. uint32_t
  2007. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2008. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2009. {
  2010. hal_ring_desc_t ring_desc;
  2011. hal_soc_handle_t hal_soc;
  2012. uint32_t count = 0;
  2013. uint32_t rx_bufs_used = 0;
  2014. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  2015. uint8_t mac_id = 0;
  2016. uint8_t buf_type;
  2017. uint8_t err_status;
  2018. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  2019. struct hal_buf_info hbi;
  2020. struct dp_pdev *dp_pdev;
  2021. struct dp_srng *dp_rxdma_srng;
  2022. struct rx_desc_pool *rx_desc_pool;
  2023. void *link_desc_va;
  2024. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  2025. uint16_t num_msdus;
  2026. struct dp_rx_desc *rx_desc = NULL;
  2027. QDF_STATUS status;
  2028. bool ret;
  2029. uint32_t error_code = 0;
  2030. bool sw_pn_check_needed;
  2031. /* Debug -- Remove later */
  2032. qdf_assert(soc && hal_ring_hdl);
  2033. hal_soc = soc->hal_soc;
  2034. /* Debug -- Remove later */
  2035. qdf_assert(hal_soc);
  2036. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2037. /* TODO */
  2038. /*
  2039. * Need API to convert from hal_ring pointer to
  2040. * Ring Type / Ring Id combo
  2041. */
  2042. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  2043. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  2044. hal_ring_hdl);
  2045. goto done;
  2046. }
  2047. while (qdf_likely(quota-- && (ring_desc =
  2048. hal_srng_dst_peek(hal_soc,
  2049. hal_ring_hdl)))) {
  2050. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  2051. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  2052. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  2053. if (err_status == HAL_REO_ERROR_DETECTED)
  2054. error_code = hal_rx_get_reo_error_code(hal_soc,
  2055. ring_desc);
  2056. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  2057. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  2058. err_status,
  2059. error_code);
  2060. if (!sw_pn_check_needed) {
  2061. /*
  2062. * MPDU desc info will be present in the REO desc
  2063. * only in the below scenarios
  2064. * 1) pn_in_dest_disabled: always
  2065. * 2) pn_in_dest enabled: All cases except 2k-jup
  2066. * and OOR errors
  2067. */
  2068. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  2069. &mpdu_desc_info);
  2070. }
  2071. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  2072. goto next_entry;
  2073. /*
  2074. * For REO error ring, only MSDU LINK DESC is expected.
  2075. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  2076. */
  2077. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  2078. int lmac_id;
  2079. lmac_id = dp_rx_err_exception(soc, ring_desc);
  2080. if (lmac_id >= 0)
  2081. rx_bufs_reaped[lmac_id] += 1;
  2082. goto next_entry;
  2083. }
  2084. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  2085. &hbi);
  2086. /*
  2087. * check for the magic number in the sw cookie
  2088. */
  2089. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  2090. soc->link_desc_id_start);
  2091. status = dp_rx_link_cookie_check(ring_desc);
  2092. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  2093. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  2094. break;
  2095. }
  2096. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2097. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  2098. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  2099. &num_msdus);
  2100. if (!num_msdus ||
  2101. !dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[0])) {
  2102. dp_rx_err_info_rl("Invalid MSDU info num_msdus %u cookie: 0x%x",
  2103. num_msdus, msdu_list.sw_cookie[0]);
  2104. dp_rx_link_desc_return(soc, ring_desc,
  2105. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2106. goto next_entry;
  2107. }
  2108. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  2109. msdu_list.sw_cookie[0],
  2110. msdu_list.rbm[0]);
  2111. // TODO - BE- Check if the RBM is to be checked for all chips
  2112. if (qdf_unlikely((msdu_list.rbm[0] !=
  2113. dp_rx_get_rx_bm_id(soc)) &&
  2114. (msdu_list.rbm[0] !=
  2115. soc->idle_link_bm_id) &&
  2116. (msdu_list.rbm[0] !=
  2117. dp_rx_get_defrag_bm_id(soc)))) {
  2118. /* TODO */
  2119. /* Call appropriate handler */
  2120. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2121. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  2122. dp_rx_err_err("%pK: Invalid RBM %d",
  2123. soc, msdu_list.rbm[0]);
  2124. }
  2125. /* Return link descriptor through WBM ring (SW2WBM)*/
  2126. dp_rx_link_desc_return(soc, ring_desc,
  2127. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  2128. goto next_entry;
  2129. }
  2130. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2131. soc,
  2132. msdu_list.sw_cookie[0]);
  2133. qdf_assert_always(rx_desc);
  2134. mac_id = rx_desc->pool_id;
  2135. if (sw_pn_check_needed) {
  2136. goto process_reo_error_code;
  2137. }
  2138. if (mpdu_desc_info.bar_frame) {
  2139. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  2140. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  2141. &mpdu_desc_info, err_status,
  2142. error_code);
  2143. rx_bufs_reaped[mac_id] += 1;
  2144. goto next_entry;
  2145. }
  2146. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  2147. /*
  2148. * We only handle one msdu per link desc for fragmented
  2149. * case. We drop the msdus and release the link desc
  2150. * back if there are more than one msdu in link desc.
  2151. */
  2152. if (qdf_unlikely(num_msdus > 1)) {
  2153. count = dp_rx_msdus_drop(soc, ring_desc,
  2154. &mpdu_desc_info,
  2155. &mac_id, quota);
  2156. rx_bufs_reaped[mac_id] += count;
  2157. goto next_entry;
  2158. }
  2159. /*
  2160. * this is a unlikely scenario where the host is reaping
  2161. * a descriptor which it already reaped just a while ago
  2162. * but is yet to replenish it back to HW.
  2163. * In this case host will dump the last 128 descriptors
  2164. * including the software descriptor rx_desc and assert.
  2165. */
  2166. if (qdf_unlikely(!rx_desc->in_use)) {
  2167. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  2168. dp_info_rl("Reaping rx_desc not in use!");
  2169. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2170. ring_desc, rx_desc);
  2171. /* ignore duplicate RX desc and continue */
  2172. /* Pop out the descriptor */
  2173. goto next_entry;
  2174. }
  2175. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  2176. msdu_list.paddr[0]);
  2177. if (!ret) {
  2178. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2179. rx_desc->in_err_state = 1;
  2180. goto next_entry;
  2181. }
  2182. count = dp_rx_frag_handle(soc,
  2183. ring_desc, &mpdu_desc_info,
  2184. rx_desc, &mac_id, quota);
  2185. rx_bufs_reaped[mac_id] += count;
  2186. DP_STATS_INC(soc, rx.rx_frags, 1);
  2187. goto next_entry;
  2188. }
  2189. process_reo_error_code:
  2190. /*
  2191. * Expect REO errors to be handled after this point
  2192. */
  2193. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  2194. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  2195. switch (error_code) {
  2196. case HAL_REO_ERR_PN_CHECK_FAILED:
  2197. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2198. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2199. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2200. if (dp_pdev)
  2201. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2202. count = dp_rx_pn_error_handle(soc,
  2203. ring_desc,
  2204. &mpdu_desc_info, &mac_id,
  2205. quota);
  2206. rx_bufs_reaped[mac_id] += count;
  2207. break;
  2208. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2209. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  2210. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2211. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2212. case HAL_REO_ERR_BAR_FRAME_OOR:
  2213. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2214. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2215. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2216. if (dp_pdev)
  2217. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2218. count = dp_rx_reo_err_entry_process(
  2219. soc,
  2220. ring_desc,
  2221. &mpdu_desc_info,
  2222. link_desc_va,
  2223. error_code);
  2224. rx_bufs_reaped[mac_id] += count;
  2225. break;
  2226. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  2227. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  2228. case HAL_REO_ERR_NON_BA_DUPLICATE:
  2229. case HAL_REO_ERR_BA_DUPLICATE:
  2230. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  2231. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2232. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2233. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2234. count = dp_rx_msdus_drop(soc, ring_desc,
  2235. &mpdu_desc_info,
  2236. &mac_id, quota);
  2237. rx_bufs_reaped[mac_id] += count;
  2238. break;
  2239. default:
  2240. /* Assert if unexpected error type */
  2241. qdf_assert_always(0);
  2242. }
  2243. next_entry:
  2244. dp_rx_link_cookie_invalidate(ring_desc);
  2245. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2246. }
  2247. done:
  2248. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2249. if (soc->rx.flags.defrag_timeout_check) {
  2250. uint32_t now_ms =
  2251. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2252. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2253. dp_rx_defrag_waitlist_flush(soc);
  2254. }
  2255. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2256. if (rx_bufs_reaped[mac_id]) {
  2257. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2258. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2259. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2260. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2261. rx_desc_pool,
  2262. rx_bufs_reaped[mac_id],
  2263. &dp_pdev->free_list_head,
  2264. &dp_pdev->free_list_tail);
  2265. rx_bufs_used += rx_bufs_reaped[mac_id];
  2266. }
  2267. }
  2268. return rx_bufs_used; /* Assume no scale factor for now */
  2269. }
  2270. #ifdef DROP_RXDMA_DECRYPT_ERR
  2271. /**
  2272. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2273. *
  2274. * Return: true if rxdma decrypt err frames are handled and false otheriwse
  2275. */
  2276. static inline bool dp_handle_rxdma_decrypt_err(void)
  2277. {
  2278. return false;
  2279. }
  2280. #else
  2281. static inline bool dp_handle_rxdma_decrypt_err(void)
  2282. {
  2283. return true;
  2284. }
  2285. #endif
  2286. /*
  2287. * dp_rx_wbm_sg_list_last_msdu_war() - war for HW issue
  2288. *
  2289. * This is a war for HW issue where length is only valid in last msdu
  2290. *@soc: DP SOC handle
  2291. */
  2292. static inline void dp_rx_wbm_sg_list_last_msdu_war(struct dp_soc *soc)
  2293. {
  2294. if (soc->wbm_sg_last_msdu_war) {
  2295. uint32_t len;
  2296. qdf_nbuf_t temp = soc->wbm_sg_param.wbm_sg_nbuf_tail;
  2297. len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc,
  2298. qdf_nbuf_data(temp));
  2299. temp = soc->wbm_sg_param.wbm_sg_nbuf_head;
  2300. while (temp) {
  2301. QDF_NBUF_CB_RX_PKT_LEN(temp) = len;
  2302. temp = temp->next;
  2303. }
  2304. }
  2305. }
  2306. #ifdef RX_DESC_DEBUG_CHECK
  2307. /**
  2308. * dp_rx_wbm_desc_nbuf_sanity_check - Add sanity check to for WBM rx_desc paddr
  2309. * corruption
  2310. * @soc: core txrx main context
  2311. * @hal_ring_hdl: opaque pointer to the HAL Rx Error Ring
  2312. * @ring_desc: REO ring descriptor
  2313. * @rx_desc: Rx descriptor
  2314. *
  2315. * Return: NONE
  2316. */
  2317. static
  2318. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2319. hal_ring_handle_t hal_ring_hdl,
  2320. hal_ring_desc_t ring_desc,
  2321. struct dp_rx_desc *rx_desc)
  2322. {
  2323. struct hal_buf_info hbi;
  2324. hal_rx_wbm_rel_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2325. /* Sanity check for possible buffer paddr corruption */
  2326. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2327. return QDF_STATUS_SUCCESS;
  2328. hal_srng_dump_ring_desc(soc->hal_soc, hal_ring_hdl, ring_desc);
  2329. return QDF_STATUS_E_FAILURE;
  2330. }
  2331. #else
  2332. static
  2333. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2334. hal_ring_handle_t hal_ring_hdl,
  2335. hal_ring_desc_t ring_desc,
  2336. struct dp_rx_desc *rx_desc)
  2337. {
  2338. return QDF_STATUS_SUCCESS;
  2339. }
  2340. #endif
  2341. static inline bool
  2342. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2343. {
  2344. /*
  2345. * Currently Null Queue and Unencrypted error handlers has support for
  2346. * SG. Other error handler do not deal with SG buffer.
  2347. */
  2348. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2349. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2350. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2351. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2352. return true;
  2353. return false;
  2354. }
  2355. uint32_t
  2356. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2357. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2358. {
  2359. hal_ring_desc_t ring_desc;
  2360. hal_soc_handle_t hal_soc;
  2361. struct dp_rx_desc *rx_desc;
  2362. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  2363. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  2364. uint32_t rx_bufs_used = 0;
  2365. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  2366. uint8_t buf_type;
  2367. uint8_t mac_id;
  2368. struct dp_pdev *dp_pdev;
  2369. struct dp_srng *dp_rxdma_srng;
  2370. struct rx_desc_pool *rx_desc_pool;
  2371. uint8_t *rx_tlv_hdr;
  2372. bool is_tkip_mic_err;
  2373. qdf_nbuf_t nbuf_head = NULL;
  2374. qdf_nbuf_t nbuf_tail = NULL;
  2375. qdf_nbuf_t nbuf, next;
  2376. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  2377. uint8_t pool_id;
  2378. uint8_t tid = 0;
  2379. uint8_t msdu_continuation = 0;
  2380. bool process_sg_buf = false;
  2381. uint32_t wbm_err_src;
  2382. QDF_STATUS status;
  2383. /* Debug -- Remove later */
  2384. qdf_assert(soc && hal_ring_hdl);
  2385. hal_soc = soc->hal_soc;
  2386. /* Debug -- Remove later */
  2387. qdf_assert(hal_soc);
  2388. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2389. /* TODO */
  2390. /*
  2391. * Need API to convert from hal_ring pointer to
  2392. * Ring Type / Ring Id combo
  2393. */
  2394. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  2395. soc, hal_ring_hdl);
  2396. goto done;
  2397. }
  2398. while (qdf_likely(quota)) {
  2399. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2400. if (qdf_unlikely(!ring_desc))
  2401. break;
  2402. /* XXX */
  2403. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  2404. /*
  2405. * For WBM ring, expect only MSDU buffers
  2406. */
  2407. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  2408. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  2409. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  2410. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  2411. if (soc->arch_ops.dp_wbm_get_rx_desc_from_hal_desc(soc,
  2412. ring_desc,
  2413. &rx_desc)) {
  2414. dp_rx_err_err("get rx desc from hal_desc failed");
  2415. continue;
  2416. }
  2417. qdf_assert_always(rx_desc);
  2418. if (!dp_rx_desc_check_magic(rx_desc)) {
  2419. dp_rx_err_err("%pk: Invalid rx_desc %pk",
  2420. soc, rx_desc);
  2421. continue;
  2422. }
  2423. /*
  2424. * this is a unlikely scenario where the host is reaping
  2425. * a descriptor which it already reaped just a while ago
  2426. * but is yet to replenish it back to HW.
  2427. * In this case host will dump the last 128 descriptors
  2428. * including the software descriptor rx_desc and assert.
  2429. */
  2430. if (qdf_unlikely(!rx_desc->in_use)) {
  2431. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  2432. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2433. ring_desc, rx_desc);
  2434. continue;
  2435. }
  2436. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  2437. nbuf = rx_desc->nbuf;
  2438. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, hal_ring_hdl,
  2439. ring_desc, rx_desc);
  2440. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  2441. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2442. dp_info_rl("Rx error Nbuf %pk sanity check failure!",
  2443. nbuf);
  2444. rx_desc->in_err_state = 1;
  2445. rx_desc->unmapped = 1;
  2446. rx_bufs_reaped[rx_desc->pool_id]++;
  2447. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2448. &tail[rx_desc->pool_id],
  2449. rx_desc);
  2450. continue;
  2451. }
  2452. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2453. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2454. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  2455. rx_desc->unmapped = 1;
  2456. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2457. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support &&
  2458. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  2459. /* SG is detected from continuation bit */
  2460. msdu_continuation =
  2461. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  2462. ring_desc);
  2463. if (msdu_continuation &&
  2464. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  2465. /* Update length from first buffer in SG */
  2466. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  2467. hal_rx_msdu_start_msdu_len_get(
  2468. soc->hal_soc,
  2469. qdf_nbuf_data(nbuf));
  2470. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = true;
  2471. }
  2472. if (msdu_continuation) {
  2473. /* MSDU continued packets */
  2474. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  2475. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2476. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2477. } else {
  2478. /* This is the terminal packet in SG */
  2479. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  2480. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  2481. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2482. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2483. process_sg_buf = true;
  2484. }
  2485. }
  2486. /*
  2487. * save the wbm desc info in nbuf TLV. We will need this
  2488. * info when we do the actual nbuf processing
  2489. */
  2490. wbm_err_info.pool_id = rx_desc->pool_id;
  2491. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2492. qdf_nbuf_data(nbuf),
  2493. (uint8_t *)&wbm_err_info,
  2494. sizeof(wbm_err_info));
  2495. rx_bufs_reaped[rx_desc->pool_id]++;
  2496. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  2497. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  2498. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  2499. nbuf);
  2500. if (process_sg_buf) {
  2501. if (!dp_rx_buffer_pool_refill(
  2502. soc,
  2503. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2504. rx_desc->pool_id))
  2505. DP_RX_MERGE_TWO_LIST(
  2506. nbuf_head, nbuf_tail,
  2507. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2508. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  2509. dp_rx_wbm_sg_list_last_msdu_war(soc);
  2510. dp_rx_wbm_sg_list_reset(soc);
  2511. process_sg_buf = false;
  2512. }
  2513. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  2514. rx_desc->pool_id)) {
  2515. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  2516. }
  2517. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2518. &tail[rx_desc->pool_id],
  2519. rx_desc);
  2520. /*
  2521. * if continuation bit is set then we have MSDU spread
  2522. * across multiple buffers, let us not decrement quota
  2523. * till we reap all buffers of that MSDU.
  2524. */
  2525. if (qdf_likely(!msdu_continuation))
  2526. quota -= 1;
  2527. }
  2528. done:
  2529. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2530. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2531. if (rx_bufs_reaped[mac_id]) {
  2532. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2533. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2534. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2535. rx_desc_pool, rx_bufs_reaped[mac_id],
  2536. &head[mac_id], &tail[mac_id]);
  2537. rx_bufs_used += rx_bufs_reaped[mac_id];
  2538. }
  2539. }
  2540. nbuf = nbuf_head;
  2541. while (nbuf) {
  2542. struct dp_txrx_peer *txrx_peer;
  2543. struct dp_peer *peer;
  2544. uint16_t peer_id;
  2545. uint8_t err_code;
  2546. uint8_t *tlv_hdr;
  2547. uint32_t peer_meta_data;
  2548. dp_txrx_ref_handle txrx_ref_handle = NULL;
  2549. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2550. /*
  2551. * retrieve the wbm desc info from nbuf TLV, so we can
  2552. * handle error cases appropriately
  2553. */
  2554. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2555. (uint8_t *)&wbm_err_info,
  2556. sizeof(wbm_err_info));
  2557. peer_meta_data = hal_rx_mpdu_peer_meta_data_get(soc->hal_soc,
  2558. rx_tlv_hdr);
  2559. peer_id = dp_rx_peer_metadata_peer_id_get(soc, peer_meta_data);
  2560. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2561. &txrx_ref_handle,
  2562. DP_MOD_ID_RX_ERR);
  2563. if (!txrx_peer)
  2564. dp_info_rl("peer is null peer_id%u err_src%u err_rsn%u",
  2565. peer_id, wbm_err_info.wbm_err_src,
  2566. wbm_err_info.reo_psh_rsn);
  2567. /* Set queue_mapping in nbuf to 0 */
  2568. dp_set_rx_queue(nbuf, 0);
  2569. next = nbuf->next;
  2570. /*
  2571. * Form the SG for msdu continued buffers
  2572. * QCN9000 has this support
  2573. */
  2574. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2575. nbuf = dp_rx_sg_create(soc, nbuf);
  2576. next = nbuf->next;
  2577. /*
  2578. * SG error handling is not done correctly,
  2579. * drop SG frames for now.
  2580. */
  2581. dp_rx_nbuf_free(nbuf);
  2582. dp_info_rl("scattered msdu dropped");
  2583. nbuf = next;
  2584. if (txrx_peer)
  2585. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2586. DP_MOD_ID_RX_ERR);
  2587. continue;
  2588. }
  2589. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2590. if (wbm_err_info.reo_psh_rsn
  2591. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2592. DP_STATS_INC(soc,
  2593. rx.err.reo_error
  2594. [wbm_err_info.reo_err_code], 1);
  2595. /* increment @pdev level */
  2596. pool_id = wbm_err_info.pool_id;
  2597. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2598. if (dp_pdev)
  2599. DP_STATS_INC(dp_pdev, err.reo_error,
  2600. 1);
  2601. switch (wbm_err_info.reo_err_code) {
  2602. /*
  2603. * Handling for packets which have NULL REO
  2604. * queue descriptor
  2605. */
  2606. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2607. pool_id = wbm_err_info.pool_id;
  2608. dp_rx_null_q_desc_handle(soc, nbuf,
  2609. rx_tlv_hdr,
  2610. pool_id,
  2611. txrx_peer);
  2612. break;
  2613. /* TODO */
  2614. /* Add per error code accounting */
  2615. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2616. if (txrx_peer)
  2617. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2618. rx.err.jump_2k_err,
  2619. 1);
  2620. pool_id = wbm_err_info.pool_id;
  2621. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2622. rx_tlv_hdr)) {
  2623. tid =
  2624. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2625. }
  2626. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2627. hal_rx_msdu_start_msdu_len_get(
  2628. soc->hal_soc, rx_tlv_hdr);
  2629. nbuf->next = NULL;
  2630. dp_2k_jump_handle(soc, nbuf,
  2631. rx_tlv_hdr,
  2632. peer_id, tid);
  2633. break;
  2634. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2635. if (txrx_peer)
  2636. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2637. rx.err.oor_err,
  2638. 1);
  2639. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2640. rx_tlv_hdr)) {
  2641. tid =
  2642. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2643. }
  2644. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2645. hal_rx_msdu_start_msdu_len_get(
  2646. soc->hal_soc, rx_tlv_hdr);
  2647. nbuf->next = NULL;
  2648. dp_rx_oor_handle(soc, nbuf,
  2649. peer_id,
  2650. rx_tlv_hdr);
  2651. break;
  2652. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2653. case HAL_REO_ERR_BAR_FRAME_OOR:
  2654. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2655. if (peer) {
  2656. dp_rx_err_handle_bar(soc, peer,
  2657. nbuf);
  2658. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2659. }
  2660. dp_rx_nbuf_free(nbuf);
  2661. break;
  2662. case HAL_REO_ERR_PN_CHECK_FAILED:
  2663. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2664. if (txrx_peer)
  2665. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2666. rx.err.pn_err,
  2667. 1);
  2668. dp_rx_nbuf_free(nbuf);
  2669. break;
  2670. default:
  2671. dp_info_rl("Got pkt with REO ERROR: %d",
  2672. wbm_err_info.reo_err_code);
  2673. dp_rx_nbuf_free(nbuf);
  2674. }
  2675. } else if (wbm_err_info.reo_psh_rsn
  2676. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2677. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2678. rx_tlv_hdr,
  2679. HAL_RX_WBM_ERR_SRC_REO);
  2680. } else {
  2681. /* should not enter here */
  2682. dp_rx_err_alert("invalid reo push reason %u",
  2683. wbm_err_info.reo_psh_rsn);
  2684. dp_rx_nbuf_free(nbuf);
  2685. qdf_assert_always(0);
  2686. }
  2687. } else if (wbm_err_info.wbm_err_src ==
  2688. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2689. if (wbm_err_info.rxdma_psh_rsn
  2690. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2691. DP_STATS_INC(soc,
  2692. rx.err.rxdma_error
  2693. [wbm_err_info.rxdma_err_code], 1);
  2694. /* increment @pdev level */
  2695. pool_id = wbm_err_info.pool_id;
  2696. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2697. if (dp_pdev)
  2698. DP_STATS_INC(dp_pdev,
  2699. err.rxdma_error, 1);
  2700. switch (wbm_err_info.rxdma_err_code) {
  2701. case HAL_RXDMA_ERR_UNENCRYPTED:
  2702. case HAL_RXDMA_ERR_WIFI_PARSE:
  2703. if (txrx_peer)
  2704. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2705. rx.err.rxdma_wifi_parse_err,
  2706. 1);
  2707. pool_id = wbm_err_info.pool_id;
  2708. dp_rx_process_rxdma_err(soc, nbuf,
  2709. rx_tlv_hdr,
  2710. txrx_peer,
  2711. wbm_err_info.
  2712. rxdma_err_code,
  2713. pool_id);
  2714. break;
  2715. case HAL_RXDMA_ERR_TKIP_MIC:
  2716. dp_rx_process_mic_error(soc, nbuf,
  2717. rx_tlv_hdr,
  2718. txrx_peer);
  2719. if (txrx_peer)
  2720. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2721. rx.err.mic_err,
  2722. 1);
  2723. break;
  2724. case HAL_RXDMA_ERR_DECRYPT:
  2725. /* All the TKIP-MIC failures are treated as Decrypt Errors
  2726. * for QCN9224 Targets
  2727. */
  2728. is_tkip_mic_err = hal_rx_msdu_end_is_tkip_mic_err(hal_soc, rx_tlv_hdr);
  2729. if (is_tkip_mic_err && txrx_peer) {
  2730. dp_rx_process_mic_error(soc, nbuf,
  2731. rx_tlv_hdr,
  2732. txrx_peer);
  2733. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2734. rx.err.mic_err,
  2735. 1);
  2736. break;
  2737. }
  2738. if (txrx_peer) {
  2739. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2740. rx.err.decrypt_err,
  2741. 1);
  2742. dp_rx_nbuf_free(nbuf);
  2743. break;
  2744. }
  2745. if (!dp_handle_rxdma_decrypt_err()) {
  2746. dp_rx_nbuf_free(nbuf);
  2747. break;
  2748. }
  2749. pool_id = wbm_err_info.pool_id;
  2750. err_code = wbm_err_info.rxdma_err_code;
  2751. tlv_hdr = rx_tlv_hdr;
  2752. dp_rx_process_rxdma_err(soc, nbuf,
  2753. tlv_hdr, NULL,
  2754. err_code,
  2755. pool_id);
  2756. break;
  2757. case HAL_RXDMA_MULTICAST_ECHO:
  2758. if (txrx_peer)
  2759. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2760. rx.mec_drop, 1,
  2761. qdf_nbuf_len(nbuf));
  2762. dp_rx_nbuf_free(nbuf);
  2763. break;
  2764. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2765. pool_id = wbm_err_info.pool_id;
  2766. err_code = wbm_err_info.rxdma_err_code;
  2767. tlv_hdr = rx_tlv_hdr;
  2768. dp_rx_process_rxdma_err(soc, nbuf,
  2769. tlv_hdr, NULL,
  2770. err_code,
  2771. pool_id);
  2772. break;
  2773. default:
  2774. dp_rx_nbuf_free(nbuf);
  2775. dp_err_rl("RXDMA error %d",
  2776. wbm_err_info.rxdma_err_code);
  2777. }
  2778. } else if (wbm_err_info.rxdma_psh_rsn
  2779. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2780. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2781. rx_tlv_hdr,
  2782. HAL_RX_WBM_ERR_SRC_RXDMA);
  2783. } else if (wbm_err_info.rxdma_psh_rsn
  2784. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2785. dp_rx_err_err("rxdma push reason %u",
  2786. wbm_err_info.rxdma_psh_rsn);
  2787. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2788. dp_rx_nbuf_free(nbuf);
  2789. } else {
  2790. /* should not enter here */
  2791. dp_rx_err_alert("invalid rxdma push reason %u",
  2792. wbm_err_info.rxdma_psh_rsn);
  2793. dp_rx_nbuf_free(nbuf);
  2794. qdf_assert_always(0);
  2795. }
  2796. } else {
  2797. /* Should not come here */
  2798. qdf_assert(0);
  2799. }
  2800. if (txrx_peer)
  2801. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2802. DP_MOD_ID_RX_ERR);
  2803. nbuf = next;
  2804. }
  2805. return rx_bufs_used; /* Assume no scale factor for now */
  2806. }
  2807. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2808. /**
  2809. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2810. *
  2811. * @soc: core DP main context
  2812. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2813. * @rx_desc: void pointer to rx descriptor
  2814. *
  2815. * Return: void
  2816. */
  2817. static void dup_desc_dbg(struct dp_soc *soc,
  2818. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2819. void *rx_desc)
  2820. {
  2821. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2822. dp_rx_dump_info_and_assert(
  2823. soc,
  2824. soc->rx_rel_ring.hal_srng,
  2825. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2826. rx_desc);
  2827. }
  2828. /**
  2829. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2830. *
  2831. * @soc: core DP main context
  2832. * @mac_id: mac id which is one of 3 mac_ids
  2833. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2834. * @head: head of descs list to be freed
  2835. * @tail: tail of decs list to be freed
  2836. * Return: number of msdu in MPDU to be popped
  2837. */
  2838. static inline uint32_t
  2839. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2840. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2841. union dp_rx_desc_list_elem_t **head,
  2842. union dp_rx_desc_list_elem_t **tail)
  2843. {
  2844. void *rx_msdu_link_desc;
  2845. qdf_nbuf_t msdu;
  2846. qdf_nbuf_t last;
  2847. struct hal_rx_msdu_list msdu_list;
  2848. uint16_t num_msdus;
  2849. struct hal_buf_info buf_info;
  2850. uint32_t rx_bufs_used = 0;
  2851. uint32_t msdu_cnt;
  2852. uint32_t i;
  2853. uint8_t push_reason;
  2854. uint8_t rxdma_error_code = 0;
  2855. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2856. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2857. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2858. hal_rxdma_desc_t ring_desc;
  2859. struct rx_desc_pool *rx_desc_pool;
  2860. if (!pdev) {
  2861. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2862. soc, mac_id);
  2863. return rx_bufs_used;
  2864. }
  2865. msdu = 0;
  2866. last = NULL;
  2867. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2868. &buf_info, &msdu_cnt);
  2869. push_reason =
  2870. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2871. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2872. rxdma_error_code =
  2873. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2874. }
  2875. do {
  2876. rx_msdu_link_desc =
  2877. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2878. qdf_assert_always(rx_msdu_link_desc);
  2879. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2880. &msdu_list, &num_msdus);
  2881. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2882. /* if the msdus belongs to NSS offloaded radio &&
  2883. * the rbm is not SW1_BM then return the msdu_link
  2884. * descriptor without freeing the msdus (nbufs). let
  2885. * these buffers be given to NSS completion ring for
  2886. * NSS to free them.
  2887. * else iterate through the msdu link desc list and
  2888. * free each msdu in the list.
  2889. */
  2890. if (msdu_list.rbm[0] !=
  2891. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2892. wlan_cfg_get_dp_pdev_nss_enabled(
  2893. pdev->wlan_cfg_ctx))
  2894. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2895. else {
  2896. for (i = 0; i < num_msdus; i++) {
  2897. struct dp_rx_desc *rx_desc =
  2898. soc->arch_ops.
  2899. dp_rx_desc_cookie_2_va(
  2900. soc,
  2901. msdu_list.sw_cookie[i]);
  2902. qdf_assert_always(rx_desc);
  2903. msdu = rx_desc->nbuf;
  2904. /*
  2905. * this is a unlikely scenario
  2906. * where the host is reaping
  2907. * a descriptor which
  2908. * it already reaped just a while ago
  2909. * but is yet to replenish
  2910. * it back to HW.
  2911. * In this case host will dump
  2912. * the last 128 descriptors
  2913. * including the software descriptor
  2914. * rx_desc and assert.
  2915. */
  2916. ring_desc = rxdma_dst_ring_desc;
  2917. if (qdf_unlikely(!rx_desc->in_use)) {
  2918. dup_desc_dbg(soc,
  2919. ring_desc,
  2920. rx_desc);
  2921. continue;
  2922. }
  2923. if (rx_desc->unmapped == 0) {
  2924. rx_desc_pool =
  2925. &soc->rx_desc_buf[rx_desc->pool_id];
  2926. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2927. dp_rx_nbuf_unmap_pool(soc,
  2928. rx_desc_pool,
  2929. msdu);
  2930. rx_desc->unmapped = 1;
  2931. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2932. }
  2933. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2934. soc, msdu);
  2935. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2936. rx_desc->pool_id);
  2937. rx_bufs_used++;
  2938. dp_rx_add_to_free_desc_list(head,
  2939. tail, rx_desc);
  2940. }
  2941. }
  2942. } else {
  2943. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2944. }
  2945. /*
  2946. * Store the current link buffer into to the local structure
  2947. * to be used for release purpose.
  2948. */
  2949. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2950. buf_info.paddr, buf_info.sw_cookie,
  2951. buf_info.rbm);
  2952. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2953. &buf_info);
  2954. dp_rx_link_desc_return_by_addr(soc,
  2955. (hal_buff_addrinfo_t)
  2956. rx_link_buf_info,
  2957. bm_action);
  2958. } while (buf_info.paddr);
  2959. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2960. if (pdev)
  2961. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2962. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2963. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2964. }
  2965. return rx_bufs_used;
  2966. }
  2967. uint32_t
  2968. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2969. uint32_t mac_id, uint32_t quota)
  2970. {
  2971. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2972. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2973. hal_soc_handle_t hal_soc;
  2974. void *err_dst_srng;
  2975. union dp_rx_desc_list_elem_t *head = NULL;
  2976. union dp_rx_desc_list_elem_t *tail = NULL;
  2977. struct dp_srng *dp_rxdma_srng;
  2978. struct rx_desc_pool *rx_desc_pool;
  2979. uint32_t work_done = 0;
  2980. uint32_t rx_bufs_used = 0;
  2981. if (!pdev)
  2982. return 0;
  2983. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2984. if (!err_dst_srng) {
  2985. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2986. soc, err_dst_srng);
  2987. return 0;
  2988. }
  2989. hal_soc = soc->hal_soc;
  2990. qdf_assert(hal_soc);
  2991. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2992. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2993. soc, err_dst_srng);
  2994. return 0;
  2995. }
  2996. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2997. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2998. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2999. rxdma_dst_ring_desc,
  3000. &head, &tail);
  3001. }
  3002. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  3003. if (rx_bufs_used) {
  3004. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  3005. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  3006. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  3007. } else {
  3008. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  3009. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  3010. }
  3011. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  3012. rx_desc_pool, rx_bufs_used, &head, &tail);
  3013. work_done += rx_bufs_used;
  3014. }
  3015. return work_done;
  3016. }
  3017. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  3018. static inline void
  3019. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  3020. hal_rxdma_desc_t rxdma_dst_ring_desc,
  3021. union dp_rx_desc_list_elem_t **head,
  3022. union dp_rx_desc_list_elem_t **tail,
  3023. uint32_t *rx_bufs_used)
  3024. {
  3025. void *rx_msdu_link_desc;
  3026. qdf_nbuf_t msdu;
  3027. qdf_nbuf_t last;
  3028. struct hal_rx_msdu_list msdu_list;
  3029. uint16_t num_msdus;
  3030. struct hal_buf_info buf_info;
  3031. uint32_t msdu_cnt, i;
  3032. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  3033. struct rx_desc_pool *rx_desc_pool;
  3034. struct dp_rx_desc *rx_desc;
  3035. msdu = 0;
  3036. last = NULL;
  3037. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  3038. &buf_info, &msdu_cnt);
  3039. do {
  3040. rx_msdu_link_desc =
  3041. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  3042. if (!rx_msdu_link_desc) {
  3043. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  3044. break;
  3045. }
  3046. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  3047. &msdu_list, &num_msdus);
  3048. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  3049. for (i = 0; i < num_msdus; i++) {
  3050. if (!dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[i])) {
  3051. dp_rx_err_info_rl("Invalid MSDU info cookie: 0x%x",
  3052. msdu_list.sw_cookie[i]);
  3053. continue;
  3054. }
  3055. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  3056. soc,
  3057. msdu_list.sw_cookie[i]);
  3058. qdf_assert_always(rx_desc);
  3059. rx_desc_pool =
  3060. &soc->rx_desc_buf[rx_desc->pool_id];
  3061. msdu = rx_desc->nbuf;
  3062. /*
  3063. * this is a unlikely scenario where the host is reaping
  3064. * a descriptor which it already reaped just a while ago
  3065. * but is yet to replenish it back to HW.
  3066. */
  3067. if (qdf_unlikely(!rx_desc->in_use) ||
  3068. qdf_unlikely(!msdu)) {
  3069. dp_rx_err_info_rl("Reaping rx_desc not in use!");
  3070. continue;
  3071. }
  3072. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  3073. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  3074. rx_desc->unmapped = 1;
  3075. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  3076. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  3077. rx_desc->pool_id);
  3078. rx_bufs_used[rx_desc->pool_id]++;
  3079. dp_rx_add_to_free_desc_list(head,
  3080. tail, rx_desc);
  3081. }
  3082. }
  3083. /*
  3084. * Store the current link buffer into to the local structure
  3085. * to be used for release purpose.
  3086. */
  3087. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  3088. buf_info.paddr, buf_info.sw_cookie,
  3089. buf_info.rbm);
  3090. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  3091. &buf_info);
  3092. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  3093. rx_link_buf_info,
  3094. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  3095. } while (buf_info.paddr);
  3096. }
  3097. /*
  3098. *
  3099. * dp_handle_wbm_internal_error() - handles wbm_internal_error case
  3100. *
  3101. * @soc: core DP main context
  3102. * @hal_desc: hal descriptor
  3103. * @buf_type: indicates if the buffer is of type link disc or msdu
  3104. * Return: None
  3105. *
  3106. * wbm_internal_error is seen in following scenarios :
  3107. *
  3108. * 1. Null pointers detected in WBM_RELEASE_RING descriptors
  3109. * 2. Null pointers detected during delinking process
  3110. *
  3111. * Some null pointer cases:
  3112. *
  3113. * a. MSDU buffer pointer is NULL
  3114. * b. Next_MSDU_Link_Desc pointer is NULL, with no last msdu flag
  3115. * c. MSDU buffer pointer is NULL or Next_Link_Desc pointer is NULL
  3116. */
  3117. void
  3118. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  3119. uint32_t buf_type)
  3120. {
  3121. struct hal_buf_info buf_info = {0};
  3122. struct dp_rx_desc *rx_desc = NULL;
  3123. struct rx_desc_pool *rx_desc_pool;
  3124. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = {0};
  3125. union dp_rx_desc_list_elem_t *head = NULL;
  3126. union dp_rx_desc_list_elem_t *tail = NULL;
  3127. uint8_t pool_id;
  3128. uint8_t mac_id;
  3129. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  3130. if (!buf_info.paddr) {
  3131. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  3132. return;
  3133. }
  3134. /* buffer_addr_info is the first element of ring_desc */
  3135. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  3136. &buf_info);
  3137. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  3138. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  3139. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  3140. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  3141. soc,
  3142. buf_info.sw_cookie);
  3143. if (rx_desc && rx_desc->nbuf) {
  3144. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  3145. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  3146. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  3147. rx_desc->nbuf);
  3148. rx_desc->unmapped = 1;
  3149. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  3150. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  3151. rx_desc->pool_id);
  3152. dp_rx_add_to_free_desc_list(&head,
  3153. &tail,
  3154. rx_desc);
  3155. rx_bufs_reaped[rx_desc->pool_id]++;
  3156. }
  3157. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  3158. dp_wbm_int_err_mpdu_pop(soc, pool_id, hal_desc,
  3159. &head, &tail, rx_bufs_reaped);
  3160. }
  3161. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  3162. struct rx_desc_pool *rx_desc_pool;
  3163. struct dp_srng *dp_rxdma_srng;
  3164. if (!rx_bufs_reaped[mac_id])
  3165. continue;
  3166. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  3167. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  3168. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  3169. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  3170. rx_desc_pool,
  3171. rx_bufs_reaped[mac_id],
  3172. &head, &tail);
  3173. }
  3174. }
  3175. #endif /* QCA_HOST_MODE_WIFI_DISABLED */