sde_rsc.c 51 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2020, The Linux Foundation. All rights reserved.
  4. */
  5. #define pr_fmt(fmt) "[sde_rsc:%s:%d]: " fmt, __func__, __LINE__
  6. #include <linux/kernel.h>
  7. #include <linux/debugfs.h>
  8. #include <linux/of.h>
  9. #include <linux/string.h>
  10. #include <linux/of_address.h>
  11. #include <linux/component.h>
  12. #include <linux/slab.h>
  13. #include <linux/mutex.h>
  14. #include <linux/of_platform.h>
  15. #include <linux/module.h>
  16. #include <soc/qcom/rpmh.h>
  17. #include <drm/drmP.h>
  18. #include <drm/drm_irq.h>
  19. #include "sde_rsc_priv.h"
  20. #include "sde_dbg.h"
  21. #include "sde_trace.h"
  22. #define SDE_RSC_DRV_DBG_NAME "sde_rsc_drv"
  23. #define SDE_RSC_WRAPPER_DBG_NAME "sde_rsc_wrapper"
  24. #define SINGLE_TCS_EXECUTION_TIME_V1 1064000
  25. #define SINGLE_TCS_EXECUTION_TIME_V2 930000
  26. #define RSC_MODE_INSTRUCTION_TIME 100
  27. #define RSC_MODE_THRESHOLD_OVERHEAD 2700
  28. /**
  29. * rsc_min_threshold will be set to MIN_THRESHOLD_OVERHEAD_TIME which
  30. * takes into account back off time + overhead from RSC/RSC_WRAPPER. The
  31. * overhead buffer time is required to be greater than 14. Program it
  32. * with a higher value (3.3 ms), so it has sufficient time to complete
  33. * the sequence in rare cases.
  34. */
  35. #define MIN_THRESHOLD_OVERHEAD_TIME 64
  36. #define DEFAULT_PANEL_FPS 60
  37. #define DEFAULT_PANEL_JITTER_NUMERATOR 2
  38. #define DEFAULT_PANEL_JITTER_DENOMINATOR 1
  39. #define DEFAULT_PANEL_PREFILL_LINES 25
  40. #define DEFAULT_PANEL_VTOTAL (480 + DEFAULT_PANEL_PREFILL_LINES)
  41. #define TICKS_IN_NANO_SECOND 1000000000
  42. #define MAX_BUFFER_SIZE 256
  43. #define CMD_MODE_SWITCH_SUCCESS 0xFFFF
  44. #define VID_MODE_SWITCH_SUCCESS 0xFFFE
  45. #define CLK_MODE_SWITCH_SUCCESS 0xFFFD
  46. #define STATE_UPDATE_NOT_ALLOWED 0xFFFC
  47. /* Primary panel worst case VSYNC expected to be no less than 30fps */
  48. #define PRIMARY_VBLANK_WORST_CASE_MS 34
  49. #define DEFAULT_PANEL_MIN_V_PREFILL 35
  50. static struct sde_rsc_priv *rsc_prv_list[MAX_RSC_COUNT];
  51. static struct device *rpmh_dev[MAX_RSC_COUNT];
  52. static void sde_rsc_set_data_bus_mode(struct sde_power_handle *phandle, u32 tag)
  53. {
  54. int i = 0, j = 0;
  55. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++) {
  56. if (!phandle->data_bus_handle[i].bus_active_only)
  57. continue;
  58. for (j = 0; j < phandle->data_bus_handle[i].data_paths_cnt; j++)
  59. icc_set_tag(phandle->data_bus_handle[i].data_bus_hdl[j],
  60. tag);
  61. }
  62. }
  63. /**
  64. * sde_rsc_client_create() - create the client for sde rsc.
  65. * Different displays like DSI, HDMI, DP, WB, etc should call this
  66. * api to register their vote for rpmh. They still need to vote for
  67. * power handle to get the clocks.
  68. * @rsc_index: A client will be created on this RSC. As of now only
  69. * SDE_RSC_INDEX is valid rsc index.
  70. * @name: Caller needs to provide some valid string to identify
  71. * the client. "primary", "dp", "hdmi" are suggested name.
  72. * @is_primary: Caller needs to provide information if client is primary
  73. * or not. Primary client votes will be redirected to
  74. * display rsc.
  75. * @vsync_source: This parameter is only valid for primary display. It provides
  76. * vsync source information
  77. *
  78. * Return: client node pointer.
  79. */
  80. struct sde_rsc_client *sde_rsc_client_create(u32 rsc_index, char *client_name,
  81. enum sde_rsc_client_type client_type, u32 vsync_source)
  82. {
  83. struct sde_rsc_client *client;
  84. struct sde_rsc_priv *rsc;
  85. static int id;
  86. if (!client_name) {
  87. pr_err("client name is null- not supported\n");
  88. return ERR_PTR(-EINVAL);
  89. } else if (rsc_index >= MAX_RSC_COUNT) {
  90. pr_err("invalid rsc index\n");
  91. return ERR_PTR(-EINVAL);
  92. } else if (!rsc_prv_list[rsc_index]) {
  93. pr_debug("rsc not probed yet or not available\n");
  94. return NULL;
  95. }
  96. rsc = rsc_prv_list[rsc_index];
  97. client = kzalloc(sizeof(struct sde_rsc_client), GFP_KERNEL);
  98. if (!client)
  99. return ERR_PTR(-ENOMEM);
  100. mutex_lock(&rsc->client_lock);
  101. strlcpy(client->name, client_name, MAX_RSC_CLIENT_NAME_LEN);
  102. client->current_state = SDE_RSC_IDLE_STATE;
  103. client->rsc_index = rsc_index;
  104. client->id = id;
  105. client->client_type = client_type;
  106. if (client->client_type == SDE_RSC_PRIMARY_DISP_CLIENT) {
  107. rsc->primary_client = client;
  108. rsc->vsync_source = vsync_source;
  109. }
  110. pr_debug("client %s rsc index:%d client_type:%d\n", client_name,
  111. rsc_index, client->client_type);
  112. list_add(&client->list, &rsc->client_list);
  113. id++;
  114. mutex_unlock(&rsc->client_lock);
  115. return client;
  116. }
  117. EXPORT_SYMBOL(sde_rsc_client_create);
  118. /**
  119. * sde_rsc_client_destroy() - Destroy the sde rsc client.
  120. *
  121. * @client: Client pointer provided by sde_rsc_client_create().
  122. *
  123. * Return: none
  124. */
  125. void sde_rsc_client_destroy(struct sde_rsc_client *client)
  126. {
  127. struct sde_rsc_priv *rsc;
  128. enum sde_rsc_state state;
  129. if (!client) {
  130. pr_debug("invalid client\n");
  131. goto end;
  132. } else if (client->rsc_index >= MAX_RSC_COUNT) {
  133. pr_err("invalid rsc index\n");
  134. goto end;
  135. }
  136. pr_debug("client %s destroyed\n", client->name);
  137. rsc = rsc_prv_list[client->rsc_index];
  138. if (!rsc)
  139. goto end;
  140. mutex_lock(&rsc->client_lock);
  141. state = client->current_state;
  142. mutex_unlock(&rsc->client_lock);
  143. if (state != SDE_RSC_IDLE_STATE) {
  144. int wait_vblank_crtc_id;
  145. sde_rsc_client_state_update(client, SDE_RSC_IDLE_STATE, NULL,
  146. SDE_RSC_INVALID_CRTC_ID, &wait_vblank_crtc_id);
  147. /* if vblank wait required at shutdown, use a simple sleep */
  148. if (wait_vblank_crtc_id != SDE_RSC_INVALID_CRTC_ID) {
  149. pr_err("unexpected sleep required on crtc %d at rsc client destroy\n",
  150. wait_vblank_crtc_id);
  151. SDE_EVT32(client->id, state, rsc->current_state,
  152. client->crtc_id, wait_vblank_crtc_id,
  153. SDE_EVTLOG_ERROR);
  154. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  155. }
  156. }
  157. mutex_lock(&rsc->client_lock);
  158. list_del_init(&client->list);
  159. mutex_unlock(&rsc->client_lock);
  160. kfree(client);
  161. end:
  162. return;
  163. }
  164. EXPORT_SYMBOL(sde_rsc_client_destroy);
  165. struct sde_rsc_event *sde_rsc_register_event(int rsc_index, uint32_t event_type,
  166. void (*cb_func)(uint32_t event_type, void *usr), void *usr)
  167. {
  168. struct sde_rsc_event *evt;
  169. struct sde_rsc_priv *rsc;
  170. if (rsc_index >= MAX_RSC_COUNT) {
  171. pr_err("invalid rsc index:%d\n", rsc_index);
  172. return ERR_PTR(-EINVAL);
  173. } else if (!rsc_prv_list[rsc_index]) {
  174. pr_err("rsc idx:%d not probed yet or not available\n",
  175. rsc_index);
  176. return ERR_PTR(-EINVAL);
  177. } else if (!cb_func || !event_type) {
  178. pr_err("no event or cb func\n");
  179. return ERR_PTR(-EINVAL);
  180. }
  181. rsc = rsc_prv_list[rsc_index];
  182. evt = kzalloc(sizeof(struct sde_rsc_event), GFP_KERNEL);
  183. if (!evt)
  184. return ERR_PTR(-ENOMEM);
  185. evt->event_type = event_type;
  186. evt->rsc_index = rsc_index;
  187. evt->usr = usr;
  188. evt->cb_func = cb_func;
  189. pr_debug("event register type:%d rsc index:%d\n",
  190. event_type, rsc_index);
  191. mutex_lock(&rsc->client_lock);
  192. list_add(&evt->list, &rsc->event_list);
  193. mutex_unlock(&rsc->client_lock);
  194. return evt;
  195. }
  196. EXPORT_SYMBOL(sde_rsc_register_event);
  197. void sde_rsc_unregister_event(struct sde_rsc_event *event)
  198. {
  199. struct sde_rsc_priv *rsc;
  200. if (!event) {
  201. pr_debug("invalid event client\n");
  202. goto end;
  203. } else if (event->rsc_index >= MAX_RSC_COUNT) {
  204. pr_err("invalid rsc index\n");
  205. goto end;
  206. }
  207. pr_debug("event client destroyed\n");
  208. rsc = rsc_prv_list[event->rsc_index];
  209. if (!rsc)
  210. goto end;
  211. mutex_lock(&rsc->client_lock);
  212. list_del_init(&event->list);
  213. mutex_unlock(&rsc->client_lock);
  214. kfree(event);
  215. end:
  216. return;
  217. }
  218. EXPORT_SYMBOL(sde_rsc_unregister_event);
  219. bool is_sde_rsc_available(int rsc_index)
  220. {
  221. if (rsc_index >= MAX_RSC_COUNT) {
  222. pr_err("invalid rsc index:%d\n", rsc_index);
  223. return false;
  224. } else if (!rsc_prv_list[rsc_index]) {
  225. pr_debug("rsc idx:%d not probed yet or not available\n",
  226. rsc_index);
  227. return false;
  228. }
  229. return true;
  230. }
  231. EXPORT_SYMBOL(is_sde_rsc_available);
  232. enum sde_rsc_state get_sde_rsc_current_state(int rsc_index)
  233. {
  234. struct sde_rsc_priv *rsc;
  235. if (rsc_index >= MAX_RSC_COUNT) {
  236. pr_err("invalid rsc index:%d\n", rsc_index);
  237. return SDE_RSC_IDLE_STATE;
  238. } else if (!rsc_prv_list[rsc_index]) {
  239. pr_err("rsc idx:%d not probed yet or not available\n",
  240. rsc_index);
  241. return SDE_RSC_IDLE_STATE;
  242. }
  243. rsc = rsc_prv_list[rsc_index];
  244. return rsc->current_state;
  245. }
  246. EXPORT_SYMBOL(get_sde_rsc_current_state);
  247. static u32 sde_rsc_timer_calculate(struct sde_rsc_priv *rsc,
  248. struct sde_rsc_cmd_config *cmd_config, enum sde_rsc_state state)
  249. {
  250. const u32 cxo_period_ns = 52;
  251. u64 rsc_backoff_time_ns = rsc->backoff_time_ns;
  252. u64 rsc_mode_threshold_time_ns = rsc->mode_threshold_time_ns;
  253. u64 rsc_time_slot_0_ns = rsc->time_slot_0_ns;
  254. u64 rsc_time_slot_1_ns;
  255. const u64 pdc_jitter = 20; /* 20% more */
  256. u64 frame_time_ns, frame_jitter;
  257. u64 line_time_ns, prefill_time_ns;
  258. u64 pdc_backoff_time_ns;
  259. s64 total;
  260. int ret = 0;
  261. u32 default_prefill_lines;
  262. if (cmd_config)
  263. memcpy(&rsc->cmd_config, cmd_config, sizeof(*cmd_config));
  264. /* calculate for 640x480 60 fps resolution by default */
  265. if (!rsc->cmd_config.fps)
  266. rsc->cmd_config.fps = DEFAULT_PANEL_FPS;
  267. if (!rsc->cmd_config.jitter_numer)
  268. rsc->cmd_config.jitter_numer = DEFAULT_PANEL_JITTER_NUMERATOR;
  269. if (!rsc->cmd_config.jitter_denom)
  270. rsc->cmd_config.jitter_denom = DEFAULT_PANEL_JITTER_DENOMINATOR;
  271. if (!rsc->cmd_config.vtotal)
  272. rsc->cmd_config.vtotal = DEFAULT_PANEL_VTOTAL;
  273. default_prefill_lines = (rsc->cmd_config.fps *
  274. DEFAULT_PANEL_MIN_V_PREFILL) / DEFAULT_PANEL_FPS;
  275. if ((state == SDE_RSC_CMD_STATE) || !rsc->cmd_config.prefill_lines)
  276. rsc->cmd_config.prefill_lines = default_prefill_lines;
  277. pr_debug("frame fps:%d jitter_numer:%d jitter_denom:%d vtotal:%d prefill lines:%d\n",
  278. rsc->cmd_config.fps, rsc->cmd_config.jitter_numer,
  279. rsc->cmd_config.jitter_denom, rsc->cmd_config.vtotal,
  280. rsc->cmd_config.prefill_lines);
  281. /* 1 nano second */
  282. frame_time_ns = TICKS_IN_NANO_SECOND;
  283. frame_time_ns = div_u64(frame_time_ns, rsc->cmd_config.fps);
  284. frame_jitter = frame_time_ns * rsc->cmd_config.jitter_numer;
  285. frame_jitter = div_u64(frame_jitter, rsc->cmd_config.jitter_denom);
  286. /* convert it to percentage */
  287. frame_jitter = div_u64(frame_jitter, 100);
  288. line_time_ns = frame_time_ns;
  289. line_time_ns = div_u64(line_time_ns, rsc->cmd_config.vtotal);
  290. prefill_time_ns = line_time_ns * rsc->cmd_config.prefill_lines;
  291. /* only take jitter into account for CMD mode */
  292. if (state == SDE_RSC_CMD_STATE)
  293. total = frame_time_ns - frame_jitter - prefill_time_ns;
  294. else
  295. total = frame_time_ns - prefill_time_ns;
  296. if (total < 0) {
  297. pr_err("invalid total time period time:%llu jiter_time:%llu blanking time:%llu\n",
  298. frame_time_ns, frame_jitter, prefill_time_ns);
  299. total = 0;
  300. }
  301. total = div_u64(total, cxo_period_ns);
  302. rsc->timer_config.static_wakeup_time_ns = total;
  303. pr_debug("frame time:%llu frame jiter_time:%llu\n",
  304. frame_time_ns, frame_jitter);
  305. pr_debug("line time:%llu prefill time ps:%llu\n",
  306. line_time_ns, prefill_time_ns);
  307. pr_debug("static wakeup time:%lld cxo:%u\n", total, cxo_period_ns);
  308. pdc_backoff_time_ns = rsc_backoff_time_ns;
  309. rsc_backoff_time_ns = div_u64(rsc_backoff_time_ns, cxo_period_ns);
  310. rsc->timer_config.rsc_backoff_time_ns = (u32) rsc_backoff_time_ns;
  311. pdc_backoff_time_ns *= pdc_jitter;
  312. pdc_backoff_time_ns = div_u64(pdc_backoff_time_ns, 100);
  313. rsc->timer_config.pdc_backoff_time_ns = (u32) pdc_backoff_time_ns;
  314. rsc_mode_threshold_time_ns =
  315. div_u64(rsc_mode_threshold_time_ns, cxo_period_ns);
  316. rsc->timer_config.rsc_mode_threshold_time_ns
  317. = (u32) rsc_mode_threshold_time_ns;
  318. /* time_slot_0 for mode0 latency */
  319. rsc_time_slot_0_ns = div_u64(rsc_time_slot_0_ns, cxo_period_ns);
  320. rsc->timer_config.rsc_time_slot_0_ns = (u32) rsc_time_slot_0_ns;
  321. /* time_slot_1 for mode1 latency */
  322. rsc_time_slot_1_ns = frame_time_ns;
  323. rsc_time_slot_1_ns = div_u64(rsc_time_slot_1_ns, cxo_period_ns);
  324. rsc->timer_config.rsc_time_slot_1_ns = (u32) rsc_time_slot_1_ns;
  325. /* mode 2 is infinite */
  326. rsc->timer_config.rsc_time_slot_2_ns = 0xFFFFFFFF;
  327. rsc->timer_config.min_threshold_time_ns = MIN_THRESHOLD_OVERHEAD_TIME;
  328. rsc->timer_config.bwi_threshold_time_ns =
  329. rsc->timer_config.rsc_time_slot_0_ns;
  330. /* timer update should be called with client call */
  331. if (cmd_config && rsc->hw_ops.timer_update) {
  332. ret = rsc->hw_ops.timer_update(rsc);
  333. if (ret)
  334. pr_err("sde rsc: hw timer update failed ret:%d\n", ret);
  335. /* rsc init should be called during rsc probe - one time only */
  336. } else if (rsc->hw_ops.init) {
  337. ret = rsc->hw_ops.init(rsc);
  338. if (ret)
  339. pr_err("sde rsc: hw init failed ret:%d\n", ret);
  340. }
  341. return ret;
  342. }
  343. static int sde_rsc_resource_disable(struct sde_rsc_priv *rsc)
  344. {
  345. struct sde_power_handle *phandle;
  346. struct dss_module_power *mp;
  347. if (!rsc) {
  348. pr_err("invalid drv data\n");
  349. return -EINVAL;
  350. }
  351. if (atomic_read(&rsc->resource_refcount) == 0) {
  352. pr_err("%pS: invalid rsc resource disable call\n",
  353. __builtin_return_address(0));
  354. return -EINVAL;
  355. }
  356. if (atomic_dec_return(&rsc->resource_refcount) != 0)
  357. return 0;
  358. phandle = &rsc->phandle;
  359. mp = &phandle->mp;
  360. msm_dss_enable_clk(mp->clk_config, mp->num_clk, false);
  361. sde_power_scale_reg_bus(phandle, VOTE_INDEX_DISABLE, false);
  362. msm_dss_enable_vreg(mp->vreg_config, mp->num_vreg, false);
  363. return 0;
  364. }
  365. static int sde_rsc_resource_enable(struct sde_rsc_priv *rsc)
  366. {
  367. struct sde_power_handle *phandle;
  368. struct dss_module_power *mp;
  369. int rc = 0;
  370. if (!rsc) {
  371. pr_err("invalid drv data\n");
  372. return -EINVAL;
  373. }
  374. if (atomic_inc_return(&rsc->resource_refcount) != 1)
  375. return 0;
  376. phandle = &rsc->phandle;
  377. mp = &phandle->mp;
  378. rc = msm_dss_enable_vreg(mp->vreg_config, mp->num_vreg, true);
  379. if (rc) {
  380. pr_err("failed to enable vregs rc=%d\n", rc);
  381. goto end;
  382. }
  383. rc = sde_power_scale_reg_bus(phandle, VOTE_INDEX_LOW, false);
  384. if (rc) {
  385. pr_err("failed to set reg bus vote rc=%d\n", rc);
  386. goto reg_bus_hdl_err;
  387. }
  388. rc = msm_dss_enable_clk(mp->clk_config, mp->num_clk, true);
  389. if (rc) {
  390. pr_err("clock enable failed rc:%d\n", rc);
  391. goto clk_err;
  392. }
  393. return rc;
  394. clk_err:
  395. sde_power_scale_reg_bus(phandle, VOTE_INDEX_DISABLE, false);
  396. reg_bus_hdl_err:
  397. msm_dss_enable_vreg(mp->vreg_config, mp->num_vreg, false);
  398. end:
  399. atomic_dec(&rsc->resource_refcount);
  400. return rc;
  401. }
  402. static int sde_rsc_switch_to_cmd(struct sde_rsc_priv *rsc,
  403. struct sde_rsc_cmd_config *config,
  404. struct sde_rsc_client *caller_client,
  405. int *wait_vblank_crtc_id)
  406. {
  407. struct sde_rsc_client *client;
  408. int rc = STATE_UPDATE_NOT_ALLOWED;
  409. if (!rsc->primary_client) {
  410. pr_err("primary client not available for cmd state switch\n");
  411. rc = -EINVAL;
  412. goto end;
  413. } else if (caller_client != rsc->primary_client) {
  414. pr_err("primary client state:%d not cmd state request\n",
  415. rsc->primary_client->current_state);
  416. rc = -EINVAL;
  417. goto end;
  418. }
  419. /* update timers - might not be available at next switch */
  420. if (config)
  421. sde_rsc_timer_calculate(rsc, config, SDE_RSC_CMD_STATE);
  422. /**
  423. * rsc clients can still send config at any time. If a config is
  424. * received during cmd_state then vsync_wait will execute with the logic
  425. * below. If a config is received when rsc is in AMC mode; A mode
  426. * switch will do the vsync wait. updated checks still support all cases
  427. * for dynamic mode switch and inline rotation.
  428. */
  429. if (rsc->current_state == SDE_RSC_CMD_STATE) {
  430. rc = 0;
  431. if (config && rsc->version < SDE_RSC_REV_3)
  432. goto vsync_wait;
  433. else
  434. goto end;
  435. }
  436. /* any non-primary clk state client blocks the cmd state switch */
  437. list_for_each_entry(client, &rsc->client_list, list)
  438. if (client->current_state == SDE_RSC_CLK_STATE &&
  439. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  440. goto end;
  441. if (rsc->hw_ops.state_update) {
  442. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_CMD_STATE);
  443. if (!rc) {
  444. rpmh_mode_solver_set(rsc->rpmh_dev, true);
  445. sde_rsc_set_data_bus_mode(&rsc->phandle,
  446. QCOM_ICC_TAG_WAKE);
  447. }
  448. }
  449. /* vsync wait not needed during VID->CMD switch (rev 4+ HW only) */
  450. if (rsc->current_state == SDE_RSC_VID_STATE &&
  451. rsc->version >= SDE_RSC_REV_4) {
  452. rc = 0;
  453. goto end;
  454. }
  455. vsync_wait:
  456. /* indicate wait for vsync for vid to cmd state switch & cfg update */
  457. if (!rc && (rsc->current_state == SDE_RSC_VID_STATE ||
  458. rsc->current_state == SDE_RSC_CMD_STATE)) {
  459. rsc->post_poms = true;
  460. /* clear VSYNC timestamp for indication when update completes */
  461. if (rsc->hw_ops.hw_vsync)
  462. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL, 0, 0);
  463. if (!wait_vblank_crtc_id) {
  464. pr_err("invalid crtc id wait pointer, client %d\n",
  465. caller_client->id);
  466. SDE_EVT32(caller_client->id, rsc->current_state,
  467. caller_client->crtc_id,
  468. wait_vblank_crtc_id, SDE_EVTLOG_ERROR);
  469. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  470. } else {
  471. *wait_vblank_crtc_id = rsc->primary_client->crtc_id;
  472. }
  473. }
  474. end:
  475. return rc;
  476. }
  477. static int sde_rsc_switch_to_clk(struct sde_rsc_priv *rsc,
  478. int *wait_vblank_crtc_id)
  479. {
  480. struct sde_rsc_client *client;
  481. int rc = STATE_UPDATE_NOT_ALLOWED;
  482. bool multi_display_active = false;
  483. bool vid_display_active = false, cmd_display_active = false;
  484. list_for_each_entry(client, &rsc->client_list, list) {
  485. if (client->current_state == SDE_RSC_CLK_STATE &&
  486. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  487. multi_display_active = true;
  488. else if (client->current_state == SDE_RSC_VID_STATE)
  489. vid_display_active = true;
  490. else if (client->current_state == SDE_RSC_CMD_STATE)
  491. cmd_display_active = true;
  492. }
  493. pr_debug("multi_display:%d vid_display:%d cmd_display:%d\n",
  494. multi_display_active, vid_display_active, cmd_display_active);
  495. if (!multi_display_active && (vid_display_active || cmd_display_active))
  496. goto end;
  497. if (rsc->hw_ops.state_update) {
  498. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_CLK_STATE);
  499. if (!rc) {
  500. rpmh_mode_solver_set(rsc->rpmh_dev, false);
  501. sde_rsc_set_data_bus_mode(&rsc->phandle,
  502. QCOM_ICC_TAG_AMC);
  503. }
  504. }
  505. /* indicate wait for vsync for cmd/vid to clk state switch */
  506. if (!rc && rsc->primary_client &&
  507. (rsc->current_state == SDE_RSC_CMD_STATE ||
  508. rsc->current_state == SDE_RSC_VID_STATE)) {
  509. /* clear VSYNC timestamp for indication when update completes */
  510. if (rsc->hw_ops.hw_vsync)
  511. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL, 0, 0);
  512. if (!wait_vblank_crtc_id) {
  513. pr_err("invalid crtc id wait pointer provided\n");
  514. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  515. } else {
  516. *wait_vblank_crtc_id = rsc->primary_client->crtc_id;
  517. /* increase refcount, so we wait for the next vsync */
  518. atomic_inc(&rsc->rsc_vsync_wait);
  519. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait));
  520. }
  521. } else if (atomic_read(&rsc->rsc_vsync_wait)) {
  522. SDE_EVT32(rsc->primary_client, rsc->current_state,
  523. atomic_read(&rsc->rsc_vsync_wait));
  524. /* Wait for the vsync, if the refcount is set */
  525. rc = wait_event_timeout(rsc->rsc_vsync_waitq,
  526. atomic_read(&rsc->rsc_vsync_wait) == 0,
  527. msecs_to_jiffies(PRIMARY_VBLANK_WORST_CASE_MS*2));
  528. if (!rc) {
  529. pr_err("Timeout waiting for vsync\n");
  530. rc = -ETIMEDOUT;
  531. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait), rc,
  532. SDE_EVTLOG_ERROR);
  533. } else {
  534. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait), rc);
  535. rc = 0;
  536. }
  537. }
  538. end:
  539. return rc;
  540. }
  541. static int sde_rsc_switch_to_vid(struct sde_rsc_priv *rsc,
  542. struct sde_rsc_cmd_config *config,
  543. struct sde_rsc_client *caller_client,
  544. int *wait_vblank_crtc_id)
  545. {
  546. struct sde_rsc_client *client;
  547. int rc = STATE_UPDATE_NOT_ALLOWED;
  548. if (!rsc->primary_client) {
  549. pr_err("primary client not available for vid state switch\n");
  550. rc = -EINVAL;
  551. goto end;
  552. } else if (caller_client != rsc->primary_client) {
  553. pr_err("primary client state:%d not vid state request\n",
  554. rsc->primary_client->current_state);
  555. rc = -EINVAL;
  556. goto end;
  557. }
  558. /* update timers - might not be available at next switch */
  559. if (config)
  560. sde_rsc_timer_calculate(rsc, config, SDE_RSC_VID_STATE);
  561. /**
  562. * rsc clients can still send config at any time. If a config is
  563. * received during vid_state then vsync_wait will execute with the logic
  564. * below.
  565. */
  566. if (rsc->current_state == SDE_RSC_VID_STATE) {
  567. rc = 0;
  568. if (config && rsc->version < SDE_RSC_REV_3)
  569. goto vsync_wait;
  570. else
  571. goto end;
  572. }
  573. /* any non-primary clk state client blocks the vid state switch */
  574. list_for_each_entry(client, &rsc->client_list, list)
  575. if (client->current_state == SDE_RSC_CLK_STATE &&
  576. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  577. goto end;
  578. if (rsc->hw_ops.state_update) {
  579. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_VID_STATE);
  580. if (!rc) {
  581. rpmh_mode_solver_set(rsc->rpmh_dev,
  582. rsc->version >= SDE_RSC_REV_3);
  583. sde_rsc_set_data_bus_mode(&rsc->phandle,
  584. rsc->version >= SDE_RSC_REV_3 ?
  585. QCOM_ICC_TAG_WAKE : QCOM_ICC_TAG_AMC);
  586. }
  587. }
  588. /* vsync wait not needed during CMD->VID switch (rev 4+ HW only) */
  589. if (rsc->current_state == SDE_RSC_CMD_STATE &&
  590. rsc->version >= SDE_RSC_REV_4) {
  591. rc = 0;
  592. goto end;
  593. }
  594. vsync_wait:
  595. /* indicate wait for vsync for vid to cmd state switch & cfg update */
  596. if (!rc && (rsc->current_state == SDE_RSC_VID_STATE ||
  597. rsc->current_state == SDE_RSC_CMD_STATE)) {
  598. rsc->post_poms = true;
  599. /* clear VSYNC timestamp for indication when update completes */
  600. if (rsc->hw_ops.hw_vsync)
  601. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL, 0, 0);
  602. if (!wait_vblank_crtc_id) {
  603. pr_err("invalid crtc id wait pointer, client %d\n",
  604. caller_client->id);
  605. SDE_EVT32(caller_client->id, rsc->current_state,
  606. caller_client->crtc_id,
  607. wait_vblank_crtc_id, SDE_EVTLOG_ERROR);
  608. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  609. } else {
  610. *wait_vblank_crtc_id = rsc->primary_client->crtc_id;
  611. }
  612. }
  613. end:
  614. return rc;
  615. }
  616. static int sde_rsc_switch_to_idle(struct sde_rsc_priv *rsc,
  617. struct sde_rsc_cmd_config *config,
  618. struct sde_rsc_client *caller_client,
  619. int *wait_vblank_crtc_id)
  620. {
  621. struct sde_rsc_client *client;
  622. int rc = STATE_UPDATE_NOT_ALLOWED;
  623. bool clk_client_active = false, multi_display_active = false;
  624. bool vid_display_active = false, cmd_display_active = false;
  625. /*
  626. * following code needs to run the loop through each
  627. * client because they might be in different order
  628. * sorting is not possible; only preference is available
  629. */
  630. list_for_each_entry(client, &rsc->client_list, list) {
  631. if (client->current_state == SDE_RSC_CLK_STATE &&
  632. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  633. multi_display_active = true;
  634. else if (client->current_state == SDE_RSC_CLK_STATE &&
  635. client->client_type == SDE_RSC_CLK_CLIENT)
  636. clk_client_active = true;
  637. else if (client->current_state == SDE_RSC_VID_STATE)
  638. vid_display_active = true;
  639. else if (client->current_state == SDE_RSC_CMD_STATE)
  640. cmd_display_active = true;
  641. pr_debug("client state:%d type:%d\n",
  642. client->current_state, client->client_type);
  643. }
  644. pr_debug("multi_display:%d clk_client:%d vid_display:%d cmd_display:%d\n",
  645. multi_display_active, clk_client_active, vid_display_active,
  646. cmd_display_active);
  647. if (vid_display_active && !multi_display_active) {
  648. rc = sde_rsc_switch_to_vid(rsc, NULL, rsc->primary_client,
  649. wait_vblank_crtc_id);
  650. if (!rc)
  651. rc = VID_MODE_SWITCH_SUCCESS;
  652. } else if (cmd_display_active && !multi_display_active) {
  653. rc = sde_rsc_switch_to_cmd(rsc, NULL, rsc->primary_client,
  654. wait_vblank_crtc_id);
  655. if (!rc)
  656. rc = CMD_MODE_SWITCH_SUCCESS;
  657. } else if (clk_client_active) {
  658. rc = sde_rsc_switch_to_clk(rsc, wait_vblank_crtc_id);
  659. if (!rc)
  660. rc = CLK_MODE_SWITCH_SUCCESS;
  661. } else if (rsc->hw_ops.state_update) {
  662. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_IDLE_STATE);
  663. rsc->post_poms = false;
  664. if (!rc) {
  665. rpmh_mode_solver_set(rsc->rpmh_dev, true);
  666. sde_rsc_set_data_bus_mode(&rsc->phandle,
  667. QCOM_ICC_TAG_WAKE);
  668. }
  669. }
  670. return rc;
  671. }
  672. /**
  673. * sde_rsc_client_get_vsync_refcount() - returns the status of the vsync
  674. * refcount, to signal if the client needs to reset the refcounting logic
  675. * @client: Client pointer provided by sde_rsc_client_create().
  676. *
  677. * Return: value of the vsync refcount.
  678. */
  679. int sde_rsc_client_get_vsync_refcount(
  680. struct sde_rsc_client *caller_client)
  681. {
  682. struct sde_rsc_priv *rsc;
  683. if (!caller_client) {
  684. pr_err("invalid client for rsc state update\n");
  685. return -EINVAL;
  686. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  687. pr_err("invalid rsc index\n");
  688. return -EINVAL;
  689. }
  690. rsc = rsc_prv_list[caller_client->rsc_index];
  691. if (!rsc)
  692. return 0;
  693. return atomic_read(&rsc->rsc_vsync_wait);
  694. }
  695. /**
  696. * sde_rsc_client_reset_vsync_refcount() - reduces the refcounting
  697. * logic that waits for the vsync.
  698. * @client: Client pointer provided by sde_rsc_client_create().
  699. *
  700. * Return: zero if refcount was already zero.
  701. */
  702. int sde_rsc_client_reset_vsync_refcount(
  703. struct sde_rsc_client *caller_client)
  704. {
  705. struct sde_rsc_priv *rsc;
  706. int ret;
  707. if (!caller_client) {
  708. pr_err("invalid client for rsc state update\n");
  709. return -EINVAL;
  710. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  711. pr_err("invalid rsc index\n");
  712. return -EINVAL;
  713. }
  714. rsc = rsc_prv_list[caller_client->rsc_index];
  715. if (!rsc)
  716. return 0;
  717. ret = atomic_add_unless(&rsc->rsc_vsync_wait, -1, 0);
  718. wake_up_all(&rsc->rsc_vsync_waitq);
  719. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait));
  720. return ret;
  721. }
  722. /**
  723. * sde_rsc_client_is_state_update_complete() - check if state update is complete
  724. * RSC state transition is not complete until HW receives VBLANK signal. This
  725. * function checks RSC HW to determine whether that signal has been received.
  726. * @client: Client pointer provided by sde_rsc_client_create().
  727. *
  728. * Return: true if the state update has completed.
  729. */
  730. bool sde_rsc_client_is_state_update_complete(
  731. struct sde_rsc_client *caller_client)
  732. {
  733. struct sde_rsc_priv *rsc;
  734. u32 vsync_timestamp0 = 0;
  735. if (!caller_client) {
  736. pr_err("invalid client for rsc state update\n");
  737. return false;
  738. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  739. pr_err("invalid rsc index\n");
  740. return false;
  741. }
  742. rsc = rsc_prv_list[caller_client->rsc_index];
  743. if (!rsc)
  744. return false;
  745. /**
  746. * state updates clear VSYNC timestamp, check if a new one arrived.
  747. * use VSYNC mode 0 (CMD TE) always for this, per HW recommendation.
  748. */
  749. if (rsc->hw_ops.hw_vsync)
  750. vsync_timestamp0 = rsc->hw_ops.hw_vsync(rsc, VSYNC_READ_VSYNC0,
  751. NULL, 0, 0);
  752. return vsync_timestamp0 != 0;
  753. }
  754. /**
  755. * sde_rsc_client_state_update() - rsc client state update
  756. * Video mode, cmd mode and clk state are suppoed as modes. A client need to
  757. * set this property during panel config time. A switching client can set the
  758. * property to change the state
  759. *
  760. * @client: Client pointer provided by sde_rsc_client_create().
  761. * @state: Client state - video/cmd
  762. * @config: fps, vtotal, porches, etc configuration for command mode
  763. * panel
  764. * @crtc_id: current client's crtc id
  765. * @wait_vblank_crtc_id: Output parameter. If set to non-zero, rsc hw
  766. * state update requires a wait for one vblank on
  767. * the primary crtc. In that case, this output
  768. * param will be set to the crtc on which to wait.
  769. * If SDE_RSC_INVALID_CRTC_ID, no wait necessary
  770. *
  771. * Return: error code.
  772. */
  773. int sde_rsc_client_state_update(struct sde_rsc_client *caller_client,
  774. enum sde_rsc_state state,
  775. struct sde_rsc_cmd_config *config, int crtc_id,
  776. int *wait_vblank_crtc_id)
  777. {
  778. int rc = 0;
  779. struct sde_rsc_priv *rsc;
  780. if (!caller_client) {
  781. pr_err("invalid client for rsc state update\n");
  782. return -EINVAL;
  783. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  784. pr_err("invalid rsc index\n");
  785. return -EINVAL;
  786. }
  787. rsc = rsc_prv_list[caller_client->rsc_index];
  788. if (!rsc)
  789. return -EINVAL;
  790. if (wait_vblank_crtc_id)
  791. *wait_vblank_crtc_id = SDE_RSC_INVALID_CRTC_ID;
  792. mutex_lock(&rsc->client_lock);
  793. SDE_EVT32_VERBOSE(caller_client->id, caller_client->current_state,
  794. state, rsc->current_state, SDE_EVTLOG_FUNC_ENTRY);
  795. pr_debug("%pS: rsc state:%d request client:%s state:%d\n",
  796. __builtin_return_address(0), rsc->current_state,
  797. caller_client->name, state);
  798. /**
  799. * This can only happen if splash is active or qsync is enabled.
  800. * In both cases timers need to be updated for when a transition to
  801. * solver occurs. Update timers now as config might not be available
  802. * at next switch. Updates for cmd/vid are handled when switching to
  803. * those states.
  804. */
  805. if (config && (state == SDE_RSC_CLK_STATE) &&
  806. (caller_client == rsc->primary_client))
  807. sde_rsc_timer_calculate(rsc, config, state);
  808. if ((state == SDE_RSC_VID_STATE) && (rsc->version >= SDE_RSC_REV_3))
  809. state = SDE_RSC_CLK_STATE;
  810. caller_client->crtc_id = crtc_id;
  811. caller_client->current_state = state;
  812. if ((rsc->current_state == state) && !config) {
  813. SDE_EVT32(caller_client->id, caller_client->current_state,
  814. state, rsc->current_state, SDE_EVTLOG_FUNC_CASE3);
  815. goto end;
  816. }
  817. if (rsc->current_state == SDE_RSC_IDLE_STATE)
  818. sde_rsc_resource_enable(rsc);
  819. switch (state) {
  820. case SDE_RSC_IDLE_STATE:
  821. rc = sde_rsc_switch_to_idle(rsc, NULL, rsc->primary_client,
  822. wait_vblank_crtc_id);
  823. if (rc == CMD_MODE_SWITCH_SUCCESS) {
  824. state = SDE_RSC_CMD_STATE;
  825. rc = 0;
  826. } else if (rc == VID_MODE_SWITCH_SUCCESS) {
  827. state = SDE_RSC_VID_STATE;
  828. rc = 0;
  829. } else if (rc == CLK_MODE_SWITCH_SUCCESS) {
  830. state = SDE_RSC_CLK_STATE;
  831. rc = 0;
  832. }
  833. break;
  834. case SDE_RSC_CMD_STATE:
  835. rc = sde_rsc_switch_to_cmd(rsc, config, caller_client,
  836. wait_vblank_crtc_id);
  837. break;
  838. case SDE_RSC_VID_STATE:
  839. rc = sde_rsc_switch_to_vid(rsc, config, caller_client,
  840. wait_vblank_crtc_id);
  841. break;
  842. case SDE_RSC_CLK_STATE:
  843. rc = sde_rsc_switch_to_clk(rsc, wait_vblank_crtc_id);
  844. break;
  845. default:
  846. pr_err("invalid state handling %d\n", state);
  847. break;
  848. }
  849. if (rc == STATE_UPDATE_NOT_ALLOWED) {
  850. rc = 0;
  851. SDE_EVT32(caller_client->id, caller_client->current_state,
  852. state, rsc->current_state, rc, SDE_EVTLOG_FUNC_CASE1);
  853. goto clk_disable;
  854. } else if (rc) {
  855. pr_debug("state:%d update failed rc:%d\n", state, rc);
  856. SDE_EVT32(caller_client->id, caller_client->current_state,
  857. state, rsc->current_state, rc, SDE_EVTLOG_FUNC_CASE2);
  858. goto clk_disable;
  859. }
  860. pr_debug("state switch successfully complete: %d\n", state);
  861. SDE_ATRACE_INT("rsc_state", state);
  862. SDE_EVT32(caller_client->id, caller_client->current_state,
  863. state, rsc->current_state, SDE_EVTLOG_FUNC_EXIT);
  864. rsc->current_state = state;
  865. rsc->update_tcs_content = true;
  866. clk_disable:
  867. if (rsc->current_state == SDE_RSC_IDLE_STATE)
  868. sde_rsc_resource_disable(rsc);
  869. end:
  870. mutex_unlock(&rsc->client_lock);
  871. return rc;
  872. }
  873. EXPORT_SYMBOL(sde_rsc_client_state_update);
  874. /**
  875. * sde_rsc_client_vote() - ab/ib vote from rsc client
  876. *
  877. * @client: Client pointer provided by sde_rsc_client_create().
  878. * @bus_id: data bus for which to be voted
  879. * @ab: aggregated bandwidth vote from client.
  880. * @ib: instant bandwidth vote from client.
  881. *
  882. * Return: error code.
  883. */
  884. int sde_rsc_client_vote(struct sde_rsc_client *caller_client,
  885. u32 bus_id, u64 ab_vote, u64 ib_vote)
  886. {
  887. int rsc_index;
  888. struct sde_rsc_priv *rsc;
  889. if (caller_client && caller_client->rsc_index >= MAX_RSC_COUNT) {
  890. pr_err("invalid rsc client or client index\n");
  891. return -EINVAL;
  892. }
  893. rsc_index = caller_client ? caller_client->rsc_index : SDE_RSC_INDEX;
  894. rsc = rsc_prv_list[rsc_index];
  895. if (!rsc || bus_id >= SDE_POWER_HANDLE_DBUS_ID_MAX)
  896. return -EINVAL;
  897. pr_debug("client:%s ab:%llu ib:%llu\n",
  898. caller_client ? caller_client->name : "unknown",
  899. ab_vote, ib_vote);
  900. mutex_lock(&rsc->client_lock);
  901. rsc->bw_config.new_ab_vote[bus_id] = ab_vote;
  902. rsc->bw_config.new_ib_vote[bus_id] = ib_vote;
  903. mutex_unlock(&rsc->client_lock);
  904. return 0;
  905. }
  906. EXPORT_SYMBOL(sde_rsc_client_vote);
  907. int sde_rsc_client_trigger_vote(struct sde_rsc_client *caller_client,
  908. bool delta_vote)
  909. {
  910. int rc = 0, rsc_index, i;
  911. struct sde_rsc_priv *rsc;
  912. bool bw_increase = false;
  913. if (caller_client && caller_client->rsc_index >= MAX_RSC_COUNT) {
  914. pr_err("invalid rsc index\n");
  915. return -EINVAL;
  916. }
  917. rsc_index = caller_client ? caller_client->rsc_index : SDE_RSC_INDEX;
  918. rsc = rsc_prv_list[rsc_index];
  919. if (!rsc)
  920. return -EINVAL;
  921. pr_debug("client:%s trigger bw delta vote:%d\n",
  922. caller_client ? caller_client->name : "unknown", delta_vote);
  923. mutex_lock(&rsc->client_lock);
  924. if (!delta_vote && !rsc->update_tcs_content &&
  925. (rsc->current_state == SDE_RSC_CLK_STATE))
  926. goto end;
  927. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX && delta_vote; i++) {
  928. if (rsc->bw_config.new_ab_vote[i] > rsc->bw_config.ab_vote[i] ||
  929. rsc->bw_config.new_ib_vote[i] > rsc->bw_config.ib_vote[i])
  930. bw_increase = true;
  931. rsc->bw_config.ab_vote[i] = rsc->bw_config.new_ab_vote[i];
  932. rsc->bw_config.ib_vote[i] = rsc->bw_config.new_ib_vote[i];
  933. }
  934. rc = sde_rsc_resource_enable(rsc);
  935. if (rc < 0)
  936. goto end;
  937. if (delta_vote) {
  938. if (rsc->hw_ops.tcs_wait) {
  939. rc = rsc->hw_ops.tcs_wait(rsc);
  940. if (rc) {
  941. pr_err("tcs is still busy; can't send command\n");
  942. if (rsc->hw_ops.tcs_use_ok)
  943. rsc->hw_ops.tcs_use_ok(rsc);
  944. goto tcs_wait_failed;
  945. }
  946. }
  947. rpmh_invalidate(rsc->rpmh_dev);
  948. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++)
  949. sde_power_data_bus_set_quota(&rsc->phandle,
  950. i, rsc->bw_config.ab_vote[i],
  951. rsc->bw_config.ib_vote[i]);
  952. rpmh_flush(rsc->rpmh_dev);
  953. }
  954. if (rsc->hw_ops.bwi_status &&
  955. (rsc->current_state == SDE_RSC_CMD_STATE ||
  956. rsc->current_state == SDE_RSC_VID_STATE))
  957. rsc->hw_ops.bwi_status(rsc, bw_increase);
  958. else if (rsc->hw_ops.tcs_use_ok)
  959. rsc->hw_ops.tcs_use_ok(rsc);
  960. rsc->update_tcs_content = false;
  961. tcs_wait_failed:
  962. sde_rsc_resource_disable(rsc);
  963. end:
  964. mutex_unlock(&rsc->client_lock);
  965. return rc;
  966. }
  967. EXPORT_SYMBOL(sde_rsc_client_trigger_vote);
  968. #if defined(CONFIG_DEBUG_FS)
  969. void sde_rsc_debug_dump(u32 mux_sel)
  970. {
  971. struct sde_rsc_priv *rsc;
  972. rsc = rsc_prv_list[SDE_RSC_INDEX];
  973. if (!rsc)
  974. return;
  975. /* this must be called with rsc clocks enabled */
  976. if (rsc->hw_ops.debug_dump)
  977. rsc->hw_ops.debug_dump(rsc, mux_sel);
  978. }
  979. static int _sde_debugfs_status_show(struct seq_file *s, void *data)
  980. {
  981. struct sde_rsc_priv *rsc;
  982. struct sde_rsc_client *client;
  983. int ret;
  984. if (!s || !s->private)
  985. return -EINVAL;
  986. rsc = s->private;
  987. mutex_lock(&rsc->client_lock);
  988. seq_printf(s, "rsc current state:%d\n", rsc->current_state);
  989. seq_printf(s, "wraper backoff time(ns):%d\n",
  990. rsc->timer_config.static_wakeup_time_ns);
  991. seq_printf(s, "rsc backoff time(ns):%d\n",
  992. rsc->timer_config.rsc_backoff_time_ns);
  993. seq_printf(s, "pdc backoff time(ns):%d\n",
  994. rsc->timer_config.pdc_backoff_time_ns);
  995. seq_printf(s, "rsc mode threshold time(ns):%d\n",
  996. rsc->timer_config.rsc_mode_threshold_time_ns);
  997. seq_printf(s, "rsc time slot 0(ns):%d\n",
  998. rsc->timer_config.rsc_time_slot_0_ns);
  999. seq_printf(s, "rsc time slot 1(ns):%d\n",
  1000. rsc->timer_config.rsc_time_slot_1_ns);
  1001. seq_printf(s, "frame fps:%d jitter_numer:%d jitter_denom:%d vtotal:%d prefill lines:%d\n",
  1002. rsc->cmd_config.fps, rsc->cmd_config.jitter_numer,
  1003. rsc->cmd_config.jitter_denom,
  1004. rsc->cmd_config.vtotal, rsc->cmd_config.prefill_lines);
  1005. seq_puts(s, "\n");
  1006. list_for_each_entry(client, &rsc->client_list, list)
  1007. seq_printf(s, "\t client:%s state:%d\n",
  1008. client->name, client->current_state);
  1009. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1010. pr_debug("debug node is not supported during idle state\n");
  1011. seq_puts(s, "hw state is not supported during idle pc\n");
  1012. goto end;
  1013. }
  1014. if (rsc->hw_ops.debug_show) {
  1015. ret = rsc->hw_ops.debug_show(s, rsc);
  1016. if (ret)
  1017. pr_err("sde rsc: hw debug failed ret:%d\n", ret);
  1018. }
  1019. end:
  1020. mutex_unlock(&rsc->client_lock);
  1021. return 0;
  1022. }
  1023. static int _sde_debugfs_status_open(struct inode *inode, struct file *file)
  1024. {
  1025. return single_open(file, _sde_debugfs_status_show, inode->i_private);
  1026. }
  1027. static int _sde_debugfs_counters_show(struct seq_file *s, void *data)
  1028. {
  1029. struct sde_rsc_priv *rsc = s->private;
  1030. u32 counters[NUM_RSC_PROFILING_COUNTERS];
  1031. int i, ret;
  1032. if (!rsc)
  1033. return -EINVAL;
  1034. if (!rsc->hw_ops.get_counters) {
  1035. seq_puts(s, "counters are not supported on this target\n");
  1036. return 0;
  1037. }
  1038. memset(counters, 0, sizeof(counters));
  1039. mutex_lock(&rsc->client_lock);
  1040. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1041. pr_debug("counters are not supported during idle state\n");
  1042. seq_puts(s, "no access to counters during idle pc\n");
  1043. goto end;
  1044. }
  1045. ret = rsc->hw_ops.get_counters(rsc, counters);
  1046. if (ret) {
  1047. pr_err("sde rsc: get_counters failed ret:%d\n", ret);
  1048. seq_puts(s, "failed to retrieve counts!\n");
  1049. goto end;
  1050. }
  1051. seq_puts(s, "rsc profiling counters:\n");
  1052. for (i = 0; i < NUM_RSC_PROFILING_COUNTERS; ++i)
  1053. seq_printf(s, "\tmode[%d] = 0x%08x:\n", i, counters[i]);
  1054. end:
  1055. mutex_unlock(&rsc->client_lock);
  1056. return 0;
  1057. }
  1058. static int _sde_debugfs_counters_open(struct inode *inode, struct file *file)
  1059. {
  1060. return single_open(file, _sde_debugfs_counters_show, inode->i_private);
  1061. }
  1062. static int _sde_debugfs_generic_noseek_open(struct inode *inode,
  1063. struct file *file)
  1064. {
  1065. /* non-seekable */
  1066. file->private_data = inode->i_private;
  1067. return nonseekable_open(inode, file);
  1068. }
  1069. static ssize_t _sde_debugfs_profiling_read(struct file *file, char __user *buf,
  1070. size_t count, loff_t *ppos)
  1071. {
  1072. struct sde_rsc_priv *rsc = file->private_data;
  1073. size_t max_size = min_t(size_t, count, MAX_BUFFER_SIZE);
  1074. char buffer[MAX_BUFFER_SIZE];
  1075. int blen = 0;
  1076. if (*ppos || !rsc)
  1077. return 0;
  1078. if (!rsc->hw_ops.setup_counters) {
  1079. blen += scnprintf(&buffer[blen], max_size - blen,
  1080. "counters are not supported on this target\n");
  1081. goto end;
  1082. }
  1083. mutex_lock(&rsc->client_lock);
  1084. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1085. pr_debug("counters are not supported during idle state\n");
  1086. blen += scnprintf(&buffer[blen], max_size - blen,
  1087. "no access to counters during idle pc\n");
  1088. goto unlock;
  1089. }
  1090. blen += scnprintf(&buffer[blen], max_size - blen,
  1091. "%s\n", rsc->profiling_en ? "Y" : "N");
  1092. unlock:
  1093. mutex_unlock(&rsc->client_lock);
  1094. end:
  1095. if (copy_to_user(buf, buffer, blen))
  1096. return -EFAULT;
  1097. *ppos += blen;
  1098. return blen;
  1099. }
  1100. static ssize_t _sde_debugfs_profiling_write(struct file *file,
  1101. const char __user *p, size_t count, loff_t *ppos)
  1102. {
  1103. struct sde_rsc_priv *rsc = file->private_data;
  1104. bool input_valid, input_value;
  1105. char *input;
  1106. int rc;
  1107. if (!rsc || !rsc->hw_ops.setup_counters || !count ||
  1108. count > MAX_COUNT_SIZE_SUPPORTED)
  1109. return 0;
  1110. input = kmalloc(count + 1, GFP_KERNEL);
  1111. if (!input)
  1112. return -ENOMEM;
  1113. if (copy_from_user(input, p, count)) {
  1114. kfree(input);
  1115. return -EFAULT;
  1116. }
  1117. input[count] = '\0';
  1118. switch (input[0]) {
  1119. case 'y':
  1120. case 'Y':
  1121. case '1':
  1122. input_valid = true;
  1123. input_value = true;
  1124. break;
  1125. case 'n':
  1126. case 'N':
  1127. case '0':
  1128. input_valid = true;
  1129. input_value = false;
  1130. break;
  1131. default:
  1132. input_valid = false;
  1133. count = 0;
  1134. break;
  1135. }
  1136. mutex_lock(&rsc->client_lock);
  1137. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1138. pr_debug("debug node is not supported during idle state\n");
  1139. count = 0;
  1140. goto end;
  1141. }
  1142. pr_debug("input %s, profiling_en: %d\n",
  1143. input_valid ? "valid" : "invalid", rsc->profiling_en);
  1144. if (input_valid) {
  1145. rsc->profiling_en = input_value;
  1146. rc = rsc->hw_ops.setup_counters(rsc, rsc->profiling_en);
  1147. if (rc)
  1148. pr_err("setup_counters failed, rc:%d\n", rc);
  1149. }
  1150. end:
  1151. mutex_unlock(&rsc->client_lock);
  1152. kfree(input);
  1153. return count;
  1154. }
  1155. static ssize_t _sde_debugfs_mode_ctrl_read(struct file *file, char __user *buf,
  1156. size_t count, loff_t *ppos)
  1157. {
  1158. struct sde_rsc_priv *rsc = file->private_data;
  1159. char buffer[MAX_BUFFER_SIZE];
  1160. int blen = 0;
  1161. size_t max_size = min_t(size_t, count, MAX_BUFFER_SIZE);
  1162. if (*ppos || !rsc || !rsc->hw_ops.mode_ctrl)
  1163. return 0;
  1164. mutex_lock(&rsc->client_lock);
  1165. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1166. pr_debug("debug node is not supported during idle state\n");
  1167. blen = scnprintf(buffer, max_size,
  1168. "hw state is not supported during idle pc\n");
  1169. goto end;
  1170. }
  1171. blen = rsc->hw_ops.mode_ctrl(rsc, MODE_READ, buffer, max_size, 0);
  1172. end:
  1173. mutex_unlock(&rsc->client_lock);
  1174. if (blen <= 0)
  1175. return 0;
  1176. if (blen > count) {
  1177. blen = count;
  1178. buffer[count - 1] = '\0';
  1179. }
  1180. if (copy_to_user(buf, buffer, blen))
  1181. return -EFAULT;
  1182. *ppos += blen;
  1183. return blen;
  1184. }
  1185. static ssize_t _sde_debugfs_mode_ctrl_write(struct file *file,
  1186. const char __user *p, size_t count, loff_t *ppos)
  1187. {
  1188. struct sde_rsc_priv *rsc = file->private_data;
  1189. char *input;
  1190. u32 mode_state = 0;
  1191. int rc;
  1192. if (!rsc || !rsc->hw_ops.mode_ctrl || !count ||
  1193. count > MAX_COUNT_SIZE_SUPPORTED)
  1194. return 0;
  1195. input = kmalloc(count + 1, GFP_KERNEL);
  1196. if (!input)
  1197. return -ENOMEM;
  1198. if (copy_from_user(input, p, count)) {
  1199. kfree(input);
  1200. return -EFAULT;
  1201. }
  1202. input[count] = '\0';
  1203. rc = kstrtoint(input, 0, &mode_state);
  1204. if (rc) {
  1205. pr_err("mode_state: int conversion failed rc:%d\n", rc);
  1206. goto end;
  1207. }
  1208. pr_debug("mode_state: %d\n", mode_state);
  1209. mode_state &= 0x7;
  1210. if (mode_state != ALL_MODES_DISABLED &&
  1211. mode_state != ALL_MODES_ENABLED &&
  1212. mode_state != ONLY_MODE_0_ENABLED &&
  1213. mode_state != ONLY_MODE_0_1_ENABLED) {
  1214. pr_err("invalid mode:%d combination\n", mode_state);
  1215. goto end;
  1216. }
  1217. mutex_lock(&rsc->client_lock);
  1218. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1219. pr_debug("debug node is not supported during idle state\n");
  1220. goto state_check;
  1221. }
  1222. rsc->hw_ops.mode_ctrl(rsc, MODE_UPDATE, NULL, 0, mode_state);
  1223. state_check:
  1224. mutex_unlock(&rsc->client_lock);
  1225. end:
  1226. kfree(input);
  1227. return count;
  1228. }
  1229. static ssize_t _sde_debugfs_vsync_mode_read(struct file *file, char __user *buf,
  1230. size_t count, loff_t *ppos)
  1231. {
  1232. struct sde_rsc_priv *rsc = file->private_data;
  1233. char buffer[MAX_BUFFER_SIZE];
  1234. int blen = 0;
  1235. size_t max_size = min_t(size_t, count, MAX_BUFFER_SIZE);
  1236. if (*ppos || !rsc || !rsc->hw_ops.hw_vsync)
  1237. return 0;
  1238. mutex_lock(&rsc->client_lock);
  1239. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1240. pr_debug("debug node is not supported during idle state\n");
  1241. blen = scnprintf(buffer, max_size,
  1242. "hw state is not supported during idle pc\n");
  1243. goto end;
  1244. }
  1245. blen = rsc->hw_ops.hw_vsync(rsc, VSYNC_READ, buffer, max_size, 0);
  1246. end:
  1247. mutex_unlock(&rsc->client_lock);
  1248. if (blen <= 0)
  1249. return 0;
  1250. if (blen > count) {
  1251. blen = count;
  1252. buffer[count - 1] = '\0';
  1253. }
  1254. if (copy_to_user(buf, buffer, blen))
  1255. return -EFAULT;
  1256. *ppos += blen;
  1257. return blen;
  1258. }
  1259. static ssize_t _sde_debugfs_vsync_mode_write(struct file *file,
  1260. const char __user *p, size_t count, loff_t *ppos)
  1261. {
  1262. struct sde_rsc_priv *rsc = file->private_data;
  1263. char *input;
  1264. u32 vsync_state = 0;
  1265. int rc;
  1266. if (!rsc || !rsc->hw_ops.hw_vsync || !count ||
  1267. count > MAX_COUNT_SIZE_SUPPORTED)
  1268. return 0;
  1269. input = kmalloc(count + 1, GFP_KERNEL);
  1270. if (!input)
  1271. return -ENOMEM;
  1272. if (copy_from_user(input, p, count)) {
  1273. kfree(input);
  1274. return -EFAULT;
  1275. }
  1276. input[count] = '\0';
  1277. rc = kstrtoint(input, 0, &vsync_state);
  1278. if (rc) {
  1279. pr_err("vsync_state: int conversion failed rc:%d\n", rc);
  1280. goto end;
  1281. }
  1282. pr_debug("vsync_state: %d\n", vsync_state);
  1283. vsync_state &= 0x7;
  1284. mutex_lock(&rsc->client_lock);
  1285. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1286. pr_debug("debug node is not supported during idle state\n");
  1287. goto state_check;
  1288. }
  1289. if (vsync_state)
  1290. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL,
  1291. 0, vsync_state - 1);
  1292. else
  1293. rsc->hw_ops.hw_vsync(rsc, VSYNC_DISABLE, NULL, 0, 0);
  1294. state_check:
  1295. mutex_unlock(&rsc->client_lock);
  1296. end:
  1297. kfree(input);
  1298. return count;
  1299. }
  1300. static const struct file_operations debugfs_status_fops = {
  1301. .open = _sde_debugfs_status_open,
  1302. .read = seq_read,
  1303. .llseek = seq_lseek,
  1304. .release = single_release,
  1305. };
  1306. static const struct file_operations mode_control_fops = {
  1307. .open = _sde_debugfs_generic_noseek_open,
  1308. .read = _sde_debugfs_mode_ctrl_read,
  1309. .write = _sde_debugfs_mode_ctrl_write,
  1310. };
  1311. static const struct file_operations vsync_status_fops = {
  1312. .open = _sde_debugfs_generic_noseek_open,
  1313. .read = _sde_debugfs_vsync_mode_read,
  1314. .write = _sde_debugfs_vsync_mode_write,
  1315. };
  1316. static const struct file_operations profiling_enable_fops = {
  1317. .open = _sde_debugfs_generic_noseek_open,
  1318. .read = _sde_debugfs_profiling_read,
  1319. .write = _sde_debugfs_profiling_write,
  1320. };
  1321. static const struct file_operations profiling_counts_fops = {
  1322. .open = _sde_debugfs_counters_open,
  1323. .read = seq_read,
  1324. .llseek = seq_lseek,
  1325. .release = single_release,
  1326. };
  1327. static void _sde_rsc_init_debugfs(struct sde_rsc_priv *rsc, char *name)
  1328. {
  1329. rsc->debugfs_root = debugfs_create_dir(name, NULL);
  1330. if (!rsc->debugfs_root)
  1331. return;
  1332. /* don't error check these */
  1333. debugfs_create_file("status", 0400, rsc->debugfs_root, rsc,
  1334. &debugfs_status_fops);
  1335. debugfs_create_file("mode_control", 0600, rsc->debugfs_root, rsc,
  1336. &mode_control_fops);
  1337. debugfs_create_file("vsync_mode", 0600, rsc->debugfs_root, rsc,
  1338. &vsync_status_fops);
  1339. if (rsc->profiling_supp) {
  1340. debugfs_create_file("profiling_en", 0600, rsc->debugfs_root,
  1341. rsc, &profiling_enable_fops);
  1342. debugfs_create_file("profiling_counts", 0400,
  1343. rsc->debugfs_root, rsc,
  1344. &profiling_counts_fops);
  1345. }
  1346. debugfs_create_x32("debug_mode", 0600, rsc->debugfs_root,
  1347. &rsc->debug_mode);
  1348. }
  1349. #else
  1350. static void _sde_rsc_init_debugfs(struct sde_rsc_priv *rsc, char *name)
  1351. {
  1352. }
  1353. #endif /* defined(CONFIG_DEBUG_FS) */
  1354. static void sde_rsc_deinit(struct platform_device *pdev,
  1355. struct sde_rsc_priv *rsc)
  1356. {
  1357. if (!rsc)
  1358. return;
  1359. sde_rsc_resource_disable(rsc);
  1360. if (rsc->sw_fs_enabled)
  1361. regulator_disable(rsc->fs);
  1362. if (rsc->fs)
  1363. devm_regulator_put(rsc->fs);
  1364. if (rsc->wrapper_io.base)
  1365. msm_dss_iounmap(&rsc->wrapper_io);
  1366. if (rsc->drv_io.base)
  1367. msm_dss_iounmap(&rsc->drv_io);
  1368. sde_power_resource_deinit(pdev, &rsc->phandle);
  1369. debugfs_remove_recursive(rsc->debugfs_root);
  1370. kfree(rsc);
  1371. }
  1372. /**
  1373. * sde_rsc_bind - bind rsc device with controlling device
  1374. * @dev: Pointer to base of platform device
  1375. * @master: Pointer to container of drm device
  1376. * @data: Pointer to private data
  1377. * Returns: Zero on success
  1378. */
  1379. static int sde_rsc_bind(struct device *dev,
  1380. struct device *master,
  1381. void *data)
  1382. {
  1383. struct sde_rsc_priv *rsc;
  1384. struct drm_device *drm;
  1385. struct platform_device *pdev = to_platform_device(dev);
  1386. if (!dev || !pdev || !master) {
  1387. pr_err("invalid param(s), dev %pK, pdev %pK, master %pK\n",
  1388. dev, pdev, master);
  1389. return -EINVAL;
  1390. }
  1391. drm = dev_get_drvdata(master);
  1392. rsc = platform_get_drvdata(pdev);
  1393. if (!drm || !rsc) {
  1394. pr_err("invalid param(s), drm %pK, rsc %pK\n",
  1395. drm, rsc);
  1396. return -EINVAL;
  1397. }
  1398. sde_dbg_reg_register_base(SDE_RSC_DRV_DBG_NAME, rsc->drv_io.base,
  1399. rsc->drv_io.len);
  1400. sde_dbg_reg_register_base(SDE_RSC_WRAPPER_DBG_NAME,
  1401. rsc->wrapper_io.base, rsc->wrapper_io.len);
  1402. return 0;
  1403. }
  1404. /**
  1405. * sde_rsc_unbind - unbind rsc from controlling device
  1406. * @dev: Pointer to base of platform device
  1407. * @master: Pointer to container of drm device
  1408. * @data: Pointer to private data
  1409. */
  1410. static void sde_rsc_unbind(struct device *dev,
  1411. struct device *master, void *data)
  1412. {
  1413. struct sde_rsc_priv *rsc;
  1414. struct platform_device *pdev = to_platform_device(dev);
  1415. if (!dev || !pdev) {
  1416. pr_err("invalid param(s)\n");
  1417. return;
  1418. }
  1419. rsc = platform_get_drvdata(pdev);
  1420. if (!rsc) {
  1421. pr_err("invalid display rsc\n");
  1422. return;
  1423. }
  1424. }
  1425. static const struct component_ops sde_rsc_comp_ops = {
  1426. .bind = sde_rsc_bind,
  1427. .unbind = sde_rsc_unbind,
  1428. };
  1429. static int sde_rsc_probe(struct platform_device *pdev)
  1430. {
  1431. int ret;
  1432. struct sde_rsc_priv *rsc;
  1433. static int counter;
  1434. char name[MAX_RSC_CLIENT_NAME_LEN];
  1435. if (counter >= MAX_RSC_COUNT) {
  1436. pr_err("sde rsc supports probe till MAX_RSC_COUNT=%d devices\n",
  1437. MAX_RSC_COUNT);
  1438. return -EINVAL;
  1439. }
  1440. rsc = kzalloc(sizeof(*rsc), GFP_KERNEL);
  1441. if (!rsc) {
  1442. ret = -ENOMEM;
  1443. goto rsc_alloc_fail;
  1444. }
  1445. platform_set_drvdata(pdev, rsc);
  1446. rsc->dev = &pdev->dev;
  1447. of_property_read_u32(pdev->dev.of_node, "qcom,sde-rsc-version",
  1448. &rsc->version);
  1449. if (rsc->version >= SDE_RSC_REV_2)
  1450. rsc->single_tcs_execution_time = SINGLE_TCS_EXECUTION_TIME_V2;
  1451. else
  1452. rsc->single_tcs_execution_time = SINGLE_TCS_EXECUTION_TIME_V1;
  1453. if (rsc->version >= SDE_RSC_REV_3) {
  1454. rsc->time_slot_0_ns = rsc->single_tcs_execution_time
  1455. + RSC_MODE_INSTRUCTION_TIME;
  1456. rsc->backoff_time_ns = RSC_MODE_INSTRUCTION_TIME;
  1457. rsc->mode_threshold_time_ns = rsc->time_slot_0_ns;
  1458. } else {
  1459. rsc->time_slot_0_ns = (rsc->single_tcs_execution_time * 2)
  1460. + RSC_MODE_INSTRUCTION_TIME;
  1461. rsc->backoff_time_ns = rsc->single_tcs_execution_time
  1462. + RSC_MODE_INSTRUCTION_TIME;
  1463. rsc->mode_threshold_time_ns = rsc->backoff_time_ns
  1464. + RSC_MODE_THRESHOLD_OVERHEAD;
  1465. }
  1466. if (rsc->version >= SDE_RSC_REV_4)
  1467. rsc->profiling_supp = true;
  1468. ret = sde_power_resource_init(pdev, &rsc->phandle);
  1469. if (ret) {
  1470. pr_err("sde rsc:power resource init failed ret:%d\n", ret);
  1471. goto sde_rsc_fail;
  1472. }
  1473. rsc->rpmh_dev = rpmh_dev[SDE_RSC_INDEX + counter];
  1474. if (IS_ERR_OR_NULL(rsc->rpmh_dev)) {
  1475. ret = !rsc->rpmh_dev ? -EINVAL : PTR_ERR(rsc->rpmh_dev);
  1476. rsc->rpmh_dev = NULL;
  1477. pr_err("rpmh device node is not available ret:%d\n", ret);
  1478. goto sde_rsc_fail;
  1479. }
  1480. ret = msm_dss_ioremap_byname(pdev, &rsc->wrapper_io, "wrapper");
  1481. if (ret) {
  1482. pr_err("sde rsc: wrapper io data mapping failed ret=%d\n", ret);
  1483. goto sde_rsc_fail;
  1484. }
  1485. ret = msm_dss_ioremap_byname(pdev, &rsc->drv_io, "drv");
  1486. if (ret) {
  1487. pr_err("sde rsc: drv io data mapping failed ret:%d\n", ret);
  1488. goto sde_rsc_fail;
  1489. }
  1490. rsc->fs = devm_regulator_get(&pdev->dev, "vdd");
  1491. if (IS_ERR_OR_NULL(rsc->fs)) {
  1492. rsc->fs = NULL;
  1493. pr_err("unable to get regulator\n");
  1494. goto sde_rsc_fail;
  1495. }
  1496. if (rsc->version >= SDE_RSC_REV_3)
  1497. ret = sde_rsc_hw_register_v3(rsc);
  1498. else
  1499. ret = sde_rsc_hw_register(rsc);
  1500. if (ret) {
  1501. pr_err("sde rsc: hw register failed ret:%d\n", ret);
  1502. goto sde_rsc_fail;
  1503. }
  1504. ret = regulator_enable(rsc->fs);
  1505. if (ret) {
  1506. pr_err("sde rsc: fs on failed ret:%d\n", ret);
  1507. goto sde_rsc_fail;
  1508. }
  1509. rsc->sw_fs_enabled = true;
  1510. ret = sde_rsc_resource_enable(rsc);
  1511. if (ret < 0) {
  1512. pr_err("failed to enable sde rsc power resources rc:%d\n", ret);
  1513. goto sde_rsc_fail;
  1514. }
  1515. if (sde_rsc_timer_calculate(rsc, NULL, SDE_RSC_IDLE_STATE))
  1516. goto sde_rsc_fail;
  1517. sde_rsc_resource_disable(rsc);
  1518. INIT_LIST_HEAD(&rsc->client_list);
  1519. INIT_LIST_HEAD(&rsc->event_list);
  1520. mutex_init(&rsc->client_lock);
  1521. init_waitqueue_head(&rsc->rsc_vsync_waitq);
  1522. atomic_set(&rsc->resource_refcount, 0);
  1523. pr_info("sde rsc index:%d probed successfully\n",
  1524. SDE_RSC_INDEX + counter);
  1525. rsc_prv_list[SDE_RSC_INDEX + counter] = rsc;
  1526. snprintf(name, MAX_RSC_CLIENT_NAME_LEN, "%s%d", "sde_rsc", counter);
  1527. _sde_rsc_init_debugfs(rsc, name);
  1528. counter++;
  1529. ret = component_add(&pdev->dev, &sde_rsc_comp_ops);
  1530. if (ret)
  1531. pr_debug("component add failed, ret=%d\n", ret);
  1532. ret = 0;
  1533. return ret;
  1534. sde_rsc_fail:
  1535. sde_rsc_deinit(pdev, rsc);
  1536. rsc_alloc_fail:
  1537. return ret;
  1538. }
  1539. static int sde_rsc_remove(struct platform_device *pdev)
  1540. {
  1541. struct sde_rsc_priv *rsc = platform_get_drvdata(pdev);
  1542. sde_rsc_deinit(pdev, rsc);
  1543. return 0;
  1544. }
  1545. static int sde_rsc_rpmh_probe(struct platform_device *pdev)
  1546. {
  1547. int ret = 0;
  1548. uint32_t index = 0;
  1549. ret = of_property_read_u32(pdev->dev.of_node, "cell-index", &index);
  1550. if (ret) {
  1551. pr_err("unable to find sde rsc cell index\n");
  1552. return ret;
  1553. } else if (index >= MAX_RSC_COUNT) {
  1554. pr_err("invalid cell index for sde rsc:%d\n", index);
  1555. return -EINVAL;
  1556. }
  1557. rpmh_dev[index] = &pdev->dev;
  1558. return 0;
  1559. }
  1560. int sde_rsc_rpmh_remove(struct platform_device *pdev)
  1561. {
  1562. int i;
  1563. for (i = 0; i < MAX_RSC_COUNT; i++)
  1564. rpmh_dev[i] = NULL;
  1565. return 0;
  1566. }
  1567. static const struct of_device_id dt_match[] = {
  1568. { .compatible = "qcom,sde-rsc"},
  1569. {},
  1570. };
  1571. static struct platform_driver sde_rsc_platform_driver = {
  1572. .probe = sde_rsc_probe,
  1573. .remove = sde_rsc_remove,
  1574. .driver = {
  1575. .name = "sde_rsc",
  1576. .of_match_table = dt_match,
  1577. .suppress_bind_attrs = true,
  1578. },
  1579. };
  1580. static const struct of_device_id sde_rsc_rpmh_match[] = {
  1581. {.compatible = "qcom,sde-rsc-rpmh"},
  1582. {},
  1583. };
  1584. static struct platform_driver sde_rsc_rpmh_driver = {
  1585. .probe = sde_rsc_rpmh_probe,
  1586. .remove = sde_rsc_rpmh_remove,
  1587. .driver = {
  1588. .name = "sde_rsc_rpmh",
  1589. .of_match_table = sde_rsc_rpmh_match,
  1590. },
  1591. };
  1592. void __init sde_rsc_register(void)
  1593. {
  1594. platform_driver_register(&sde_rsc_platform_driver);
  1595. }
  1596. void __exit sde_rsc_unregister(void)
  1597. {
  1598. platform_driver_unregister(&sde_rsc_platform_driver);
  1599. }
  1600. void __init sde_rsc_rpmh_register(void)
  1601. {
  1602. platform_driver_register(&sde_rsc_rpmh_driver);
  1603. }