dp_main.c 53 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <hal_api.h>
  21. #include <hif.h>
  22. #include <htt.h>
  23. #include <wdi_event.h>
  24. #include <queue.h>
  25. #include "dp_htt.h"
  26. #include "dp_types.h"
  27. #include "dp_internal.h"
  28. #include "dp_tx.h"
  29. #include "dp_rx.h"
  30. #include "../../wlan_cfg/wlan_cfg.h"
  31. #define DP_INTR_POLL_TIMER_MS 100
  32. /**
  33. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  34. */
  35. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  36. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  37. {
  38. void *hal_soc = soc->hal_soc;
  39. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  40. /* TODO: See if we should get align size from hal */
  41. uint32_t ring_base_align = 8;
  42. struct hal_srng_params ring_params;
  43. srng->hal_srng = NULL;
  44. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  45. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  46. soc->osdev, soc->osdev->dev, srng->alloc_size,
  47. &(srng->base_paddr_unaligned));
  48. if (!srng->base_vaddr_unaligned) {
  49. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  50. FL("alloc failed - ring_type: %d, ring_num %d"),
  51. ring_type, ring_num);
  52. return QDF_STATUS_E_NOMEM;
  53. }
  54. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  55. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  56. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  57. ((unsigned long)(ring_params.ring_base_vaddr) -
  58. (unsigned long)srng->base_vaddr_unaligned);
  59. ring_params.num_entries = num_entries;
  60. /* TODO: Check MSI support and get MSI settings from HIF layer */
  61. ring_params.msi_data = 0;
  62. ring_params.msi_addr = 0;
  63. /* TODO: Setup interrupt timer and batch counter thresholds for
  64. * interrupt mitigation based on ring type
  65. */
  66. ring_params.intr_timer_thres_us = 8;
  67. ring_params.intr_batch_cntr_thres_entries = 1;
  68. /* TODO: Currently hal layer takes care of endianness related settings.
  69. * See if these settings need to passed from DP layer
  70. */
  71. ring_params.flags = 0;
  72. /* Enable low threshold interrupts for rx buffer rings (regular and
  73. * monitor buffer rings.
  74. * TODO: See if this is required for any other ring
  75. */
  76. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  77. /* TODO: Setting low threshold to 1/8th of ring size
  78. * see if this needs to be configurable
  79. */
  80. ring_params.low_threshold = num_entries >> 3;
  81. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  82. }
  83. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  84. mac_id, &ring_params);
  85. return 0;
  86. }
  87. /**
  88. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  89. * Any buffers allocated and attached to ring entries are expected to be freed
  90. * before calling this function.
  91. */
  92. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  93. int ring_type, int ring_num)
  94. {
  95. if (!srng->hal_srng) {
  96. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  97. FL("Ring type: %d, num:%d not setup"),
  98. ring_type, ring_num);
  99. return;
  100. }
  101. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  102. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  103. srng->alloc_size,
  104. srng->base_vaddr_unaligned,
  105. srng->base_paddr_unaligned, 0);
  106. }
  107. /* TODO: Need this interface from HIF */
  108. void *hif_get_hal_handle(void *hif_handle);
  109. /*
  110. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  111. * @dp_ctx: DP SOC handle
  112. * @budget: Number of frames/descriptors that can be processed in one shot
  113. *
  114. * Return: remaining budget/quota for the soc device
  115. */
  116. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  117. {
  118. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  119. struct dp_soc *soc = int_ctx->soc;
  120. int ring = 0;
  121. uint32_t work_done = 0;
  122. uint32_t budget = dp_budget;
  123. uint8_t tx_mask = int_ctx->tx_ring_mask;
  124. uint8_t rx_mask = int_ctx->rx_ring_mask;
  125. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  126. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  127. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  128. /* Process Tx completion interrupts first to return back buffers */
  129. if (tx_mask) {
  130. for (ring = 0; ring < soc->num_tcl_data_rings; ring++) {
  131. if (tx_mask & (1 << ring)) {
  132. work_done =
  133. dp_tx_comp_handler(soc, ring, budget);
  134. budget -= work_done;
  135. if (work_done)
  136. QDF_TRACE(QDF_MODULE_ID_DP,
  137. QDF_TRACE_LEVEL_INFO,
  138. "tx mask 0x%x ring %d,"
  139. "budget %d",
  140. tx_mask, ring, budget);
  141. if (budget <= 0)
  142. goto budget_done;
  143. }
  144. }
  145. }
  146. /* Process REO Exception ring interrupt */
  147. if (rx_err_mask) {
  148. work_done = dp_rx_err_process(soc,
  149. soc->reo_exception_ring.hal_srng, budget);
  150. budget -= work_done;
  151. if (work_done)
  152. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  153. "REO Exception Ring: work_done %d budget %d",
  154. work_done, budget);
  155. if (budget <= 0) {
  156. goto budget_done;
  157. }
  158. }
  159. /* Process Rx WBM release ring interrupt */
  160. if (rx_wbm_rel_mask) {
  161. work_done = dp_rx_wbm_err_process(soc,
  162. soc->rx_rel_ring.hal_srng, budget);
  163. budget -= work_done;
  164. if (work_done)
  165. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  166. "WBM Release Ring: work_done %d budget %d",
  167. work_done, budget);
  168. if (budget <= 0) {
  169. goto budget_done;
  170. }
  171. }
  172. /* Process Rx interrupts */
  173. if (rx_mask) {
  174. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  175. if (rx_mask & (1 << ring)) {
  176. work_done =
  177. dp_rx_process(soc,
  178. soc->reo_dest_ring[ring].hal_srng,
  179. budget);
  180. budget -= work_done;
  181. if (work_done)
  182. QDF_TRACE(QDF_MODULE_ID_DP,
  183. QDF_TRACE_LEVEL_INFO,
  184. "rx mask 0x%x ring %d,"
  185. "budget %d",
  186. tx_mask, ring, budget);
  187. if (budget <= 0)
  188. goto budget_done;
  189. }
  190. }
  191. }
  192. if (reo_status_mask)
  193. dp_reo_status_ring_handler(soc);
  194. budget_done:
  195. return dp_budget - budget;
  196. }
  197. /* dp_interrupt_timer()- timer poll for interrupts
  198. *
  199. * @arg: SoC Handle
  200. *
  201. * Return:
  202. *
  203. */
  204. #ifdef DP_INTR_POLL_BASED
  205. static void dp_interrupt_timer(void *arg)
  206. {
  207. struct dp_soc *soc = (struct dp_soc *) arg;
  208. int i;
  209. for (i = 0 ; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  210. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  211. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  212. }
  213. /*
  214. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  215. * @txrx_soc: DP SOC handle
  216. *
  217. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  218. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  219. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  220. *
  221. * Return: 0 for success. nonzero for failure.
  222. */
  223. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  224. {
  225. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  226. int i;
  227. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  228. soc->intr_ctx[i].tx_ring_mask = 0xF;
  229. soc->intr_ctx[i].rx_ring_mask = 0xF;
  230. soc->intr_ctx[i].rx_mon_ring_mask = 0xF;
  231. soc->intr_ctx[i].rx_err_ring_mask = 0x1;
  232. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0x1;
  233. soc->intr_ctx[i].reo_status_ring_mask = 0x1;
  234. soc->intr_ctx[i].soc = soc;
  235. }
  236. qdf_timer_init(soc->osdev, &soc->int_timer,
  237. dp_interrupt_timer, (void *)soc,
  238. QDF_TIMER_TYPE_WAKE_APPS);
  239. return QDF_STATUS_SUCCESS;
  240. }
  241. /*
  242. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  243. * @txrx_soc: DP SOC handle
  244. *
  245. * Return: void
  246. */
  247. static void dp_soc_interrupt_detach(void *txrx_soc)
  248. {
  249. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  250. qdf_timer_stop(&soc->int_timer);
  251. qdf_timer_free(&soc->int_timer);
  252. }
  253. #else
  254. /*
  255. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  256. * @txrx_soc: DP SOC handle
  257. *
  258. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  259. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  260. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  261. *
  262. * Return: 0 for success. nonzero for failure.
  263. */
  264. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  265. {
  266. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  267. int i = 0;
  268. int num_irq = 0;
  269. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  270. int j = 0;
  271. int ret = 0;
  272. /* Map of IRQ ids registered with one interrupt context */
  273. int irq_id_map[HIF_MAX_GRP_IRQ];
  274. int tx_mask =
  275. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  276. int rx_mask =
  277. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  278. int rx_mon_mask =
  279. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  280. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  281. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  282. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  283. soc->intr_ctx[i].soc = soc;
  284. num_irq = 0;
  285. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  286. if (tx_mask & (1 << j)) {
  287. irq_id_map[num_irq++] =
  288. (wbm2host_tx_completions_ring1 - j);
  289. }
  290. if (rx_mask & (1 << j)) {
  291. irq_id_map[num_irq++] =
  292. (reo2host_destination_ring1 - j);
  293. }
  294. if (rx_mon_mask & (1 << j)) {
  295. irq_id_map[num_irq++] =
  296. (rxdma2host_monitor_destination_mac1
  297. - j);
  298. }
  299. }
  300. ret = hif_register_ext_group_int_handler(soc->hif_handle,
  301. num_irq, irq_id_map,
  302. dp_service_srngs,
  303. &soc->intr_ctx[i]);
  304. if (ret) {
  305. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  306. FL("failed, ret = %d"), ret);
  307. return QDF_STATUS_E_FAILURE;
  308. }
  309. }
  310. return QDF_STATUS_SUCCESS;
  311. }
  312. /*
  313. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  314. * @txrx_soc: DP SOC handle
  315. *
  316. * Return: void
  317. */
  318. static void dp_soc_interrupt_detach(void *txrx_soc)
  319. {
  320. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  321. int i;
  322. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  323. soc->intr_ctx[i].tx_ring_mask = 0;
  324. soc->intr_ctx[i].rx_ring_mask = 0;
  325. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  326. }
  327. }
  328. #endif
  329. #define AVG_MAX_MPDUS_PER_TID 128
  330. #define AVG_TIDS_PER_CLIENT 2
  331. #define AVG_FLOWS_PER_TID 2
  332. #define AVG_MSDUS_PER_FLOW 128
  333. #define AVG_MSDUS_PER_MPDU 4
  334. /*
  335. * Allocate and setup link descriptor pool that will be used by HW for
  336. * various link and queue descriptors and managed by WBM
  337. */
  338. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  339. {
  340. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  341. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  342. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  343. uint32_t num_mpdus_per_link_desc =
  344. hal_num_mpdus_per_link_desc(soc->hal_soc);
  345. uint32_t num_msdus_per_link_desc =
  346. hal_num_msdus_per_link_desc(soc->hal_soc);
  347. uint32_t num_mpdu_links_per_queue_desc =
  348. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  349. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  350. uint32_t total_link_descs, total_mem_size;
  351. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  352. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  353. uint32_t num_link_desc_banks;
  354. uint32_t last_bank_size = 0;
  355. uint32_t entry_size, num_entries;
  356. int i;
  357. /* Only Tx queue descriptors are allocated from common link descriptor
  358. * pool Rx queue descriptors are not included in this because (REO queue
  359. * extension descriptors) they are expected to be allocated contiguously
  360. * with REO queue descriptors
  361. */
  362. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  363. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  364. num_mpdu_queue_descs = num_mpdu_link_descs /
  365. num_mpdu_links_per_queue_desc;
  366. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  367. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  368. num_msdus_per_link_desc;
  369. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  370. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  371. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  372. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  373. /* Round up to power of 2 */
  374. total_link_descs = 1;
  375. while (total_link_descs < num_entries)
  376. total_link_descs <<= 1;
  377. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  378. FL("total_link_descs: %u, link_desc_size: %d"),
  379. total_link_descs, link_desc_size);
  380. total_mem_size = total_link_descs * link_desc_size;
  381. total_mem_size += link_desc_align;
  382. if (total_mem_size <= max_alloc_size) {
  383. num_link_desc_banks = 0;
  384. last_bank_size = total_mem_size;
  385. } else {
  386. num_link_desc_banks = (total_mem_size) /
  387. (max_alloc_size - link_desc_align);
  388. last_bank_size = total_mem_size %
  389. (max_alloc_size - link_desc_align);
  390. }
  391. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  392. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  393. total_mem_size, num_link_desc_banks);
  394. for (i = 0; i < num_link_desc_banks; i++) {
  395. soc->link_desc_banks[i].base_vaddr_unaligned =
  396. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  397. max_alloc_size,
  398. &(soc->link_desc_banks[i].base_paddr_unaligned));
  399. soc->link_desc_banks[i].size = max_alloc_size;
  400. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  401. soc->link_desc_banks[i].base_vaddr_unaligned) +
  402. ((unsigned long)(
  403. soc->link_desc_banks[i].base_vaddr_unaligned) %
  404. link_desc_align));
  405. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  406. soc->link_desc_banks[i].base_paddr_unaligned) +
  407. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  408. (unsigned long)(
  409. soc->link_desc_banks[i].base_vaddr_unaligned));
  410. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  411. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  412. FL("Link descriptor memory alloc failed"));
  413. goto fail;
  414. }
  415. }
  416. if (last_bank_size) {
  417. /* Allocate last bank in case total memory required is not exact
  418. * multiple of max_alloc_size
  419. */
  420. soc->link_desc_banks[i].base_vaddr_unaligned =
  421. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  422. last_bank_size,
  423. &(soc->link_desc_banks[i].base_paddr_unaligned));
  424. soc->link_desc_banks[i].size = last_bank_size;
  425. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  426. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  427. ((unsigned long)(
  428. soc->link_desc_banks[i].base_vaddr_unaligned) %
  429. link_desc_align));
  430. soc->link_desc_banks[i].base_paddr =
  431. (unsigned long)(
  432. soc->link_desc_banks[i].base_paddr_unaligned) +
  433. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  434. (unsigned long)(
  435. soc->link_desc_banks[i].base_vaddr_unaligned));
  436. }
  437. /* Allocate and setup link descriptor idle list for HW internal use */
  438. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  439. total_mem_size = entry_size * total_link_descs;
  440. if (total_mem_size <= max_alloc_size) {
  441. void *desc;
  442. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  443. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  444. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  445. FL("Link desc idle ring setup failed"));
  446. goto fail;
  447. }
  448. hal_srng_access_start_unlocked(soc->hal_soc,
  449. soc->wbm_idle_link_ring.hal_srng);
  450. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  451. soc->link_desc_banks[i].base_paddr; i++) {
  452. uint32_t num_entries = (soc->link_desc_banks[i].size -
  453. (unsigned long)(
  454. soc->link_desc_banks[i].base_vaddr) -
  455. (unsigned long)(
  456. soc->link_desc_banks[i].base_vaddr_unaligned))
  457. / link_desc_size;
  458. unsigned long paddr = (unsigned long)(
  459. soc->link_desc_banks[i].base_paddr);
  460. while (num_entries && (desc = hal_srng_src_get_next(
  461. soc->hal_soc,
  462. soc->wbm_idle_link_ring.hal_srng))) {
  463. hal_set_link_desc_addr(desc, i, paddr);
  464. num_entries--;
  465. paddr += link_desc_size;
  466. }
  467. }
  468. hal_srng_access_end_unlocked(soc->hal_soc,
  469. soc->wbm_idle_link_ring.hal_srng);
  470. } else {
  471. uint32_t num_scatter_bufs;
  472. uint32_t num_entries_per_buf;
  473. uint32_t rem_entries;
  474. uint8_t *scatter_buf_ptr;
  475. uint16_t scatter_buf_num;
  476. soc->wbm_idle_scatter_buf_size =
  477. hal_idle_list_scatter_buf_size(soc->hal_soc);
  478. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  479. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  480. num_scatter_bufs = (total_mem_size /
  481. soc->wbm_idle_scatter_buf_size) + (total_mem_size %
  482. soc->wbm_idle_scatter_buf_size) ? 1 : 0;
  483. for (i = 0; i < num_scatter_bufs; i++) {
  484. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  485. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  486. soc->wbm_idle_scatter_buf_size,
  487. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  488. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  489. QDF_TRACE(QDF_MODULE_ID_DP,
  490. QDF_TRACE_LEVEL_ERROR,
  491. FL("Scatter list memory alloc failed"));
  492. goto fail;
  493. }
  494. }
  495. /* Populate idle list scatter buffers with link descriptor
  496. * pointers
  497. */
  498. scatter_buf_num = 0;
  499. scatter_buf_ptr = (uint8_t *)(
  500. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  501. rem_entries = num_entries_per_buf;
  502. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  503. soc->link_desc_banks[i].base_paddr; i++) {
  504. uint32_t num_link_descs =
  505. (soc->link_desc_banks[i].size -
  506. (unsigned long)(
  507. soc->link_desc_banks[i].base_vaddr) -
  508. (unsigned long)(
  509. soc->link_desc_banks[i].base_vaddr_unaligned)) /
  510. link_desc_size;
  511. unsigned long paddr = (unsigned long)(
  512. soc->link_desc_banks[i].base_paddr);
  513. void *desc = NULL;
  514. while (num_link_descs && (desc =
  515. hal_srng_src_get_next(soc->hal_soc,
  516. soc->wbm_idle_link_ring.hal_srng))) {
  517. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  518. i, paddr);
  519. num_link_descs--;
  520. paddr += link_desc_size;
  521. if (rem_entries) {
  522. rem_entries--;
  523. scatter_buf_ptr += link_desc_size;
  524. } else {
  525. rem_entries = num_entries_per_buf;
  526. scatter_buf_num++;
  527. scatter_buf_ptr = (uint8_t *)(
  528. soc->wbm_idle_scatter_buf_base_vaddr[
  529. scatter_buf_num]);
  530. }
  531. }
  532. }
  533. /* Setup link descriptor idle list in HW */
  534. hal_setup_link_idle_list(soc->hal_soc,
  535. soc->wbm_idle_scatter_buf_base_paddr,
  536. soc->wbm_idle_scatter_buf_base_vaddr,
  537. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  538. (uint32_t)(scatter_buf_ptr -
  539. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  540. scatter_buf_num])));
  541. }
  542. return 0;
  543. fail:
  544. if (soc->wbm_idle_link_ring.hal_srng) {
  545. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  546. WBM_IDLE_LINK, 0);
  547. }
  548. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  549. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  550. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  551. soc->wbm_idle_scatter_buf_size,
  552. soc->wbm_idle_scatter_buf_base_vaddr[i],
  553. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  554. }
  555. }
  556. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  557. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  558. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  559. soc->link_desc_banks[i].size,
  560. soc->link_desc_banks[i].base_vaddr_unaligned,
  561. soc->link_desc_banks[i].base_paddr_unaligned,
  562. 0);
  563. }
  564. }
  565. return QDF_STATUS_E_FAILURE;
  566. }
  567. #ifdef notused
  568. /*
  569. * Free link descriptor pool that was setup HW
  570. */
  571. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  572. {
  573. int i;
  574. if (soc->wbm_idle_link_ring.hal_srng) {
  575. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  576. WBM_IDLE_LINK, 0);
  577. }
  578. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  579. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  580. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  581. soc->wbm_idle_scatter_buf_size,
  582. soc->wbm_idle_scatter_buf_base_vaddr[i],
  583. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  584. }
  585. }
  586. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  587. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  588. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  589. soc->link_desc_banks[i].size,
  590. soc->link_desc_banks[i].base_vaddr_unaligned,
  591. soc->link_desc_banks[i].base_paddr_unaligned,
  592. 0);
  593. }
  594. }
  595. }
  596. #endif /* notused */
  597. /* TODO: Following should be configurable */
  598. #define WBM_RELEASE_RING_SIZE 64
  599. #define TCL_DATA_RING_SIZE 512
  600. #define TCL_CMD_RING_SIZE 32
  601. #define TCL_STATUS_RING_SIZE 32
  602. #define REO_DST_RING_SIZE 2048
  603. #define REO_REINJECT_RING_SIZE 32
  604. #define RX_RELEASE_RING_SIZE 256
  605. #define REO_EXCEPTION_RING_SIZE 128
  606. #define REO_CMD_RING_SIZE 32
  607. #define REO_STATUS_RING_SIZE 32
  608. #define RXDMA_BUF_RING_SIZE 1024
  609. #define RXDMA_REFILL_RING_SIZE 2048
  610. #define RXDMA_MONITOR_BUF_RING_SIZE 2048
  611. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  612. #define RXDMA_MONITOR_STATUS_RING_SIZE 2048
  613. /*
  614. * dp_soc_cmn_setup() - Common SoC level initializion
  615. * @soc: Datapath SOC handle
  616. *
  617. * This is an internal function used to setup common SOC data structures,
  618. * to be called from PDEV attach after receiving HW mode capabilities from FW
  619. */
  620. static int dp_soc_cmn_setup(struct dp_soc *soc)
  621. {
  622. int i;
  623. if (soc->cmn_init_done)
  624. return 0;
  625. if (dp_peer_find_attach(soc))
  626. goto fail0;
  627. if (dp_hw_link_desc_pool_setup(soc))
  628. goto fail1;
  629. /* Setup SRNG rings */
  630. /* Common rings */
  631. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  632. WBM_RELEASE_RING_SIZE)) {
  633. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  634. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  635. goto fail1;
  636. }
  637. soc->num_tcl_data_rings = 0;
  638. /* Tx data rings */
  639. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  640. soc->num_tcl_data_rings =
  641. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  642. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  643. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  644. TCL_DATA, i, 0, TCL_DATA_RING_SIZE)) {
  645. QDF_TRACE(QDF_MODULE_ID_DP,
  646. QDF_TRACE_LEVEL_ERROR,
  647. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  648. goto fail1;
  649. }
  650. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  651. WBM2SW_RELEASE, i, 0, TCL_DATA_RING_SIZE)) {
  652. QDF_TRACE(QDF_MODULE_ID_DP,
  653. QDF_TRACE_LEVEL_ERROR,
  654. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  655. goto fail1;
  656. }
  657. }
  658. } else {
  659. /* This will be incremented during per pdev ring setup */
  660. soc->num_tcl_data_rings = 0;
  661. }
  662. if (dp_tx_soc_attach(soc)) {
  663. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  664. FL("dp_tx_soc_attach failed"));
  665. goto fail1;
  666. }
  667. /* TCL command and status rings */
  668. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  669. TCL_CMD_RING_SIZE)) {
  670. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  671. FL("dp_srng_setup failed for tcl_cmd_ring"));
  672. goto fail1;
  673. }
  674. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  675. TCL_STATUS_RING_SIZE)) {
  676. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  677. FL("dp_srng_setup failed for tcl_status_ring"));
  678. goto fail1;
  679. }
  680. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  681. * descriptors
  682. */
  683. /* Rx data rings */
  684. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  685. soc->num_reo_dest_rings =
  686. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  687. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  688. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  689. i, 0, REO_DST_RING_SIZE)) {
  690. QDF_TRACE(QDF_MODULE_ID_DP,
  691. QDF_TRACE_LEVEL_ERROR,
  692. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  693. goto fail1;
  694. }
  695. }
  696. } else {
  697. /* This will be incremented during per pdev ring setup */
  698. soc->num_reo_dest_rings = 0;
  699. }
  700. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  701. /* REO reinjection ring */
  702. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  703. REO_REINJECT_RING_SIZE)) {
  704. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  705. FL("dp_srng_setup failed for reo_reinject_ring"));
  706. goto fail1;
  707. }
  708. /* Rx release ring */
  709. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  710. RX_RELEASE_RING_SIZE)) {
  711. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  712. FL("dp_srng_setup failed for rx_rel_ring"));
  713. goto fail1;
  714. }
  715. /* Rx exception ring */
  716. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  717. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  718. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  719. FL("dp_srng_setup failed for reo_exception_ring"));
  720. goto fail1;
  721. }
  722. /* REO command and status rings */
  723. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  724. REO_CMD_RING_SIZE)) {
  725. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  726. FL("dp_srng_setup failed for reo_cmd_ring"));
  727. goto fail1;
  728. }
  729. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  730. TAILQ_INIT(&soc->rx.reo_cmd_list);
  731. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  732. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  733. REO_STATUS_RING_SIZE)) {
  734. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  735. FL("dp_srng_setup failed for reo_status_ring"));
  736. goto fail1;
  737. }
  738. dp_soc_interrupt_attach(soc);
  739. /* Setup HW REO */
  740. hal_reo_setup(soc->hal_soc);
  741. soc->cmn_init_done = 1;
  742. return 0;
  743. fail1:
  744. /*
  745. * Cleanup will be done as part of soc_detach, which will
  746. * be called on pdev attach failure
  747. */
  748. fail0:
  749. return QDF_STATUS_E_FAILURE;
  750. }
  751. static void dp_pdev_detach_wifi3(void *txrx_pdev, int force);
  752. /*
  753. * dp_rxdma_ring_setup() - configure the RX DMA rings
  754. * @soc: data path SoC handle
  755. * @pdev: Physical device handle
  756. *
  757. * Return: 0 - success, > 0 - failure
  758. */
  759. #ifdef QCA_HOST2FW_RXBUF_RING
  760. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  761. struct dp_pdev *pdev)
  762. {
  763. int max_mac_rings =
  764. wlan_cfg_get_num_mac_rings
  765. (pdev->wlan_cfg_ctx);
  766. int i;
  767. for (i = 0; i < max_mac_rings; i++) {
  768. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  769. "%s: pdev_id %d mac_id %d\n",
  770. __func__, pdev->pdev_id, i);
  771. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  772. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  773. QDF_TRACE(QDF_MODULE_ID_DP,
  774. QDF_TRACE_LEVEL_ERROR,
  775. FL("failed rx mac ring setup"));
  776. return QDF_STATUS_E_FAILURE;
  777. }
  778. }
  779. return QDF_STATUS_SUCCESS;
  780. }
  781. #else
  782. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  783. struct dp_pdev *pdev)
  784. {
  785. return QDF_STATUS_SUCCESS;
  786. }
  787. #endif
  788. /*
  789. * dp_pdev_attach_wifi3() - attach txrx pdev
  790. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  791. * @txrx_soc: Datapath SOC handle
  792. * @htc_handle: HTC handle for host-target interface
  793. * @qdf_osdev: QDF OS device
  794. * @pdev_id: PDEV ID
  795. *
  796. * Return: DP PDEV handle on success, NULL on failure
  797. */
  798. static void *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc, void *ctrl_pdev,
  799. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  800. {
  801. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  802. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  803. if (!pdev) {
  804. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  805. FL("DP PDEV memory allocation failed"));
  806. goto fail0;
  807. }
  808. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  809. if (!pdev->wlan_cfg_ctx) {
  810. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  811. FL("pdev cfg_attach failed"));
  812. qdf_mem_free(pdev);
  813. goto fail0;
  814. }
  815. pdev->soc = soc;
  816. pdev->osif_pdev = ctrl_pdev;
  817. pdev->pdev_id = pdev_id;
  818. soc->pdev_list[pdev_id] = pdev;
  819. TAILQ_INIT(&pdev->vdev_list);
  820. pdev->vdev_count = 0;
  821. if (dp_soc_cmn_setup(soc)) {
  822. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  823. FL("dp_soc_cmn_setup failed"));
  824. goto fail1;
  825. }
  826. /* Setup per PDEV TCL rings if configured */
  827. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  828. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  829. pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  830. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  831. FL("dp_srng_setup failed for tcl_data_ring"));
  832. goto fail1;
  833. }
  834. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  835. WBM2SW_RELEASE, pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  836. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  837. FL("dp_srng_setup failed for tx_comp_ring"));
  838. goto fail1;
  839. }
  840. soc->num_tcl_data_rings++;
  841. }
  842. /* Tx specific init */
  843. if (dp_tx_pdev_attach(pdev)) {
  844. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  845. FL("dp_tx_pdev_attach failed"));
  846. goto fail1;
  847. }
  848. /* Setup per PDEV REO rings if configured */
  849. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  850. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  851. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  852. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  853. FL("dp_srng_setup failed for reo_dest_ringn"));
  854. goto fail1;
  855. }
  856. soc->num_reo_dest_rings++;
  857. }
  858. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  859. RXDMA_REFILL_RING_SIZE)) {
  860. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  861. FL("dp_srng_setup failed rx refill ring"));
  862. goto fail1;
  863. }
  864. if (dp_rxdma_ring_setup(soc, pdev)) {
  865. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  866. FL("RXDMA ring config failed"));
  867. goto fail1;
  868. }
  869. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  870. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  871. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  872. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  873. goto fail1;
  874. }
  875. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  876. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  877. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  878. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  879. goto fail1;
  880. }
  881. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  882. RXDMA_MONITOR_STATUS, 0, pdev_id,
  883. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  884. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  885. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  886. goto fail1;
  887. }
  888. /* Rx specific init */
  889. if (dp_rx_pdev_attach(pdev)) {
  890. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  891. FL("dp_rx_pdev_attach failed "));
  892. goto fail0;
  893. }
  894. #ifndef CONFIG_WIN
  895. /* MCL */
  896. dp_local_peer_id_pool_init(pdev);
  897. #endif
  898. return (void *)pdev;
  899. fail1:
  900. dp_pdev_detach_wifi3((void *)pdev, 0);
  901. fail0:
  902. return NULL;
  903. }
  904. /*
  905. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  906. * @soc: data path SoC handle
  907. * @pdev: Physical device handle
  908. *
  909. * Return: void
  910. */
  911. #ifdef QCA_HOST2FW_RXBUF_RING
  912. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  913. struct dp_pdev *pdev)
  914. {
  915. int max_mac_rings =
  916. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  917. int i;
  918. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  919. max_mac_rings : MAX_RX_MAC_RINGS;
  920. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  921. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  922. RXDMA_BUF, 1);
  923. }
  924. #else
  925. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  926. struct dp_pdev *pdev)
  927. {
  928. }
  929. #endif
  930. /*
  931. * dp_pdev_detach_wifi3() - detach txrx pdev
  932. * @txrx_pdev: Datapath PDEV handle
  933. * @force: Force detach
  934. *
  935. */
  936. static void dp_pdev_detach_wifi3(void *txrx_pdev, int force)
  937. {
  938. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  939. struct dp_soc *soc = pdev->soc;
  940. dp_tx_pdev_detach(pdev);
  941. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  942. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  943. TCL_DATA, pdev->pdev_id);
  944. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  945. WBM2SW_RELEASE, pdev->pdev_id);
  946. }
  947. dp_rx_pdev_detach(pdev);
  948. /* Setup per PDEV REO rings if configured */
  949. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  950. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  951. REO_DST, pdev->pdev_id);
  952. }
  953. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  954. dp_rxdma_ring_cleanup(soc, pdev);
  955. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  956. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  957. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  958. RXDMA_MONITOR_STATUS, 0);
  959. soc->pdev_list[pdev->pdev_id] = NULL;
  960. qdf_mem_free(pdev);
  961. }
  962. /*
  963. * dp_soc_detach_wifi3() - Detach txrx SOC
  964. * @txrx_soc: DP SOC handle
  965. *
  966. */
  967. static void dp_soc_detach_wifi3(void *txrx_soc)
  968. {
  969. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  970. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  971. int i;
  972. soc->cmn_init_done = 0;
  973. dp_soc_interrupt_detach(soc);
  974. for (i = 0; i < MAX_PDEV_CNT; i++) {
  975. if (soc->pdev_list[i])
  976. dp_pdev_detach_wifi3((void *)pdev, 1);
  977. }
  978. dp_peer_find_detach(soc);
  979. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  980. * SW descriptors
  981. */
  982. /* Free the ring memories */
  983. /* Common rings */
  984. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  985. /* Tx data rings */
  986. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  987. dp_tx_soc_detach(soc);
  988. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  989. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  990. TCL_DATA, i);
  991. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  992. WBM2SW_RELEASE, i);
  993. }
  994. }
  995. /* TCL command and status rings */
  996. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  997. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  998. /* Rx data rings */
  999. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1000. soc->num_reo_dest_rings =
  1001. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1002. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1003. /* TODO: Get number of rings and ring sizes
  1004. * from wlan_cfg
  1005. */
  1006. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  1007. REO_DST, i);
  1008. }
  1009. }
  1010. /* REO reinjection ring */
  1011. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  1012. /* Rx release ring */
  1013. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  1014. /* Rx exception ring */
  1015. /* TODO: Better to store ring_type and ring_num in
  1016. * dp_srng during setup
  1017. */
  1018. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  1019. /* REO command and status rings */
  1020. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  1021. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  1022. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  1023. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  1024. htt_soc_detach(soc->htt_handle);
  1025. }
  1026. /*
  1027. * dp_rxdma_ring_config() - configure the RX DMA rings
  1028. *
  1029. * This function is used to configure the MAC rings.
  1030. * On MCL host provides buffers in Host2FW ring
  1031. * FW refills (copies) buffers to the ring and updates
  1032. * ring_idx in register
  1033. *
  1034. * @soc: data path SoC handle
  1035. * @pdev: Physical device handle
  1036. *
  1037. * Return: void
  1038. */
  1039. #ifdef QCA_HOST2FW_RXBUF_RING
  1040. static void dp_rxdma_ring_config(struct dp_soc *soc,
  1041. struct dp_pdev *pdev)
  1042. {
  1043. int mac_id = 0;
  1044. int j;
  1045. int max_mac_rings =
  1046. wlan_cfg_get_num_mac_rings
  1047. (pdev->wlan_cfg_ctx);
  1048. max_mac_rings =
  1049. max_mac_rings < MAX_RX_MAC_RINGS ?
  1050. max_mac_rings : MAX_RX_MAC_RINGS;
  1051. if (!soc->cdp_soc.ol_ops->
  1052. is_hw_dbs_2x2_capable()) {
  1053. max_mac_rings = 1;
  1054. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1055. QDF_TRACE_LEVEL_ERROR,
  1056. FL("DBS enabled, max_mac_rings %d\n"),
  1057. max_mac_rings);
  1058. } else {
  1059. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1060. QDF_TRACE_LEVEL_ERROR,
  1061. FL("DBS disabled max_mac_rings %d\n"),
  1062. max_mac_rings);
  1063. }
  1064. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1065. FL("pdev_id %d max_mac_rings %d\n"),
  1066. pdev->pdev_id, max_mac_rings);
  1067. for (j = 0; j < max_mac_rings; j++) {
  1068. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1069. QDF_TRACE_LEVEL_ERROR,
  1070. FL("mac_id %d\n"), mac_id);
  1071. htt_srng_setup(soc->htt_handle, mac_id,
  1072. pdev->rx_mac_buf_ring[j]
  1073. .hal_srng,
  1074. RXDMA_BUF);
  1075. mac_id++;
  1076. }
  1077. }
  1078. #else
  1079. static void dp_rxdma_ring_config(struct dp_soc *soc,
  1080. struct dp_pdev *pdev)
  1081. {
  1082. }
  1083. #endif
  1084. /*
  1085. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  1086. * @txrx_soc: Datapath SOC handle
  1087. */
  1088. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  1089. {
  1090. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  1091. int i; /* variable to track the pdev number */
  1092. htt_soc_attach_target(soc->htt_handle);
  1093. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1094. struct dp_pdev *pdev = soc->pdev_list[i];
  1095. if (pdev) {
  1096. htt_srng_setup(soc->htt_handle, i,
  1097. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  1098. dp_rxdma_ring_config(soc, pdev);
  1099. #ifdef notyet /* FW doesn't handle monitor rings yet */
  1100. htt_srng_setup(soc->htt_handle, i,
  1101. pdev->rxdma_mon_buf_ring.hal_srng,
  1102. RXDMA_MONITOR_BUF);
  1103. htt_srng_setup(soc->htt_handle, i,
  1104. pdev->rxdma_mon_dst_ring.hal_srng,
  1105. RXDMA_MONITOR_DST);
  1106. htt_srng_setup(soc->htt_handle, i,
  1107. pdev->rxdma_mon_status_ring.hal_srng,
  1108. RXDMA_MONITOR_STATUS);
  1109. #endif
  1110. }
  1111. }
  1112. return 0;
  1113. }
  1114. /*
  1115. * dp_vdev_attach_wifi3() - attach txrx vdev
  1116. * @txrx_pdev: Datapath PDEV handle
  1117. * @vdev_mac_addr: MAC address of the virtual interface
  1118. * @vdev_id: VDEV Id
  1119. * @wlan_op_mode: VDEV operating mode
  1120. *
  1121. * Return: DP VDEV handle on success, NULL on failure
  1122. */
  1123. static void *dp_vdev_attach_wifi3(void *txrx_pdev,
  1124. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  1125. {
  1126. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  1127. struct dp_soc *soc = pdev->soc;
  1128. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  1129. if (!vdev) {
  1130. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1131. FL("DP VDEV memory allocation failed"));
  1132. goto fail0;
  1133. }
  1134. vdev->pdev = pdev;
  1135. vdev->vdev_id = vdev_id;
  1136. vdev->opmode = op_mode;
  1137. vdev->osdev = soc->osdev;
  1138. vdev->osif_rx = NULL;
  1139. vdev->osif_rsim_rx_decap = NULL;
  1140. vdev->osif_rx_mon = NULL;
  1141. vdev->osif_vdev = NULL;
  1142. vdev->delete.pending = 0;
  1143. vdev->safemode = 0;
  1144. vdev->drop_unenc = 1;
  1145. #ifdef notyet
  1146. vdev->filters_num = 0;
  1147. #endif
  1148. qdf_mem_copy(
  1149. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1150. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1151. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1152. /* TODO: Initialize default HTT meta data that will be used in
  1153. * TCL descriptors for packets transmitted from this VDEV
  1154. */
  1155. TAILQ_INIT(&vdev->peer_list);
  1156. /* add this vdev into the pdev's list */
  1157. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  1158. pdev->vdev_count++;
  1159. dp_tx_vdev_attach(vdev);
  1160. #ifdef DP_INTR_POLL_BASED
  1161. if (pdev->vdev_count == 1)
  1162. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1163. #endif
  1164. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1165. "Created vdev %p (%pM)", vdev, vdev->mac_addr.raw);
  1166. return (void *)vdev;
  1167. fail0:
  1168. return NULL;
  1169. }
  1170. /**
  1171. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  1172. * @vdev: Datapath VDEV handle
  1173. * @osif_vdev: OSIF vdev handle
  1174. * @txrx_ops: Tx and Rx operations
  1175. *
  1176. * Return: DP VDEV handle on success, NULL on failure
  1177. */
  1178. static void dp_vdev_register_wifi3(void *vdev_handle, void *osif_vdev,
  1179. struct ol_txrx_ops *txrx_ops)
  1180. {
  1181. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1182. vdev->osif_vdev = osif_vdev;
  1183. vdev->osif_rx = txrx_ops->rx.rx;
  1184. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  1185. vdev->osif_rx_mon = txrx_ops->rx.mon;
  1186. #ifdef notyet
  1187. #if ATH_SUPPORT_WAPI
  1188. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  1189. #endif
  1190. #if UMAC_SUPPORT_PROXY_ARP
  1191. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  1192. #endif
  1193. #endif
  1194. /* TODO: Enable the following once Tx code is integrated */
  1195. txrx_ops->tx.tx = dp_tx_send;
  1196. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1197. "DP Vdev Register success");
  1198. }
  1199. /*
  1200. * dp_vdev_detach_wifi3() - Detach txrx vdev
  1201. * @txrx_vdev: Datapath VDEV handle
  1202. * @callback: Callback OL_IF on completion of detach
  1203. * @cb_context: Callback context
  1204. *
  1205. */
  1206. static void dp_vdev_detach_wifi3(void *vdev_handle,
  1207. ol_txrx_vdev_delete_cb callback, void *cb_context)
  1208. {
  1209. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1210. struct dp_pdev *pdev = vdev->pdev;
  1211. struct dp_soc *soc = pdev->soc;
  1212. /* preconditions */
  1213. qdf_assert(vdev);
  1214. /* remove the vdev from its parent pdev's list */
  1215. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  1216. /*
  1217. * Use peer_ref_mutex while accessing peer_list, in case
  1218. * a peer is in the process of being removed from the list.
  1219. */
  1220. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1221. /* check that the vdev has no peers allocated */
  1222. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  1223. /* debug print - will be removed later */
  1224. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1225. FL("not deleting vdev object %p (%pM)"
  1226. "until deletion finishes for all its peers"),
  1227. vdev, vdev->mac_addr.raw);
  1228. /* indicate that the vdev needs to be deleted */
  1229. vdev->delete.pending = 1;
  1230. vdev->delete.callback = callback;
  1231. vdev->delete.context = cb_context;
  1232. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1233. return;
  1234. }
  1235. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1236. dp_tx_vdev_detach(vdev);
  1237. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1238. FL("deleting vdev object %p (%pM)"), vdev, vdev->mac_addr.raw);
  1239. qdf_mem_free(vdev);
  1240. if (callback)
  1241. callback(cb_context);
  1242. }
  1243. /*
  1244. * dp_peer_create_wifi3() - attach txrx peer
  1245. * @txrx_vdev: Datapath VDEV handle
  1246. * @peer_mac_addr: Peer MAC address
  1247. *
  1248. * Return: DP peeer handle on success, NULL on failure
  1249. */
  1250. static void *dp_peer_create_wifi3(void *vdev_handle, uint8_t *peer_mac_addr)
  1251. {
  1252. struct dp_peer *peer;
  1253. int i;
  1254. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1255. struct dp_pdev *pdev;
  1256. struct dp_soc *soc;
  1257. /* preconditions */
  1258. qdf_assert(vdev);
  1259. qdf_assert(peer_mac_addr);
  1260. pdev = vdev->pdev;
  1261. soc = pdev->soc;
  1262. #ifdef notyet
  1263. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  1264. soc->mempool_ol_ath_peer);
  1265. #else
  1266. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  1267. #endif
  1268. if (!peer)
  1269. return NULL; /* failure */
  1270. qdf_mem_zero(peer, sizeof(struct dp_peer));
  1271. qdf_spinlock_create(&peer->peer_info_lock);
  1272. /* store provided params */
  1273. peer->vdev = vdev;
  1274. qdf_mem_copy(
  1275. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1276. /* TODO: See of rx_opt_proc is really required */
  1277. peer->rx_opt_proc = soc->rx_opt_proc;
  1278. /* initialize the peer_id */
  1279. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  1280. peer->peer_ids[i] = HTT_INVALID_PEER;
  1281. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1282. qdf_atomic_init(&peer->ref_cnt);
  1283. /* keep one reference for attach */
  1284. qdf_atomic_inc(&peer->ref_cnt);
  1285. /* add this peer into the vdev's list */
  1286. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  1287. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1288. /* TODO: See if hash based search is required */
  1289. dp_peer_find_hash_add(soc, peer);
  1290. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1291. "vdev %p created peer %p (%pM) ref_cnt: %d",
  1292. vdev, peer, peer->mac_addr.raw,
  1293. qdf_atomic_read(&peer->ref_cnt));
  1294. /*
  1295. * For every peer MAp message search and set if bss_peer
  1296. */
  1297. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  1298. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1299. "vdev bss_peer!!!!");
  1300. peer->bss_peer = 1;
  1301. vdev->vap_bss_peer = peer;
  1302. }
  1303. #ifndef CONFIG_WIN
  1304. dp_local_peer_id_alloc(pdev, peer);
  1305. #endif
  1306. return (void *)peer;
  1307. }
  1308. /*
  1309. * dp_peer_setup_wifi3() - initialize the peer
  1310. * @vdev_hdl: virtual device object
  1311. * @peer: Peer object
  1312. *
  1313. * Return: void
  1314. */
  1315. static void dp_peer_setup_wifi3(void *vdev_hdl, void *peer_hdl)
  1316. {
  1317. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  1318. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1319. struct dp_pdev *pdev;
  1320. struct dp_soc *soc;
  1321. /* preconditions */
  1322. qdf_assert(vdev);
  1323. qdf_assert(peer);
  1324. pdev = vdev->pdev;
  1325. soc = pdev->soc;
  1326. dp_peer_rx_init(pdev, peer);
  1327. peer->last_assoc_rcvd = 0;
  1328. peer->last_disassoc_rcvd = 0;
  1329. peer->last_deauth_rcvd = 0;
  1330. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  1331. /* TODO: Check the destination ring number to be passed to FW */
  1332. soc->cdp_soc.ol_ops->peer_set_default_routing(soc->osif_soc,
  1333. peer->mac_addr.raw, peer->vdev->vdev_id, 0, 1);
  1334. }
  1335. return;
  1336. }
  1337. /*
  1338. * dp_peer_authorize() - authorize txrx peer
  1339. * @peer_handle: Datapath peer handle
  1340. * @authorize
  1341. *
  1342. */
  1343. static void dp_peer_authorize(void *peer_handle, uint32_t authorize)
  1344. {
  1345. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1346. struct dp_soc *soc;
  1347. if (peer != NULL) {
  1348. soc = peer->vdev->pdev->soc;
  1349. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1350. peer->authorize = authorize ? 1 : 0;
  1351. #ifdef notyet /* ATH_BAND_STEERING */
  1352. peer->peer_bs_inact_flag = 0;
  1353. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1354. #endif
  1355. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1356. }
  1357. }
  1358. /*
  1359. * dp_peer_unref_delete() - unref and delete peer
  1360. * @peer_handle: Datapath peer handle
  1361. *
  1362. */
  1363. void dp_peer_unref_delete(void *peer_handle)
  1364. {
  1365. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1366. struct dp_vdev *vdev = peer->vdev;
  1367. struct dp_soc *soc = vdev->pdev->soc;
  1368. struct dp_peer *tmppeer;
  1369. int found = 0;
  1370. uint16_t peer_id;
  1371. /*
  1372. * Hold the lock all the way from checking if the peer ref count
  1373. * is zero until the peer references are removed from the hash
  1374. * table and vdev list (if the peer ref count is zero).
  1375. * This protects against a new HL tx operation starting to use the
  1376. * peer object just after this function concludes it's done being used.
  1377. * Furthermore, the lock needs to be held while checking whether the
  1378. * vdev's list of peers is empty, to make sure that list is not modified
  1379. * concurrently with the empty check.
  1380. */
  1381. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1382. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1383. "%s: peer %p ref_cnt(before decrement): %d\n", __func__,
  1384. peer, qdf_atomic_read(&peer->ref_cnt));
  1385. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  1386. peer_id = peer->peer_ids[0];
  1387. /*
  1388. * Make sure that the reference to the peer in
  1389. * peer object map is removed
  1390. */
  1391. if (peer_id != HTT_INVALID_PEER)
  1392. soc->peer_id_to_obj_map[peer_id] = NULL;
  1393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1394. "Deleting peer %p (%pM)", peer, peer->mac_addr.raw);
  1395. /* remove the reference to the peer from the hash table */
  1396. dp_peer_find_hash_remove(soc, peer);
  1397. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  1398. if (tmppeer == peer) {
  1399. found = 1;
  1400. break;
  1401. }
  1402. }
  1403. if (found) {
  1404. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  1405. peer_list_elem);
  1406. } else {
  1407. /*Ignoring the remove operation as peer not found*/
  1408. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1409. "peer %p not found in vdev (%p)->peer_list:%p",
  1410. peer, vdev, &peer->vdev->peer_list);
  1411. }
  1412. /* cleanup the peer data */
  1413. dp_peer_cleanup(vdev, peer);
  1414. /* check whether the parent vdev has no peers left */
  1415. if (TAILQ_EMPTY(&vdev->peer_list)) {
  1416. /*
  1417. * Now that there are no references to the peer, we can
  1418. * release the peer reference lock.
  1419. */
  1420. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1421. /*
  1422. * Check if the parent vdev was waiting for its peers
  1423. * to be deleted, in order for it to be deleted too.
  1424. */
  1425. if (vdev->delete.pending) {
  1426. ol_txrx_vdev_delete_cb vdev_delete_cb =
  1427. vdev->delete.callback;
  1428. void *vdev_delete_context =
  1429. vdev->delete.context;
  1430. QDF_TRACE(QDF_MODULE_ID_DP,
  1431. QDF_TRACE_LEVEL_INFO_HIGH,
  1432. FL("deleting vdev object %p (%pM)"
  1433. " - its last peer is done"),
  1434. vdev, vdev->mac_addr.raw);
  1435. /* all peers are gone, go ahead and delete it */
  1436. qdf_mem_free(vdev);
  1437. if (vdev_delete_cb)
  1438. vdev_delete_cb(vdev_delete_context);
  1439. }
  1440. } else {
  1441. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1442. }
  1443. #ifdef notyet
  1444. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  1445. #else
  1446. qdf_mem_free(peer);
  1447. #endif
  1448. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  1449. soc->cdp_soc.ol_ops->peer_unref_delete(soc->osif_soc,
  1450. vdev->vdev_id, peer->mac_addr.raw);
  1451. }
  1452. } else {
  1453. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1454. }
  1455. }
  1456. /*
  1457. * dp_peer_detach_wifi3() – Detach txrx peer
  1458. * @peer_handle: Datapath peer handle
  1459. *
  1460. */
  1461. static void dp_peer_delete_wifi3(void *peer_handle)
  1462. {
  1463. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1464. /* redirect the peer's rx delivery function to point to a
  1465. * discard func
  1466. */
  1467. peer->rx_opt_proc = dp_rx_discard;
  1468. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1469. FL("peer %p (%pM)"), peer, peer->mac_addr.raw);
  1470. #ifndef CONFIG_WIN
  1471. dp_local_peer_id_free(peer->vdev->pdev, peer);
  1472. #endif
  1473. qdf_spinlock_destroy(&peer->peer_info_lock);
  1474. /*
  1475. * Remove the reference added during peer_attach.
  1476. * The peer will still be left allocated until the
  1477. * PEER_UNMAP message arrives to remove the other
  1478. * reference, added by the PEER_MAP message.
  1479. */
  1480. dp_peer_unref_delete(peer_handle);
  1481. }
  1482. /*
  1483. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  1484. * @peer_handle: Datapath peer handle
  1485. *
  1486. */
  1487. static uint8 *dp_get_vdev_mac_addr_wifi3(void *pvdev)
  1488. {
  1489. struct dp_vdev *vdev = pvdev;
  1490. return vdev->mac_addr.raw;
  1491. }
  1492. /*
  1493. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  1494. * @peer_handle: Datapath peer handle
  1495. *
  1496. */
  1497. static void *dp_get_vdev_from_vdev_id_wifi3(void *dev, uint8_t vdev_id)
  1498. {
  1499. struct dp_pdev *pdev = dev;
  1500. struct dp_vdev *vdev = NULL;
  1501. if (qdf_unlikely(!pdev))
  1502. return NULL;
  1503. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1504. if (vdev->vdev_id == vdev_id)
  1505. break;
  1506. }
  1507. return vdev;
  1508. }
  1509. static int dp_get_opmode(void *vdev_handle)
  1510. {
  1511. struct dp_vdev *vdev = vdev_handle;
  1512. return vdev->opmode;
  1513. }
  1514. static void *dp_get_ctrl_pdev_from_vdev_wifi3(void *pvdev)
  1515. {
  1516. struct dp_vdev *vdev = pvdev;
  1517. struct dp_pdev *pdev = vdev->pdev;
  1518. return (void *)pdev->wlan_cfg_ctx;
  1519. }
  1520. static struct cdp_cmn_ops dp_ops_cmn = {
  1521. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  1522. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  1523. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  1524. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  1525. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  1526. .txrx_peer_create = dp_peer_create_wifi3,
  1527. .txrx_peer_setup = dp_peer_setup_wifi3,
  1528. .txrx_peer_teardown = NULL,
  1529. .txrx_peer_delete = dp_peer_delete_wifi3,
  1530. .txrx_vdev_register = dp_vdev_register_wifi3,
  1531. .txrx_soc_detach = dp_soc_detach_wifi3,
  1532. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  1533. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  1534. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  1535. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  1536. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  1537. .delba_process = dp_delba_process_wifi3,
  1538. /* TODO: Add other functions */
  1539. };
  1540. static struct cdp_ctrl_ops dp_ops_ctrl = {
  1541. .txrx_peer_authorize = dp_peer_authorize,
  1542. /* TODO: Add other functions */
  1543. };
  1544. static struct cdp_me_ops dp_ops_me = {
  1545. /* TODO */
  1546. };
  1547. static struct cdp_mon_ops dp_ops_mon = {
  1548. /* TODO */
  1549. };
  1550. static struct cdp_host_stats_ops dp_ops_host_stats = {
  1551. /* TODO */
  1552. };
  1553. static struct cdp_wds_ops dp_ops_wds = {
  1554. /* TODO */
  1555. };
  1556. static struct cdp_raw_ops dp_ops_raw = {
  1557. /* TODO */
  1558. };
  1559. #ifdef CONFIG_WIN
  1560. static struct cdp_pflow_ops dp_ops_pflow = {
  1561. /* TODO */
  1562. };
  1563. #endif /* CONFIG_WIN */
  1564. #ifndef CONFIG_WIN
  1565. static struct cdp_misc_ops dp_ops_misc = {
  1566. .get_opmode = dp_get_opmode,
  1567. };
  1568. static struct cdp_flowctl_ops dp_ops_flowctl = {
  1569. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1570. };
  1571. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  1572. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1573. };
  1574. static struct cdp_ipa_ops dp_ops_ipa = {
  1575. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1576. };
  1577. static struct cdp_lro_ops dp_ops_lro = {
  1578. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1579. };
  1580. /**
  1581. * dp_dummy_bus_suspend() - dummy bus suspend op
  1582. *
  1583. * FIXME - This is a placeholder for the actual logic!
  1584. *
  1585. * Return: QDF_STATUS_SUCCESS
  1586. */
  1587. inline QDF_STATUS dp_dummy_bus_suspend(void)
  1588. {
  1589. return QDF_STATUS_SUCCESS;
  1590. }
  1591. /**
  1592. * dp_dummy_bus_resume() - dummy bus resume
  1593. *
  1594. * FIXME - This is a placeholder for the actual logic!
  1595. *
  1596. * Return: QDF_STATUS_SUCCESS
  1597. */
  1598. inline QDF_STATUS dp_dummy_bus_resume(void)
  1599. {
  1600. return QDF_STATUS_SUCCESS;
  1601. }
  1602. static struct cdp_bus_ops dp_ops_bus = {
  1603. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1604. .bus_suspend = dp_dummy_bus_suspend,
  1605. .bus_resume = dp_dummy_bus_resume
  1606. };
  1607. static struct cdp_ocb_ops dp_ops_ocb = {
  1608. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1609. };
  1610. static struct cdp_throttle_ops dp_ops_throttle = {
  1611. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1612. };
  1613. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  1614. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1615. };
  1616. static struct cdp_cfg_ops dp_ops_cfg = {
  1617. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1618. };
  1619. static struct cdp_peer_ops dp_ops_peer = {
  1620. .register_peer = dp_register_peer,
  1621. .clear_peer = dp_clear_peer,
  1622. .find_peer_by_addr = dp_find_peer_by_addr,
  1623. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  1624. .local_peer_id = dp_local_peer_id,
  1625. .peer_find_by_local_id = dp_peer_find_by_local_id,
  1626. .peer_state_update = dp_peer_state_update,
  1627. .get_vdevid = dp_get_vdevid,
  1628. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  1629. .get_vdev_for_peer = dp_get_vdev_for_peer,
  1630. .get_peer_state = dp_get_peer_state,
  1631. .last_assoc_received = dp_get_last_assoc_received,
  1632. .last_disassoc_received = dp_get_last_disassoc_received,
  1633. .last_deauth_received = dp_get_last_deauth_received,
  1634. };
  1635. #endif
  1636. static struct cdp_ops dp_txrx_ops = {
  1637. .cmn_drv_ops = &dp_ops_cmn,
  1638. .ctrl_ops = &dp_ops_ctrl,
  1639. .me_ops = &dp_ops_me,
  1640. .mon_ops = &dp_ops_mon,
  1641. .host_stats_ops = &dp_ops_host_stats,
  1642. .wds_ops = &dp_ops_wds,
  1643. .raw_ops = &dp_ops_raw,
  1644. #ifdef CONFIG_WIN
  1645. .pflow_ops = &dp_ops_pflow,
  1646. #endif /* CONFIG_WIN */
  1647. #ifndef CONFIG_WIN
  1648. .misc_ops = &dp_ops_misc,
  1649. .cfg_ops = &dp_ops_cfg,
  1650. .flowctl_ops = &dp_ops_flowctl,
  1651. .l_flowctl_ops = &dp_ops_l_flowctl,
  1652. .ipa_ops = &dp_ops_ipa,
  1653. .lro_ops = &dp_ops_lro,
  1654. .bus_ops = &dp_ops_bus,
  1655. .ocb_ops = &dp_ops_ocb,
  1656. .peer_ops = &dp_ops_peer,
  1657. .throttle_ops = &dp_ops_throttle,
  1658. .mob_stats_ops = &dp_ops_mob_stats,
  1659. #endif
  1660. };
  1661. /*
  1662. * dp_soc_attach_wifi3() - Attach txrx SOC
  1663. * @osif_soc: Opaque SOC handle from OSIF/HDD
  1664. * @htc_handle: Opaque HTC handle
  1665. * @hif_handle: Opaque HIF handle
  1666. * @qdf_osdev: QDF device
  1667. *
  1668. * Return: DP SOC handle on success, NULL on failure
  1669. */
  1670. /*
  1671. * Local prototype added to temporarily address warning caused by
  1672. * -Wmissing-prototypes. A more correct solution, namely to expose
  1673. * a prototype in an appropriate header file, will come later.
  1674. */
  1675. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  1676. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  1677. struct ol_if_ops *ol_ops);
  1678. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  1679. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  1680. struct ol_if_ops *ol_ops)
  1681. {
  1682. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  1683. if (!soc) {
  1684. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1685. FL("DP SOC memory allocation failed"));
  1686. goto fail0;
  1687. }
  1688. soc->cdp_soc.ops = &dp_txrx_ops;
  1689. soc->cdp_soc.ol_ops = ol_ops;
  1690. soc->osif_soc = osif_soc;
  1691. soc->osdev = qdf_osdev;
  1692. soc->hif_handle = hif_handle;
  1693. soc->hal_soc = hif_get_hal_handle(hif_handle);
  1694. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  1695. soc->hal_soc, qdf_osdev);
  1696. if (!soc->htt_handle) {
  1697. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1698. FL("HTT attach failed"));
  1699. goto fail1;
  1700. }
  1701. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  1702. if (!soc->wlan_cfg_ctx) {
  1703. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1704. FL("wlan_cfg_soc_attach failed"));
  1705. goto fail2;
  1706. }
  1707. qdf_spinlock_create(&soc->peer_ref_mutex);
  1708. if (dp_soc_interrupt_attach(soc) != QDF_STATUS_SUCCESS) {
  1709. goto fail2;
  1710. }
  1711. return (void *)soc;
  1712. fail2:
  1713. htt_soc_detach(soc->htt_handle);
  1714. fail1:
  1715. qdf_mem_free(soc);
  1716. fail0:
  1717. return NULL;
  1718. }