dp_main.c 268 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  65. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  66. static struct dp_soc *
  67. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  68. struct ol_if_ops *ol_ops, uint16_t device_id);
  69. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  70. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  71. uint8_t *peer_mac_addr,
  72. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  73. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  74. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  75. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  76. #define DP_INTR_POLL_TIMER_MS 10
  77. /* Generic AST entry aging timer value */
  78. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  79. /* WDS AST entry aging timer value */
  80. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  81. #define DP_WDS_AST_AGING_TIMER_CNT \
  82. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  83. #define DP_MCS_LENGTH (6*MAX_MCS)
  84. #define DP_NSS_LENGTH (6*SS_COUNT)
  85. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  86. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  87. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  88. #define DP_MAX_MCS_STRING_LEN 30
  89. #define DP_CURR_FW_STATS_AVAIL 19
  90. #define DP_HTT_DBG_EXT_STATS_MAX 256
  91. #define DP_MAX_SLEEP_TIME 100
  92. #ifdef IPA_OFFLOAD
  93. /* Exclude IPA rings from the interrupt context */
  94. #define TX_RING_MASK_VAL 0xb
  95. #define RX_RING_MASK_VAL 0x7
  96. #else
  97. #define TX_RING_MASK_VAL 0xF
  98. #define RX_RING_MASK_VAL 0xF
  99. #endif
  100. #define STR_MAXLEN 64
  101. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  102. /* PPDU stats mask sent to FW to enable enhanced stats */
  103. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  104. /* PPDU stats mask sent to FW to support debug sniffer feature */
  105. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  106. /* PPDU stats mask sent to FW to support BPR feature*/
  107. #define DP_PPDU_STATS_CFG_BPR 0x2000
  108. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  109. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  110. DP_PPDU_STATS_CFG_ENH_STATS)
  111. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  112. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  113. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  114. #define RNG_ERR "SRNG setup failed for"
  115. /**
  116. * default_dscp_tid_map - Default DSCP-TID mapping
  117. *
  118. * DSCP TID
  119. * 000000 0
  120. * 001000 1
  121. * 010000 2
  122. * 011000 3
  123. * 100000 4
  124. * 101000 5
  125. * 110000 6
  126. * 111000 7
  127. */
  128. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  129. 0, 0, 0, 0, 0, 0, 0, 0,
  130. 1, 1, 1, 1, 1, 1, 1, 1,
  131. 2, 2, 2, 2, 2, 2, 2, 2,
  132. 3, 3, 3, 3, 3, 3, 3, 3,
  133. 4, 4, 4, 4, 4, 4, 4, 4,
  134. 5, 5, 5, 5, 5, 5, 5, 5,
  135. 6, 6, 6, 6, 6, 6, 6, 6,
  136. 7, 7, 7, 7, 7, 7, 7, 7,
  137. };
  138. /*
  139. * struct dp_rate_debug
  140. *
  141. * @mcs_type: print string for a given mcs
  142. * @valid: valid mcs rate?
  143. */
  144. struct dp_rate_debug {
  145. char mcs_type[DP_MAX_MCS_STRING_LEN];
  146. uint8_t valid;
  147. };
  148. #define MCS_VALID 1
  149. #define MCS_INVALID 0
  150. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  151. {
  152. {"OFDM 48 Mbps", MCS_VALID},
  153. {"OFDM 24 Mbps", MCS_VALID},
  154. {"OFDM 12 Mbps", MCS_VALID},
  155. {"OFDM 6 Mbps ", MCS_VALID},
  156. {"OFDM 54 Mbps", MCS_VALID},
  157. {"OFDM 36 Mbps", MCS_VALID},
  158. {"OFDM 18 Mbps", MCS_VALID},
  159. {"OFDM 9 Mbps ", MCS_VALID},
  160. {"INVALID ", MCS_INVALID},
  161. {"INVALID ", MCS_INVALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_VALID},
  165. },
  166. {
  167. {"CCK 11 Mbps Long ", MCS_VALID},
  168. {"CCK 5.5 Mbps Long ", MCS_VALID},
  169. {"CCK 2 Mbps Long ", MCS_VALID},
  170. {"CCK 1 Mbps Long ", MCS_VALID},
  171. {"CCK 11 Mbps Short ", MCS_VALID},
  172. {"CCK 5.5 Mbps Short", MCS_VALID},
  173. {"CCK 2 Mbps Short ", MCS_VALID},
  174. {"INVALID ", MCS_INVALID},
  175. {"INVALID ", MCS_INVALID},
  176. {"INVALID ", MCS_INVALID},
  177. {"INVALID ", MCS_INVALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_VALID},
  180. },
  181. {
  182. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  183. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  184. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  185. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  186. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  187. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  188. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  189. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  190. {"INVALID ", MCS_INVALID},
  191. {"INVALID ", MCS_INVALID},
  192. {"INVALID ", MCS_INVALID},
  193. {"INVALID ", MCS_INVALID},
  194. {"INVALID ", MCS_VALID},
  195. },
  196. {
  197. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  198. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  199. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  200. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  201. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  202. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  203. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  204. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  205. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  206. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  207. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  208. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  209. {"INVALID ", MCS_VALID},
  210. },
  211. {
  212. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  213. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  214. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  215. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  216. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  217. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  218. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  219. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  220. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  221. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  222. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  223. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  224. {"INVALID ", MCS_VALID},
  225. }
  226. };
  227. /**
  228. * dp_cpu_ring_map_type - dp tx cpu ring map
  229. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  230. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  231. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  232. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  233. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  234. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  235. */
  236. enum dp_cpu_ring_map_types {
  237. DP_NSS_DEFAULT_MAP,
  238. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  239. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  240. DP_NSS_DBDC_OFFLOADED_MAP,
  241. DP_NSS_DBTC_OFFLOADED_MAP,
  242. DP_NSS_CPU_RING_MAP_MAX
  243. };
  244. /**
  245. * @brief Cpu to tx ring map
  246. */
  247. #ifdef CONFIG_WIN
  248. static uint8_t
  249. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  250. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  251. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  252. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  253. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  254. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  255. };
  256. #else
  257. static uint8_t
  258. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  259. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  260. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  261. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  262. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  263. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  264. };
  265. #endif
  266. /**
  267. * @brief Select the type of statistics
  268. */
  269. enum dp_stats_type {
  270. STATS_FW = 0,
  271. STATS_HOST = 1,
  272. STATS_TYPE_MAX = 2,
  273. };
  274. /**
  275. * @brief General Firmware statistics options
  276. *
  277. */
  278. enum dp_fw_stats {
  279. TXRX_FW_STATS_INVALID = -1,
  280. };
  281. /**
  282. * dp_stats_mapping_table - Firmware and Host statistics
  283. * currently supported
  284. */
  285. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  286. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  287. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  288. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  289. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  290. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  291. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  292. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  293. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  294. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  295. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  296. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  297. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  298. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  299. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  300. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  301. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  302. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  303. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  304. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  305. /* Last ENUM for HTT FW STATS */
  306. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  307. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  308. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  309. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  310. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  311. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  312. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  313. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  314. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  315. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  316. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  317. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  318. };
  319. /* MCL specific functions */
  320. #ifdef CONFIG_MCL
  321. /**
  322. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  323. * @soc: pointer to dp_soc handle
  324. * @intr_ctx_num: interrupt context number for which mon mask is needed
  325. *
  326. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  327. * This function is returning 0, since in interrupt mode(softirq based RX),
  328. * we donot want to process monitor mode rings in a softirq.
  329. *
  330. * So, in case packet log is enabled for SAP/STA/P2P modes,
  331. * regular interrupt processing will not process monitor mode rings. It would be
  332. * done in a separate timer context.
  333. *
  334. * Return: 0
  335. */
  336. static inline
  337. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  338. {
  339. return 0;
  340. }
  341. /*
  342. * dp_service_mon_rings()- timer to reap monitor rings
  343. * reqd as we are not getting ppdu end interrupts
  344. * @arg: SoC Handle
  345. *
  346. * Return:
  347. *
  348. */
  349. static void dp_service_mon_rings(void *arg)
  350. {
  351. struct dp_soc *soc = (struct dp_soc *)arg;
  352. int ring = 0, work_done, mac_id;
  353. struct dp_pdev *pdev = NULL;
  354. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  355. pdev = soc->pdev_list[ring];
  356. if (!pdev)
  357. continue;
  358. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  359. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  360. pdev->pdev_id);
  361. work_done = dp_mon_process(soc, mac_for_pdev,
  362. QCA_NAPI_BUDGET);
  363. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  364. FL("Reaped %d descs from Monitor rings"),
  365. work_done);
  366. }
  367. }
  368. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  369. }
  370. #ifndef REMOVE_PKT_LOG
  371. /**
  372. * dp_pkt_log_init() - API to initialize packet log
  373. * @ppdev: physical device handle
  374. * @scn: HIF context
  375. *
  376. * Return: none
  377. */
  378. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  379. {
  380. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  381. if (handle->pkt_log_init) {
  382. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  383. "%s: Packet log not initialized", __func__);
  384. return;
  385. }
  386. pktlog_sethandle(&handle->pl_dev, scn);
  387. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  388. if (pktlogmod_init(scn)) {
  389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  390. "%s: pktlogmod_init failed", __func__);
  391. handle->pkt_log_init = false;
  392. } else {
  393. handle->pkt_log_init = true;
  394. }
  395. }
  396. /**
  397. * dp_pkt_log_con_service() - connect packet log service
  398. * @ppdev: physical device handle
  399. * @scn: device context
  400. *
  401. * Return: none
  402. */
  403. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  404. {
  405. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  406. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  407. pktlog_htc_attach();
  408. }
  409. /**
  410. * dp_pktlogmod_exit() - API to cleanup pktlog info
  411. * @handle: Pdev handle
  412. *
  413. * Return: none
  414. */
  415. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  416. {
  417. void *scn = (void *)handle->soc->hif_handle;
  418. if (!scn) {
  419. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  420. "%s: Invalid hif(scn) handle", __func__);
  421. return;
  422. }
  423. pktlogmod_exit(scn);
  424. handle->pkt_log_init = false;
  425. }
  426. #endif
  427. #else
  428. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  429. /**
  430. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  431. * @soc: pointer to dp_soc handle
  432. * @intr_ctx_num: interrupt context number for which mon mask is needed
  433. *
  434. * Return: mon mask value
  435. */
  436. static inline
  437. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  438. {
  439. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  440. }
  441. #endif
  442. /**
  443. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  444. * @cdp_opaque_vdev: pointer to cdp_vdev
  445. *
  446. * Return: pointer to dp_vdev
  447. */
  448. static
  449. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  450. {
  451. return (struct dp_vdev *)cdp_opaque_vdev;
  452. }
  453. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  454. struct cdp_peer *peer_hdl,
  455. uint8_t *mac_addr,
  456. enum cdp_txrx_ast_entry_type type,
  457. uint32_t flags)
  458. {
  459. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  460. (struct dp_peer *)peer_hdl,
  461. mac_addr,
  462. type,
  463. flags);
  464. }
  465. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  466. void *ast_entry_hdl)
  467. {
  468. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  469. qdf_spin_lock_bh(&soc->ast_lock);
  470. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  471. (struct dp_ast_entry *)ast_entry_hdl);
  472. qdf_spin_unlock_bh(&soc->ast_lock);
  473. }
  474. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  475. struct cdp_peer *peer_hdl,
  476. uint8_t *wds_macaddr,
  477. uint32_t flags)
  478. {
  479. int status = -1;
  480. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  481. struct dp_ast_entry *ast_entry = NULL;
  482. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  483. qdf_spin_lock_bh(&soc->ast_lock);
  484. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  485. peer->vdev->pdev->pdev_id);
  486. if (ast_entry) {
  487. status = dp_peer_update_ast(soc,
  488. peer,
  489. ast_entry, flags);
  490. }
  491. qdf_spin_unlock_bh(&soc->ast_lock);
  492. return status;
  493. }
  494. /*
  495. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  496. * @soc_handle: Datapath SOC handle
  497. * @wds_macaddr: WDS entry MAC Address
  498. * Return: None
  499. */
  500. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  501. uint8_t *wds_macaddr, void *vdev_handle)
  502. {
  503. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  504. struct dp_ast_entry *ast_entry = NULL;
  505. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  506. qdf_spin_lock_bh(&soc->ast_lock);
  507. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  508. vdev->pdev->pdev_id);
  509. if (ast_entry) {
  510. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  511. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  512. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  513. ast_entry->is_active = TRUE;
  514. }
  515. }
  516. qdf_spin_unlock_bh(&soc->ast_lock);
  517. }
  518. /*
  519. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  520. * @soc: Datapath SOC handle
  521. *
  522. * Return: None
  523. */
  524. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  525. void *vdev_hdl)
  526. {
  527. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  528. struct dp_pdev *pdev;
  529. struct dp_vdev *vdev;
  530. struct dp_peer *peer;
  531. struct dp_ast_entry *ase, *temp_ase;
  532. int i;
  533. qdf_spin_lock_bh(&soc->ast_lock);
  534. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  535. pdev = soc->pdev_list[i];
  536. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  537. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  538. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  539. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  540. if ((ase->type ==
  541. CDP_TXRX_AST_TYPE_STATIC) ||
  542. (ase->type ==
  543. CDP_TXRX_AST_TYPE_SELF) ||
  544. (ase->type ==
  545. CDP_TXRX_AST_TYPE_STA_BSS))
  546. continue;
  547. ase->is_active = TRUE;
  548. }
  549. }
  550. }
  551. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  552. }
  553. qdf_spin_unlock_bh(&soc->ast_lock);
  554. }
  555. /*
  556. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  557. * @soc: Datapath SOC handle
  558. *
  559. * Return: None
  560. */
  561. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  562. {
  563. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  564. struct dp_pdev *pdev;
  565. struct dp_vdev *vdev;
  566. struct dp_peer *peer;
  567. struct dp_ast_entry *ase, *temp_ase;
  568. int i;
  569. qdf_spin_lock_bh(&soc->ast_lock);
  570. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  571. pdev = soc->pdev_list[i];
  572. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  573. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  574. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  575. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  576. if ((ase->type ==
  577. CDP_TXRX_AST_TYPE_STATIC) ||
  578. (ase->type ==
  579. CDP_TXRX_AST_TYPE_SELF) ||
  580. (ase->type ==
  581. CDP_TXRX_AST_TYPE_STA_BSS))
  582. continue;
  583. dp_peer_del_ast(soc, ase);
  584. }
  585. }
  586. }
  587. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  588. }
  589. qdf_spin_unlock_bh(&soc->ast_lock);
  590. }
  591. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  592. uint8_t *ast_mac_addr)
  593. {
  594. struct dp_ast_entry *ast_entry;
  595. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  596. qdf_spin_lock_bh(&soc->ast_lock);
  597. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  598. qdf_spin_unlock_bh(&soc->ast_lock);
  599. return (void *)ast_entry;
  600. }
  601. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  602. uint8_t *ast_mac_addr,
  603. uint8_t pdev_id)
  604. {
  605. struct dp_ast_entry *ast_entry;
  606. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  607. qdf_spin_lock_bh(&soc->ast_lock);
  608. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  609. qdf_spin_unlock_bh(&soc->ast_lock);
  610. return (void *)ast_entry;
  611. }
  612. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  613. void *ast_entry_hdl)
  614. {
  615. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  616. (struct dp_ast_entry *)ast_entry_hdl);
  617. }
  618. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  619. void *ast_entry_hdl)
  620. {
  621. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  622. (struct dp_ast_entry *)ast_entry_hdl);
  623. }
  624. static void dp_peer_ast_set_type_wifi3(
  625. struct cdp_soc_t *soc_hdl,
  626. void *ast_entry_hdl,
  627. enum cdp_txrx_ast_entry_type type)
  628. {
  629. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  630. (struct dp_ast_entry *)ast_entry_hdl,
  631. type);
  632. }
  633. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  634. struct cdp_soc_t *soc_hdl,
  635. void *ast_entry_hdl)
  636. {
  637. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  638. }
  639. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  640. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  641. void *ast_entry,
  642. void *cp_ctx)
  643. {
  644. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  645. qdf_spin_lock_bh(&soc->ast_lock);
  646. dp_peer_ast_set_cp_ctx(soc,
  647. (struct dp_ast_entry *)ast_entry, cp_ctx);
  648. qdf_spin_unlock_bh(&soc->ast_lock);
  649. }
  650. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  651. void *ast_entry)
  652. {
  653. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  654. void *cp_ctx = NULL;
  655. qdf_spin_lock_bh(&soc->ast_lock);
  656. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  657. (struct dp_ast_entry *)ast_entry);
  658. qdf_spin_unlock_bh(&soc->ast_lock);
  659. return cp_ctx;
  660. }
  661. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  662. void *ast_entry)
  663. {
  664. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  665. bool wmi_sent = false;
  666. qdf_spin_lock_bh(&soc->ast_lock);
  667. wmi_sent = dp_peer_ast_get_del_cmd_sent(soc,
  668. (struct dp_ast_entry *)
  669. ast_entry);
  670. qdf_spin_unlock_bh(&soc->ast_lock);
  671. return wmi_sent;
  672. }
  673. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  674. void *ast_entry)
  675. {
  676. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  677. qdf_spin_lock_bh(&soc->ast_lock);
  678. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  679. qdf_spin_unlock_bh(&soc->ast_lock);
  680. }
  681. #endif
  682. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  683. struct cdp_soc_t *soc_hdl,
  684. void *ast_entry_hdl)
  685. {
  686. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  687. }
  688. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  689. struct cdp_soc_t *soc_hdl,
  690. void *ast_entry_hdl)
  691. {
  692. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  693. }
  694. /**
  695. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  696. * @ring_num: ring num of the ring being queried
  697. * @grp_mask: the grp_mask array for the ring type in question.
  698. *
  699. * The grp_mask array is indexed by group number and the bit fields correspond
  700. * to ring numbers. We are finding which interrupt group a ring belongs to.
  701. *
  702. * Return: the index in the grp_mask array with the ring number.
  703. * -QDF_STATUS_E_NOENT if no entry is found
  704. */
  705. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  706. {
  707. int ext_group_num;
  708. int mask = 1 << ring_num;
  709. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  710. ext_group_num++) {
  711. if (mask & grp_mask[ext_group_num])
  712. return ext_group_num;
  713. }
  714. return -QDF_STATUS_E_NOENT;
  715. }
  716. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  717. enum hal_ring_type ring_type,
  718. int ring_num)
  719. {
  720. int *grp_mask;
  721. switch (ring_type) {
  722. case WBM2SW_RELEASE:
  723. /* dp_tx_comp_handler - soc->tx_comp_ring */
  724. if (ring_num < 3)
  725. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  726. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  727. else if (ring_num == 3) {
  728. /* sw treats this as a separate ring type */
  729. grp_mask = &soc->wlan_cfg_ctx->
  730. int_rx_wbm_rel_ring_mask[0];
  731. ring_num = 0;
  732. } else {
  733. qdf_assert(0);
  734. return -QDF_STATUS_E_NOENT;
  735. }
  736. break;
  737. case REO_EXCEPTION:
  738. /* dp_rx_err_process - &soc->reo_exception_ring */
  739. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  740. break;
  741. case REO_DST:
  742. /* dp_rx_process - soc->reo_dest_ring */
  743. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  744. break;
  745. case REO_STATUS:
  746. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  747. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  748. break;
  749. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  750. case RXDMA_MONITOR_STATUS:
  751. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  752. case RXDMA_MONITOR_DST:
  753. /* dp_mon_process */
  754. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  755. break;
  756. case RXDMA_DST:
  757. /* dp_rxdma_err_process */
  758. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  759. break;
  760. case RXDMA_BUF:
  761. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  762. break;
  763. case RXDMA_MONITOR_BUF:
  764. /* TODO: support low_thresh interrupt */
  765. return -QDF_STATUS_E_NOENT;
  766. break;
  767. case TCL_DATA:
  768. case TCL_CMD:
  769. case REO_CMD:
  770. case SW2WBM_RELEASE:
  771. case WBM_IDLE_LINK:
  772. /* normally empty SW_TO_HW rings */
  773. return -QDF_STATUS_E_NOENT;
  774. break;
  775. case TCL_STATUS:
  776. case REO_REINJECT:
  777. /* misc unused rings */
  778. return -QDF_STATUS_E_NOENT;
  779. break;
  780. case CE_SRC:
  781. case CE_DST:
  782. case CE_DST_STATUS:
  783. /* CE_rings - currently handled by hif */
  784. default:
  785. return -QDF_STATUS_E_NOENT;
  786. break;
  787. }
  788. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  789. }
  790. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  791. *ring_params, int ring_type, int ring_num)
  792. {
  793. int msi_group_number;
  794. int msi_data_count;
  795. int ret;
  796. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  797. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  798. &msi_data_count, &msi_data_start,
  799. &msi_irq_start);
  800. if (ret)
  801. return;
  802. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  803. ring_num);
  804. if (msi_group_number < 0) {
  805. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  806. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  807. ring_type, ring_num);
  808. ring_params->msi_addr = 0;
  809. ring_params->msi_data = 0;
  810. return;
  811. }
  812. if (msi_group_number > msi_data_count) {
  813. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  814. FL("2 msi_groups will share an msi; msi_group_num %d"),
  815. msi_group_number);
  816. QDF_ASSERT(0);
  817. }
  818. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  819. ring_params->msi_addr = addr_low;
  820. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  821. ring_params->msi_data = (msi_group_number % msi_data_count)
  822. + msi_data_start;
  823. ring_params->flags |= HAL_SRNG_MSI_INTR;
  824. }
  825. /**
  826. * dp_print_ast_stats() - Dump AST table contents
  827. * @soc: Datapath soc handle
  828. *
  829. * return void
  830. */
  831. #ifdef FEATURE_AST
  832. static void dp_print_ast_stats(struct dp_soc *soc)
  833. {
  834. uint8_t i;
  835. uint8_t num_entries = 0;
  836. struct dp_vdev *vdev;
  837. struct dp_pdev *pdev;
  838. struct dp_peer *peer;
  839. struct dp_ast_entry *ase, *tmp_ase;
  840. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  841. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  842. "DA", "HMWDS_SEC"};
  843. DP_PRINT_STATS("AST Stats:");
  844. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  845. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  846. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  847. DP_PRINT_STATS("AST Table:");
  848. qdf_spin_lock_bh(&soc->ast_lock);
  849. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  850. pdev = soc->pdev_list[i];
  851. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  852. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  853. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  854. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  855. DP_PRINT_STATS("%6d mac_addr = %pM"
  856. " peer_mac_addr = %pM"
  857. " type = %s"
  858. " next_hop = %d"
  859. " is_active = %d"
  860. " is_bss = %d"
  861. " ast_idx = %d"
  862. " ast_hash = %d"
  863. " pdev_id = %d"
  864. " vdev_id = %d"
  865. " del_cmd_sent = %d",
  866. ++num_entries,
  867. ase->mac_addr.raw,
  868. ase->peer->mac_addr.raw,
  869. type[ase->type],
  870. ase->next_hop,
  871. ase->is_active,
  872. ase->is_bss,
  873. ase->ast_idx,
  874. ase->ast_hash_value,
  875. ase->pdev_id,
  876. ase->vdev_id,
  877. ase->del_cmd_sent);
  878. }
  879. }
  880. }
  881. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  882. }
  883. qdf_spin_unlock_bh(&soc->ast_lock);
  884. }
  885. #else
  886. static void dp_print_ast_stats(struct dp_soc *soc)
  887. {
  888. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  889. return;
  890. }
  891. #endif
  892. /**
  893. * dp_print_peer_table() - Dump all Peer stats
  894. * @vdev: Datapath Vdev handle
  895. *
  896. * return void
  897. */
  898. static void dp_print_peer_table(struct dp_vdev *vdev)
  899. {
  900. struct dp_peer *peer = NULL;
  901. DP_PRINT_STATS("Dumping Peer Table Stats:");
  902. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  903. if (!peer) {
  904. DP_PRINT_STATS("Invalid Peer");
  905. return;
  906. }
  907. DP_PRINT_STATS(" peer_mac_addr = %pM nawds_enabled = %d",
  908. peer->mac_addr.raw,
  909. peer->nawds_enabled);
  910. DP_PRINT_STATS(" bss_peer = %d wapi = %d wds_enabled = %d",
  911. peer->bss_peer,
  912. peer->wapi,
  913. peer->wds_enabled);
  914. DP_PRINT_STATS(" delete in progress = %d peer id = %d",
  915. peer->delete_in_progress,
  916. peer->peer_ids[0]);
  917. }
  918. }
  919. /*
  920. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  921. */
  922. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  923. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  924. {
  925. void *hal_soc = soc->hal_soc;
  926. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  927. /* TODO: See if we should get align size from hal */
  928. uint32_t ring_base_align = 8;
  929. struct hal_srng_params ring_params;
  930. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  931. /* TODO: Currently hal layer takes care of endianness related settings.
  932. * See if these settings need to passed from DP layer
  933. */
  934. ring_params.flags = 0;
  935. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  936. srng->hal_srng = NULL;
  937. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  938. srng->num_entries = num_entries;
  939. if (!soc->dp_soc_reinit) {
  940. srng->base_vaddr_unaligned =
  941. qdf_mem_alloc_consistent(soc->osdev,
  942. soc->osdev->dev,
  943. srng->alloc_size,
  944. &srng->base_paddr_unaligned);
  945. }
  946. if (!srng->base_vaddr_unaligned) {
  947. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  948. FL("alloc failed - ring_type: %d, ring_num %d"),
  949. ring_type, ring_num);
  950. return QDF_STATUS_E_NOMEM;
  951. }
  952. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  953. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  954. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  955. ((unsigned long)(ring_params.ring_base_vaddr) -
  956. (unsigned long)srng->base_vaddr_unaligned);
  957. ring_params.num_entries = num_entries;
  958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  959. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  960. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  961. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  962. if (soc->intr_mode == DP_INTR_MSI) {
  963. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  964. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  965. FL("Using MSI for ring_type: %d, ring_num %d"),
  966. ring_type, ring_num);
  967. } else {
  968. ring_params.msi_data = 0;
  969. ring_params.msi_addr = 0;
  970. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  971. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  972. ring_type, ring_num);
  973. }
  974. /*
  975. * Setup interrupt timer and batch counter thresholds for
  976. * interrupt mitigation based on ring type
  977. */
  978. if (ring_type == REO_DST) {
  979. ring_params.intr_timer_thres_us =
  980. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  981. ring_params.intr_batch_cntr_thres_entries =
  982. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  983. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  984. ring_params.intr_timer_thres_us =
  985. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  986. ring_params.intr_batch_cntr_thres_entries =
  987. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  988. } else {
  989. ring_params.intr_timer_thres_us =
  990. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  991. ring_params.intr_batch_cntr_thres_entries =
  992. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  993. }
  994. /* Enable low threshold interrupts for rx buffer rings (regular and
  995. * monitor buffer rings.
  996. * TODO: See if this is required for any other ring
  997. */
  998. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  999. (ring_type == RXDMA_MONITOR_STATUS)) {
  1000. /* TODO: Setting low threshold to 1/8th of ring size
  1001. * see if this needs to be configurable
  1002. */
  1003. ring_params.low_threshold = num_entries >> 3;
  1004. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1005. ring_params.intr_timer_thres_us =
  1006. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1007. ring_params.intr_batch_cntr_thres_entries = 0;
  1008. }
  1009. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1010. mac_id, &ring_params);
  1011. if (!srng->hal_srng) {
  1012. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1013. srng->alloc_size,
  1014. srng->base_vaddr_unaligned,
  1015. srng->base_paddr_unaligned, 0);
  1016. }
  1017. return 0;
  1018. }
  1019. /*
  1020. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1021. * @soc: DP SOC handle
  1022. * @srng: source ring structure
  1023. * @ring_type: type of ring
  1024. * @ring_num: ring number
  1025. *
  1026. * Return: None
  1027. */
  1028. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1029. int ring_type, int ring_num)
  1030. {
  1031. }
  1032. /**
  1033. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1034. * Any buffers allocated and attached to ring entries are expected to be freed
  1035. * before calling this function.
  1036. */
  1037. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1038. int ring_type, int ring_num)
  1039. {
  1040. if (!srng->hal_srng) {
  1041. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1042. FL("Ring type: %d, num:%d not setup"),
  1043. ring_type, ring_num);
  1044. return;
  1045. }
  1046. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1047. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1048. srng->alloc_size,
  1049. srng->base_vaddr_unaligned,
  1050. srng->base_paddr_unaligned, 0);
  1051. srng->hal_srng = NULL;
  1052. }
  1053. /* TODO: Need this interface from HIF */
  1054. void *hif_get_hal_handle(void *hif_handle);
  1055. /*
  1056. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1057. * @dp_ctx: DP SOC handle
  1058. * @budget: Number of frames/descriptors that can be processed in one shot
  1059. *
  1060. * Return: remaining budget/quota for the soc device
  1061. */
  1062. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1063. {
  1064. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1065. struct dp_soc *soc = int_ctx->soc;
  1066. int ring = 0;
  1067. uint32_t work_done = 0;
  1068. int budget = dp_budget;
  1069. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1070. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1071. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1072. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1073. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1074. uint32_t remaining_quota = dp_budget;
  1075. struct dp_pdev *pdev = NULL;
  1076. int mac_id;
  1077. /* Process Tx completion interrupts first to return back buffers */
  1078. while (tx_mask) {
  1079. if (tx_mask & 0x1) {
  1080. work_done = dp_tx_comp_handler(soc,
  1081. soc->tx_comp_ring[ring].hal_srng,
  1082. remaining_quota);
  1083. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1084. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1085. tx_mask, ring, budget, work_done);
  1086. budget -= work_done;
  1087. if (budget <= 0)
  1088. goto budget_done;
  1089. remaining_quota = budget;
  1090. }
  1091. tx_mask = tx_mask >> 1;
  1092. ring++;
  1093. }
  1094. /* Process REO Exception ring interrupt */
  1095. if (rx_err_mask) {
  1096. work_done = dp_rx_err_process(soc,
  1097. soc->reo_exception_ring.hal_srng,
  1098. remaining_quota);
  1099. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1100. "REO Exception Ring: work_done %d budget %d",
  1101. work_done, budget);
  1102. budget -= work_done;
  1103. if (budget <= 0) {
  1104. goto budget_done;
  1105. }
  1106. remaining_quota = budget;
  1107. }
  1108. /* Process Rx WBM release ring interrupt */
  1109. if (rx_wbm_rel_mask) {
  1110. work_done = dp_rx_wbm_err_process(soc,
  1111. soc->rx_rel_ring.hal_srng, remaining_quota);
  1112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1113. "WBM Release Ring: work_done %d budget %d",
  1114. work_done, budget);
  1115. budget -= work_done;
  1116. if (budget <= 0) {
  1117. goto budget_done;
  1118. }
  1119. remaining_quota = budget;
  1120. }
  1121. /* Process Rx interrupts */
  1122. if (rx_mask) {
  1123. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1124. if (rx_mask & (1 << ring)) {
  1125. work_done = dp_rx_process(int_ctx,
  1126. soc->reo_dest_ring[ring].hal_srng,
  1127. ring,
  1128. remaining_quota);
  1129. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1130. "rx mask 0x%x ring %d, work_done %d budget %d",
  1131. rx_mask, ring, work_done, budget);
  1132. budget -= work_done;
  1133. if (budget <= 0)
  1134. goto budget_done;
  1135. remaining_quota = budget;
  1136. }
  1137. }
  1138. }
  1139. if (reo_status_mask)
  1140. dp_reo_status_ring_handler(soc);
  1141. /* Process LMAC interrupts */
  1142. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1143. pdev = soc->pdev_list[ring];
  1144. if (pdev == NULL)
  1145. continue;
  1146. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1147. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1148. pdev->pdev_id);
  1149. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1150. work_done = dp_mon_process(soc, mac_for_pdev,
  1151. remaining_quota);
  1152. budget -= work_done;
  1153. if (budget <= 0)
  1154. goto budget_done;
  1155. remaining_quota = budget;
  1156. }
  1157. if (int_ctx->rxdma2host_ring_mask &
  1158. (1 << mac_for_pdev)) {
  1159. work_done = dp_rxdma_err_process(soc,
  1160. mac_for_pdev,
  1161. remaining_quota);
  1162. budget -= work_done;
  1163. if (budget <= 0)
  1164. goto budget_done;
  1165. remaining_quota = budget;
  1166. }
  1167. if (int_ctx->host2rxdma_ring_mask &
  1168. (1 << mac_for_pdev)) {
  1169. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1170. union dp_rx_desc_list_elem_t *tail = NULL;
  1171. struct dp_srng *rx_refill_buf_ring =
  1172. &pdev->rx_refill_buf_ring;
  1173. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1174. 1);
  1175. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1176. rx_refill_buf_ring,
  1177. &soc->rx_desc_buf[mac_for_pdev], 0,
  1178. &desc_list, &tail);
  1179. }
  1180. }
  1181. }
  1182. qdf_lro_flush(int_ctx->lro_ctx);
  1183. budget_done:
  1184. return dp_budget - budget;
  1185. }
  1186. /* dp_interrupt_timer()- timer poll for interrupts
  1187. *
  1188. * @arg: SoC Handle
  1189. *
  1190. * Return:
  1191. *
  1192. */
  1193. static void dp_interrupt_timer(void *arg)
  1194. {
  1195. struct dp_soc *soc = (struct dp_soc *) arg;
  1196. int i;
  1197. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1198. for (i = 0;
  1199. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1200. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1201. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1202. }
  1203. }
  1204. /*
  1205. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1206. * @txrx_soc: DP SOC handle
  1207. *
  1208. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1209. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1210. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1211. *
  1212. * Return: 0 for success, nonzero for failure.
  1213. */
  1214. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1215. {
  1216. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1217. int i;
  1218. soc->intr_mode = DP_INTR_POLL;
  1219. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1220. soc->intr_ctx[i].dp_intr_id = i;
  1221. soc->intr_ctx[i].tx_ring_mask =
  1222. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1223. soc->intr_ctx[i].rx_ring_mask =
  1224. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1225. soc->intr_ctx[i].rx_mon_ring_mask =
  1226. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1227. soc->intr_ctx[i].rx_err_ring_mask =
  1228. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1229. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1230. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1231. soc->intr_ctx[i].reo_status_ring_mask =
  1232. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1233. soc->intr_ctx[i].rxdma2host_ring_mask =
  1234. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1235. soc->intr_ctx[i].soc = soc;
  1236. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1237. }
  1238. qdf_timer_init(soc->osdev, &soc->int_timer,
  1239. dp_interrupt_timer, (void *)soc,
  1240. QDF_TIMER_TYPE_WAKE_APPS);
  1241. return QDF_STATUS_SUCCESS;
  1242. }
  1243. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1244. #if defined(CONFIG_MCL)
  1245. /*
  1246. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1247. * @txrx_soc: DP SOC handle
  1248. *
  1249. * Call the appropriate attach function based on the mode of operation.
  1250. * This is a WAR for enabling monitor mode.
  1251. *
  1252. * Return: 0 for success. nonzero for failure.
  1253. */
  1254. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1255. {
  1256. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1257. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1258. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1259. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1260. "%s: Poll mode", __func__);
  1261. return dp_soc_attach_poll(txrx_soc);
  1262. } else {
  1263. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1264. "%s: Interrupt mode", __func__);
  1265. return dp_soc_interrupt_attach(txrx_soc);
  1266. }
  1267. }
  1268. #else
  1269. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1270. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1271. {
  1272. return dp_soc_attach_poll(txrx_soc);
  1273. }
  1274. #else
  1275. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1276. {
  1277. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1278. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1279. return dp_soc_attach_poll(txrx_soc);
  1280. else
  1281. return dp_soc_interrupt_attach(txrx_soc);
  1282. }
  1283. #endif
  1284. #endif
  1285. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1286. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1287. {
  1288. int j;
  1289. int num_irq = 0;
  1290. int tx_mask =
  1291. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1292. int rx_mask =
  1293. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1294. int rx_mon_mask =
  1295. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1296. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1297. soc->wlan_cfg_ctx, intr_ctx_num);
  1298. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1299. soc->wlan_cfg_ctx, intr_ctx_num);
  1300. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1301. soc->wlan_cfg_ctx, intr_ctx_num);
  1302. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1303. soc->wlan_cfg_ctx, intr_ctx_num);
  1304. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1305. soc->wlan_cfg_ctx, intr_ctx_num);
  1306. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1307. soc->wlan_cfg_ctx, intr_ctx_num);
  1308. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1309. if (tx_mask & (1 << j)) {
  1310. irq_id_map[num_irq++] =
  1311. (wbm2host_tx_completions_ring1 - j);
  1312. }
  1313. if (rx_mask & (1 << j)) {
  1314. irq_id_map[num_irq++] =
  1315. (reo2host_destination_ring1 - j);
  1316. }
  1317. if (rxdma2host_ring_mask & (1 << j)) {
  1318. irq_id_map[num_irq++] =
  1319. rxdma2host_destination_ring_mac1 -
  1320. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1321. }
  1322. if (host2rxdma_ring_mask & (1 << j)) {
  1323. irq_id_map[num_irq++] =
  1324. host2rxdma_host_buf_ring_mac1 -
  1325. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1326. }
  1327. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1328. irq_id_map[num_irq++] =
  1329. host2rxdma_monitor_ring1 -
  1330. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1331. }
  1332. if (rx_mon_mask & (1 << j)) {
  1333. irq_id_map[num_irq++] =
  1334. ppdu_end_interrupts_mac1 -
  1335. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1336. irq_id_map[num_irq++] =
  1337. rxdma2host_monitor_status_ring_mac1 -
  1338. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1339. }
  1340. if (rx_wbm_rel_ring_mask & (1 << j))
  1341. irq_id_map[num_irq++] = wbm2host_rx_release;
  1342. if (rx_err_ring_mask & (1 << j))
  1343. irq_id_map[num_irq++] = reo2host_exception;
  1344. if (reo_status_ring_mask & (1 << j))
  1345. irq_id_map[num_irq++] = reo2host_status;
  1346. }
  1347. *num_irq_r = num_irq;
  1348. }
  1349. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1350. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1351. int msi_vector_count, int msi_vector_start)
  1352. {
  1353. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1354. soc->wlan_cfg_ctx, intr_ctx_num);
  1355. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1356. soc->wlan_cfg_ctx, intr_ctx_num);
  1357. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1358. soc->wlan_cfg_ctx, intr_ctx_num);
  1359. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1360. soc->wlan_cfg_ctx, intr_ctx_num);
  1361. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1362. soc->wlan_cfg_ctx, intr_ctx_num);
  1363. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1364. soc->wlan_cfg_ctx, intr_ctx_num);
  1365. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1366. soc->wlan_cfg_ctx, intr_ctx_num);
  1367. unsigned int vector =
  1368. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1369. int num_irq = 0;
  1370. soc->intr_mode = DP_INTR_MSI;
  1371. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1372. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1373. irq_id_map[num_irq++] =
  1374. pld_get_msi_irq(soc->osdev->dev, vector);
  1375. *num_irq_r = num_irq;
  1376. }
  1377. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1378. int *irq_id_map, int *num_irq)
  1379. {
  1380. int msi_vector_count, ret;
  1381. uint32_t msi_base_data, msi_vector_start;
  1382. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1383. &msi_vector_count,
  1384. &msi_base_data,
  1385. &msi_vector_start);
  1386. if (ret)
  1387. return dp_soc_interrupt_map_calculate_integrated(soc,
  1388. intr_ctx_num, irq_id_map, num_irq);
  1389. else
  1390. dp_soc_interrupt_map_calculate_msi(soc,
  1391. intr_ctx_num, irq_id_map, num_irq,
  1392. msi_vector_count, msi_vector_start);
  1393. }
  1394. /*
  1395. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1396. * @txrx_soc: DP SOC handle
  1397. *
  1398. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1399. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1400. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1401. *
  1402. * Return: 0 for success. nonzero for failure.
  1403. */
  1404. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1405. {
  1406. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1407. int i = 0;
  1408. int num_irq = 0;
  1409. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1410. int ret = 0;
  1411. /* Map of IRQ ids registered with one interrupt context */
  1412. int irq_id_map[HIF_MAX_GRP_IRQ];
  1413. int tx_mask =
  1414. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1415. int rx_mask =
  1416. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1417. int rx_mon_mask =
  1418. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1419. int rx_err_ring_mask =
  1420. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1421. int rx_wbm_rel_ring_mask =
  1422. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1423. int reo_status_ring_mask =
  1424. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1425. int rxdma2host_ring_mask =
  1426. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1427. int host2rxdma_ring_mask =
  1428. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1429. int host2rxdma_mon_ring_mask =
  1430. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1431. soc->wlan_cfg_ctx, i);
  1432. soc->intr_ctx[i].dp_intr_id = i;
  1433. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1434. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1435. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1436. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1437. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1438. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1439. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1440. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1441. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1442. host2rxdma_mon_ring_mask;
  1443. soc->intr_ctx[i].soc = soc;
  1444. num_irq = 0;
  1445. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1446. &num_irq);
  1447. ret = hif_register_ext_group(soc->hif_handle,
  1448. num_irq, irq_id_map, dp_service_srngs,
  1449. &soc->intr_ctx[i], "dp_intr",
  1450. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1451. if (ret) {
  1452. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1453. FL("failed, ret = %d"), ret);
  1454. return QDF_STATUS_E_FAILURE;
  1455. }
  1456. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1457. }
  1458. hif_configure_ext_group_interrupts(soc->hif_handle);
  1459. return QDF_STATUS_SUCCESS;
  1460. }
  1461. /*
  1462. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1463. * @txrx_soc: DP SOC handle
  1464. *
  1465. * Return: void
  1466. */
  1467. static void dp_soc_interrupt_detach(void *txrx_soc)
  1468. {
  1469. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1470. int i;
  1471. if (soc->intr_mode == DP_INTR_POLL) {
  1472. qdf_timer_stop(&soc->int_timer);
  1473. qdf_timer_free(&soc->int_timer);
  1474. } else {
  1475. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1476. }
  1477. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1478. soc->intr_ctx[i].tx_ring_mask = 0;
  1479. soc->intr_ctx[i].rx_ring_mask = 0;
  1480. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1481. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1482. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1483. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1484. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1485. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1486. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1487. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1488. }
  1489. }
  1490. #define AVG_MAX_MPDUS_PER_TID 128
  1491. #define AVG_TIDS_PER_CLIENT 2
  1492. #define AVG_FLOWS_PER_TID 2
  1493. #define AVG_MSDUS_PER_FLOW 128
  1494. #define AVG_MSDUS_PER_MPDU 4
  1495. /*
  1496. * Allocate and setup link descriptor pool that will be used by HW for
  1497. * various link and queue descriptors and managed by WBM
  1498. */
  1499. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1500. {
  1501. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1502. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1503. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1504. uint32_t num_mpdus_per_link_desc =
  1505. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1506. uint32_t num_msdus_per_link_desc =
  1507. hal_num_msdus_per_link_desc(soc->hal_soc);
  1508. uint32_t num_mpdu_links_per_queue_desc =
  1509. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1510. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1511. uint32_t total_link_descs, total_mem_size;
  1512. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1513. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1514. uint32_t num_link_desc_banks;
  1515. uint32_t last_bank_size = 0;
  1516. uint32_t entry_size, num_entries;
  1517. int i;
  1518. uint32_t desc_id = 0;
  1519. qdf_dma_addr_t *baseaddr = NULL;
  1520. /* Only Tx queue descriptors are allocated from common link descriptor
  1521. * pool Rx queue descriptors are not included in this because (REO queue
  1522. * extension descriptors) they are expected to be allocated contiguously
  1523. * with REO queue descriptors
  1524. */
  1525. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1526. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1527. num_mpdu_queue_descs = num_mpdu_link_descs /
  1528. num_mpdu_links_per_queue_desc;
  1529. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1530. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1531. num_msdus_per_link_desc;
  1532. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1533. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1534. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1535. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1536. /* Round up to power of 2 */
  1537. total_link_descs = 1;
  1538. while (total_link_descs < num_entries)
  1539. total_link_descs <<= 1;
  1540. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1541. FL("total_link_descs: %u, link_desc_size: %d"),
  1542. total_link_descs, link_desc_size);
  1543. total_mem_size = total_link_descs * link_desc_size;
  1544. total_mem_size += link_desc_align;
  1545. if (total_mem_size <= max_alloc_size) {
  1546. num_link_desc_banks = 0;
  1547. last_bank_size = total_mem_size;
  1548. } else {
  1549. num_link_desc_banks = (total_mem_size) /
  1550. (max_alloc_size - link_desc_align);
  1551. last_bank_size = total_mem_size %
  1552. (max_alloc_size - link_desc_align);
  1553. }
  1554. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1555. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1556. total_mem_size, num_link_desc_banks);
  1557. for (i = 0; i < num_link_desc_banks; i++) {
  1558. if (!soc->dp_soc_reinit) {
  1559. baseaddr = &soc->link_desc_banks[i].
  1560. base_paddr_unaligned;
  1561. soc->link_desc_banks[i].base_vaddr_unaligned =
  1562. qdf_mem_alloc_consistent(soc->osdev,
  1563. soc->osdev->dev,
  1564. max_alloc_size,
  1565. baseaddr);
  1566. }
  1567. soc->link_desc_banks[i].size = max_alloc_size;
  1568. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1569. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1570. ((unsigned long)(
  1571. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1572. link_desc_align));
  1573. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1574. soc->link_desc_banks[i].base_paddr_unaligned) +
  1575. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1576. (unsigned long)(
  1577. soc->link_desc_banks[i].base_vaddr_unaligned));
  1578. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1579. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1580. FL("Link descriptor memory alloc failed"));
  1581. goto fail;
  1582. }
  1583. }
  1584. if (last_bank_size) {
  1585. /* Allocate last bank in case total memory required is not exact
  1586. * multiple of max_alloc_size
  1587. */
  1588. if (!soc->dp_soc_reinit) {
  1589. baseaddr = &soc->link_desc_banks[i].
  1590. base_paddr_unaligned;
  1591. soc->link_desc_banks[i].base_vaddr_unaligned =
  1592. qdf_mem_alloc_consistent(soc->osdev,
  1593. soc->osdev->dev,
  1594. last_bank_size,
  1595. baseaddr);
  1596. }
  1597. soc->link_desc_banks[i].size = last_bank_size;
  1598. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1599. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1600. ((unsigned long)(
  1601. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1602. link_desc_align));
  1603. soc->link_desc_banks[i].base_paddr =
  1604. (unsigned long)(
  1605. soc->link_desc_banks[i].base_paddr_unaligned) +
  1606. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1607. (unsigned long)(
  1608. soc->link_desc_banks[i].base_vaddr_unaligned));
  1609. }
  1610. /* Allocate and setup link descriptor idle list for HW internal use */
  1611. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1612. total_mem_size = entry_size * total_link_descs;
  1613. if (total_mem_size <= max_alloc_size) {
  1614. void *desc;
  1615. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1616. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1617. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1618. FL("Link desc idle ring setup failed"));
  1619. goto fail;
  1620. }
  1621. hal_srng_access_start_unlocked(soc->hal_soc,
  1622. soc->wbm_idle_link_ring.hal_srng);
  1623. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1624. soc->link_desc_banks[i].base_paddr; i++) {
  1625. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1626. ((unsigned long)(
  1627. soc->link_desc_banks[i].base_vaddr) -
  1628. (unsigned long)(
  1629. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1630. / link_desc_size;
  1631. unsigned long paddr = (unsigned long)(
  1632. soc->link_desc_banks[i].base_paddr);
  1633. while (num_entries && (desc = hal_srng_src_get_next(
  1634. soc->hal_soc,
  1635. soc->wbm_idle_link_ring.hal_srng))) {
  1636. hal_set_link_desc_addr(desc,
  1637. LINK_DESC_COOKIE(desc_id, i), paddr);
  1638. num_entries--;
  1639. desc_id++;
  1640. paddr += link_desc_size;
  1641. }
  1642. }
  1643. hal_srng_access_end_unlocked(soc->hal_soc,
  1644. soc->wbm_idle_link_ring.hal_srng);
  1645. } else {
  1646. uint32_t num_scatter_bufs;
  1647. uint32_t num_entries_per_buf;
  1648. uint32_t rem_entries;
  1649. uint8_t *scatter_buf_ptr;
  1650. uint16_t scatter_buf_num;
  1651. uint32_t buf_size = 0;
  1652. soc->wbm_idle_scatter_buf_size =
  1653. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1654. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1655. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1656. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1657. soc->hal_soc, total_mem_size,
  1658. soc->wbm_idle_scatter_buf_size);
  1659. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1660. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1661. FL("scatter bufs size out of bounds"));
  1662. goto fail;
  1663. }
  1664. for (i = 0; i < num_scatter_bufs; i++) {
  1665. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1666. if (!soc->dp_soc_reinit) {
  1667. buf_size = soc->wbm_idle_scatter_buf_size;
  1668. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1669. qdf_mem_alloc_consistent(soc->osdev,
  1670. soc->osdev->
  1671. dev,
  1672. buf_size,
  1673. baseaddr);
  1674. }
  1675. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1676. QDF_TRACE(QDF_MODULE_ID_DP,
  1677. QDF_TRACE_LEVEL_ERROR,
  1678. FL("Scatter lst memory alloc fail"));
  1679. goto fail;
  1680. }
  1681. }
  1682. /* Populate idle list scatter buffers with link descriptor
  1683. * pointers
  1684. */
  1685. scatter_buf_num = 0;
  1686. scatter_buf_ptr = (uint8_t *)(
  1687. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1688. rem_entries = num_entries_per_buf;
  1689. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1690. soc->link_desc_banks[i].base_paddr; i++) {
  1691. uint32_t num_link_descs =
  1692. (soc->link_desc_banks[i].size -
  1693. ((unsigned long)(
  1694. soc->link_desc_banks[i].base_vaddr) -
  1695. (unsigned long)(
  1696. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1697. / link_desc_size;
  1698. unsigned long paddr = (unsigned long)(
  1699. soc->link_desc_banks[i].base_paddr);
  1700. while (num_link_descs) {
  1701. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1702. LINK_DESC_COOKIE(desc_id, i), paddr);
  1703. num_link_descs--;
  1704. desc_id++;
  1705. paddr += link_desc_size;
  1706. rem_entries--;
  1707. if (rem_entries) {
  1708. scatter_buf_ptr += entry_size;
  1709. } else {
  1710. rem_entries = num_entries_per_buf;
  1711. scatter_buf_num++;
  1712. if (scatter_buf_num >= num_scatter_bufs)
  1713. break;
  1714. scatter_buf_ptr = (uint8_t *)(
  1715. soc->wbm_idle_scatter_buf_base_vaddr[
  1716. scatter_buf_num]);
  1717. }
  1718. }
  1719. }
  1720. /* Setup link descriptor idle list in HW */
  1721. hal_setup_link_idle_list(soc->hal_soc,
  1722. soc->wbm_idle_scatter_buf_base_paddr,
  1723. soc->wbm_idle_scatter_buf_base_vaddr,
  1724. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1725. (uint32_t)(scatter_buf_ptr -
  1726. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1727. scatter_buf_num-1])), total_link_descs);
  1728. }
  1729. return 0;
  1730. fail:
  1731. if (soc->wbm_idle_link_ring.hal_srng) {
  1732. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1733. WBM_IDLE_LINK, 0);
  1734. }
  1735. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1736. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1737. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1738. soc->wbm_idle_scatter_buf_size,
  1739. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1740. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1741. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1742. }
  1743. }
  1744. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1745. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1746. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1747. soc->link_desc_banks[i].size,
  1748. soc->link_desc_banks[i].base_vaddr_unaligned,
  1749. soc->link_desc_banks[i].base_paddr_unaligned,
  1750. 0);
  1751. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1752. }
  1753. }
  1754. return QDF_STATUS_E_FAILURE;
  1755. }
  1756. /*
  1757. * Free link descriptor pool that was setup HW
  1758. */
  1759. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1760. {
  1761. int i;
  1762. if (soc->wbm_idle_link_ring.hal_srng) {
  1763. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1764. WBM_IDLE_LINK, 0);
  1765. }
  1766. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1767. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1768. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1769. soc->wbm_idle_scatter_buf_size,
  1770. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1771. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1772. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1773. }
  1774. }
  1775. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1776. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1777. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1778. soc->link_desc_banks[i].size,
  1779. soc->link_desc_banks[i].base_vaddr_unaligned,
  1780. soc->link_desc_banks[i].base_paddr_unaligned,
  1781. 0);
  1782. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1783. }
  1784. }
  1785. }
  1786. #ifdef IPA_OFFLOAD
  1787. #define REO_DST_RING_SIZE_QCA6290 1023
  1788. #ifndef QCA_WIFI_QCA8074_VP
  1789. #define REO_DST_RING_SIZE_QCA8074 1023
  1790. #else
  1791. #define REO_DST_RING_SIZE_QCA8074 8
  1792. #endif /* QCA_WIFI_QCA8074_VP */
  1793. #else
  1794. #define REO_DST_RING_SIZE_QCA6290 1024
  1795. #ifndef QCA_WIFI_QCA8074_VP
  1796. #define REO_DST_RING_SIZE_QCA8074 2048
  1797. #else
  1798. #define REO_DST_RING_SIZE_QCA8074 8
  1799. #endif /* QCA_WIFI_QCA8074_VP */
  1800. #endif /* IPA_OFFLOAD */
  1801. /*
  1802. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1803. * @soc: Datapath SOC handle
  1804. *
  1805. * This is a timer function used to age out stale AST nodes from
  1806. * AST table
  1807. */
  1808. #ifdef FEATURE_WDS
  1809. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1810. {
  1811. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1812. struct dp_pdev *pdev;
  1813. struct dp_vdev *vdev;
  1814. struct dp_peer *peer;
  1815. struct dp_ast_entry *ase, *temp_ase;
  1816. int i;
  1817. bool check_wds_ase = false;
  1818. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1819. soc->wds_ast_aging_timer_cnt = 0;
  1820. check_wds_ase = true;
  1821. }
  1822. /* Peer list access lock */
  1823. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1824. /* AST list access lock */
  1825. qdf_spin_lock_bh(&soc->ast_lock);
  1826. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1827. pdev = soc->pdev_list[i];
  1828. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1829. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1830. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1831. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1832. /*
  1833. * Do not expire static ast entries
  1834. * and HM WDS entries
  1835. */
  1836. if (ase->type !=
  1837. CDP_TXRX_AST_TYPE_WDS &&
  1838. ase->type !=
  1839. CDP_TXRX_AST_TYPE_MEC &&
  1840. ase->type !=
  1841. CDP_TXRX_AST_TYPE_DA)
  1842. continue;
  1843. /* Expire MEC entry every n sec.
  1844. * This needs to be expired in
  1845. * case if STA backbone is made as
  1846. * AP backbone, In this case it needs
  1847. * to be re-added as a WDS entry.
  1848. */
  1849. if (ase->is_active && ase->type ==
  1850. CDP_TXRX_AST_TYPE_MEC) {
  1851. ase->is_active = FALSE;
  1852. continue;
  1853. } else if (ase->is_active &&
  1854. check_wds_ase) {
  1855. ase->is_active = FALSE;
  1856. continue;
  1857. }
  1858. if (ase->type ==
  1859. CDP_TXRX_AST_TYPE_MEC) {
  1860. DP_STATS_INC(soc,
  1861. ast.aged_out, 1);
  1862. dp_peer_del_ast(soc, ase);
  1863. } else if (check_wds_ase) {
  1864. DP_STATS_INC(soc,
  1865. ast.aged_out, 1);
  1866. dp_peer_del_ast(soc, ase);
  1867. }
  1868. }
  1869. }
  1870. }
  1871. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1872. }
  1873. qdf_spin_unlock_bh(&soc->ast_lock);
  1874. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1875. if (qdf_atomic_read(&soc->cmn_init_done))
  1876. qdf_timer_mod(&soc->ast_aging_timer,
  1877. DP_AST_AGING_TIMER_DEFAULT_MS);
  1878. }
  1879. /*
  1880. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1881. * @soc: Datapath SOC handle
  1882. *
  1883. * Return: None
  1884. */
  1885. static void dp_soc_wds_attach(struct dp_soc *soc)
  1886. {
  1887. soc->wds_ast_aging_timer_cnt = 0;
  1888. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  1889. dp_ast_aging_timer_fn, (void *)soc,
  1890. QDF_TIMER_TYPE_WAKE_APPS);
  1891. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  1892. }
  1893. /*
  1894. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1895. * @txrx_soc: DP SOC handle
  1896. *
  1897. * Return: None
  1898. */
  1899. static void dp_soc_wds_detach(struct dp_soc *soc)
  1900. {
  1901. qdf_timer_stop(&soc->ast_aging_timer);
  1902. qdf_timer_free(&soc->ast_aging_timer);
  1903. }
  1904. #else
  1905. static void dp_soc_wds_attach(struct dp_soc *soc)
  1906. {
  1907. }
  1908. static void dp_soc_wds_detach(struct dp_soc *soc)
  1909. {
  1910. }
  1911. #endif
  1912. /*
  1913. * dp_soc_reset_ring_map() - Reset cpu ring map
  1914. * @soc: Datapath soc handler
  1915. *
  1916. * This api resets the default cpu ring map
  1917. */
  1918. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1919. {
  1920. uint8_t i;
  1921. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1922. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1923. switch (nss_config) {
  1924. case dp_nss_cfg_first_radio:
  1925. /*
  1926. * Setting Tx ring map for one nss offloaded radio
  1927. */
  1928. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1929. break;
  1930. case dp_nss_cfg_second_radio:
  1931. /*
  1932. * Setting Tx ring for two nss offloaded radios
  1933. */
  1934. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1935. break;
  1936. case dp_nss_cfg_dbdc:
  1937. /*
  1938. * Setting Tx ring map for 2 nss offloaded radios
  1939. */
  1940. soc->tx_ring_map[i] =
  1941. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  1942. break;
  1943. case dp_nss_cfg_dbtc:
  1944. /*
  1945. * Setting Tx ring map for 3 nss offloaded radios
  1946. */
  1947. soc->tx_ring_map[i] =
  1948. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  1949. break;
  1950. default:
  1951. dp_err("tx_ring_map failed due to invalid nss cfg");
  1952. break;
  1953. }
  1954. }
  1955. }
  1956. /*
  1957. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1958. * @dp_soc - DP soc handle
  1959. * @ring_type - ring type
  1960. * @ring_num - ring_num
  1961. *
  1962. * return 0 or 1
  1963. */
  1964. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1965. {
  1966. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1967. uint8_t status = 0;
  1968. switch (ring_type) {
  1969. case WBM2SW_RELEASE:
  1970. case REO_DST:
  1971. case RXDMA_BUF:
  1972. status = ((nss_config) & (1 << ring_num));
  1973. break;
  1974. default:
  1975. break;
  1976. }
  1977. return status;
  1978. }
  1979. /*
  1980. * dp_soc_reset_intr_mask() - reset interrupt mask
  1981. * @dp_soc - DP Soc handle
  1982. *
  1983. * Return: Return void
  1984. */
  1985. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1986. {
  1987. uint8_t j;
  1988. int *grp_mask = NULL;
  1989. int group_number, mask, num_ring;
  1990. /* number of tx ring */
  1991. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1992. /*
  1993. * group mask for tx completion ring.
  1994. */
  1995. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1996. /* loop and reset the mask for only offloaded ring */
  1997. for (j = 0; j < num_ring; j++) {
  1998. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1999. continue;
  2000. }
  2001. /*
  2002. * Group number corresponding to tx offloaded ring.
  2003. */
  2004. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2005. if (group_number < 0) {
  2006. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2007. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2008. WBM2SW_RELEASE, j);
  2009. return;
  2010. }
  2011. /* reset the tx mask for offloaded ring */
  2012. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2013. mask &= (~(1 << j));
  2014. /*
  2015. * reset the interrupt mask for offloaded ring.
  2016. */
  2017. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2018. }
  2019. /* number of rx rings */
  2020. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2021. /*
  2022. * group mask for reo destination ring.
  2023. */
  2024. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2025. /* loop and reset the mask for only offloaded ring */
  2026. for (j = 0; j < num_ring; j++) {
  2027. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2028. continue;
  2029. }
  2030. /*
  2031. * Group number corresponding to rx offloaded ring.
  2032. */
  2033. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2034. if (group_number < 0) {
  2035. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2036. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2037. REO_DST, j);
  2038. return;
  2039. }
  2040. /* set the interrupt mask for offloaded ring */
  2041. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2042. mask &= (~(1 << j));
  2043. /*
  2044. * set the interrupt mask to zero for rx offloaded radio.
  2045. */
  2046. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2047. }
  2048. /*
  2049. * group mask for Rx buffer refill ring
  2050. */
  2051. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2052. /* loop and reset the mask for only offloaded ring */
  2053. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2054. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2055. continue;
  2056. }
  2057. /*
  2058. * Group number corresponding to rx offloaded ring.
  2059. */
  2060. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2061. if (group_number < 0) {
  2062. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2063. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2064. REO_DST, j);
  2065. return;
  2066. }
  2067. /* set the interrupt mask for offloaded ring */
  2068. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2069. group_number);
  2070. mask &= (~(1 << j));
  2071. /*
  2072. * set the interrupt mask to zero for rx offloaded radio.
  2073. */
  2074. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2075. group_number, mask);
  2076. }
  2077. }
  2078. #ifdef IPA_OFFLOAD
  2079. /**
  2080. * dp_reo_remap_config() - configure reo remap register value based
  2081. * nss configuration.
  2082. * based on offload_radio value below remap configuration
  2083. * get applied.
  2084. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2085. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2086. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2087. * 3 - both Radios handled by NSS (remap not required)
  2088. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2089. *
  2090. * @remap1: output parameter indicates reo remap 1 register value
  2091. * @remap2: output parameter indicates reo remap 2 register value
  2092. * Return: bool type, true if remap is configured else false.
  2093. */
  2094. static bool dp_reo_remap_config(struct dp_soc *soc,
  2095. uint32_t *remap1,
  2096. uint32_t *remap2)
  2097. {
  2098. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2099. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2100. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2101. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2102. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2103. return true;
  2104. }
  2105. #else
  2106. static bool dp_reo_remap_config(struct dp_soc *soc,
  2107. uint32_t *remap1,
  2108. uint32_t *remap2)
  2109. {
  2110. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2111. switch (offload_radio) {
  2112. case dp_nss_cfg_default:
  2113. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2114. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2115. (0x3 << 18) | (0x4 << 21)) << 8;
  2116. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2117. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2118. (0x3 << 18) | (0x4 << 21)) << 8;
  2119. break;
  2120. case dp_nss_cfg_first_radio:
  2121. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2122. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2123. (0x2 << 18) | (0x3 << 21)) << 8;
  2124. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2125. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2126. (0x4 << 18) | (0x2 << 21)) << 8;
  2127. break;
  2128. case dp_nss_cfg_second_radio:
  2129. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2130. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2131. (0x1 << 18) | (0x3 << 21)) << 8;
  2132. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2133. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2134. (0x4 << 18) | (0x1 << 21)) << 8;
  2135. break;
  2136. case dp_nss_cfg_dbdc:
  2137. case dp_nss_cfg_dbtc:
  2138. /* return false if both or all are offloaded to NSS */
  2139. return false;
  2140. }
  2141. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2142. *remap1, *remap2, offload_radio);
  2143. return true;
  2144. }
  2145. #endif
  2146. /*
  2147. * dp_reo_frag_dst_set() - configure reo register to set the
  2148. * fragment destination ring
  2149. * @soc : Datapath soc
  2150. * @frag_dst_ring : output parameter to set fragment destination ring
  2151. *
  2152. * Based on offload_radio below fragment destination rings is selected
  2153. * 0 - TCL
  2154. * 1 - SW1
  2155. * 2 - SW2
  2156. * 3 - SW3
  2157. * 4 - SW4
  2158. * 5 - Release
  2159. * 6 - FW
  2160. * 7 - alternate select
  2161. *
  2162. * return: void
  2163. */
  2164. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2165. {
  2166. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2167. switch (offload_radio) {
  2168. case dp_nss_cfg_default:
  2169. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2170. break;
  2171. case dp_nss_cfg_dbdc:
  2172. case dp_nss_cfg_dbtc:
  2173. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2174. break;
  2175. default:
  2176. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2177. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2178. break;
  2179. }
  2180. }
  2181. /*
  2182. * dp_soc_cmn_setup() - Common SoC level initializion
  2183. * @soc: Datapath SOC handle
  2184. *
  2185. * This is an internal function used to setup common SOC data structures,
  2186. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2187. */
  2188. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2189. {
  2190. int i;
  2191. struct hal_reo_params reo_params;
  2192. int tx_ring_size;
  2193. int tx_comp_ring_size;
  2194. int reo_dst_ring_size;
  2195. uint32_t entries;
  2196. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2197. if (qdf_atomic_read(&soc->cmn_init_done))
  2198. return 0;
  2199. if (dp_hw_link_desc_pool_setup(soc))
  2200. goto fail1;
  2201. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2202. /* Setup SRNG rings */
  2203. /* Common rings */
  2204. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2205. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2206. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2207. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2208. goto fail1;
  2209. }
  2210. soc->num_tcl_data_rings = 0;
  2211. /* Tx data rings */
  2212. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2213. soc->num_tcl_data_rings =
  2214. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2215. tx_comp_ring_size =
  2216. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2217. tx_ring_size =
  2218. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2219. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2220. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2221. TCL_DATA, i, 0, tx_ring_size)) {
  2222. QDF_TRACE(QDF_MODULE_ID_DP,
  2223. QDF_TRACE_LEVEL_ERROR,
  2224. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2225. goto fail1;
  2226. }
  2227. /*
  2228. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2229. * count
  2230. */
  2231. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2232. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2233. QDF_TRACE(QDF_MODULE_ID_DP,
  2234. QDF_TRACE_LEVEL_ERROR,
  2235. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2236. goto fail1;
  2237. }
  2238. }
  2239. } else {
  2240. /* This will be incremented during per pdev ring setup */
  2241. soc->num_tcl_data_rings = 0;
  2242. }
  2243. if (dp_tx_soc_attach(soc)) {
  2244. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2245. FL("dp_tx_soc_attach failed"));
  2246. goto fail1;
  2247. }
  2248. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2249. /* TCL command and status rings */
  2250. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2251. entries)) {
  2252. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2253. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2254. goto fail1;
  2255. }
  2256. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2257. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2258. entries)) {
  2259. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2260. FL("dp_srng_setup failed for tcl_status_ring"));
  2261. goto fail1;
  2262. }
  2263. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2264. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2265. * descriptors
  2266. */
  2267. /* Rx data rings */
  2268. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2269. soc->num_reo_dest_rings =
  2270. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2271. QDF_TRACE(QDF_MODULE_ID_DP,
  2272. QDF_TRACE_LEVEL_INFO,
  2273. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2274. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2275. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2276. i, 0, reo_dst_ring_size)) {
  2277. QDF_TRACE(QDF_MODULE_ID_DP,
  2278. QDF_TRACE_LEVEL_ERROR,
  2279. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2280. goto fail1;
  2281. }
  2282. }
  2283. } else {
  2284. /* This will be incremented during per pdev ring setup */
  2285. soc->num_reo_dest_rings = 0;
  2286. }
  2287. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2288. /* LMAC RxDMA to SW Rings configuration */
  2289. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2290. /* Only valid for MCL */
  2291. struct dp_pdev *pdev = soc->pdev_list[0];
  2292. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2293. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2294. RXDMA_DST, 0, i,
  2295. entries)) {
  2296. QDF_TRACE(QDF_MODULE_ID_DP,
  2297. QDF_TRACE_LEVEL_ERROR,
  2298. FL(RNG_ERR "rxdma_err_dst_ring"));
  2299. goto fail1;
  2300. }
  2301. }
  2302. }
  2303. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2304. /* REO reinjection ring */
  2305. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2306. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2307. entries)) {
  2308. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2309. FL("dp_srng_setup failed for reo_reinject_ring"));
  2310. goto fail1;
  2311. }
  2312. /* Rx release ring */
  2313. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2314. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2315. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2316. FL("dp_srng_setup failed for rx_rel_ring"));
  2317. goto fail1;
  2318. }
  2319. /* Rx exception ring */
  2320. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2321. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2322. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2323. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2324. FL("dp_srng_setup failed for reo_exception_ring"));
  2325. goto fail1;
  2326. }
  2327. /* REO command and status rings */
  2328. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2329. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2330. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2331. FL("dp_srng_setup failed for reo_cmd_ring"));
  2332. goto fail1;
  2333. }
  2334. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2335. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2336. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2337. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2338. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2339. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2340. FL("dp_srng_setup failed for reo_status_ring"));
  2341. goto fail1;
  2342. }
  2343. /* Reset the cpu ring map if radio is NSS offloaded */
  2344. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2345. dp_soc_reset_cpu_ring_map(soc);
  2346. dp_soc_reset_intr_mask(soc);
  2347. }
  2348. /* Setup HW REO */
  2349. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2350. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2351. /*
  2352. * Reo ring remap is not required if both radios
  2353. * are offloaded to NSS
  2354. */
  2355. if (!dp_reo_remap_config(soc,
  2356. &reo_params.remap1,
  2357. &reo_params.remap2))
  2358. goto out;
  2359. reo_params.rx_hash_enabled = true;
  2360. }
  2361. /* setup the global rx defrag waitlist */
  2362. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2363. soc->rx.defrag.timeout_ms =
  2364. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2365. soc->rx.flags.defrag_timeout_check =
  2366. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2367. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2368. out:
  2369. /*
  2370. * set the fragment destination ring
  2371. */
  2372. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2373. hal_reo_setup(soc->hal_soc, &reo_params);
  2374. qdf_atomic_set(&soc->cmn_init_done, 1);
  2375. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2376. return 0;
  2377. fail1:
  2378. /*
  2379. * Cleanup will be done as part of soc_detach, which will
  2380. * be called on pdev attach failure
  2381. */
  2382. return QDF_STATUS_E_FAILURE;
  2383. }
  2384. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2385. static void dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2386. {
  2387. struct cdp_lro_hash_config lro_hash;
  2388. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2389. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2390. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2391. FL("LRO disabled RX hash disabled"));
  2392. return;
  2393. }
  2394. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2395. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2396. lro_hash.lro_enable = 1;
  2397. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2398. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2399. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2400. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2401. }
  2402. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2403. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2404. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2405. LRO_IPV4_SEED_ARR_SZ));
  2406. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2407. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2408. LRO_IPV6_SEED_ARR_SZ));
  2409. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2410. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2411. lro_hash.lro_enable, lro_hash.tcp_flag,
  2412. lro_hash.tcp_flag_mask);
  2413. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2414. QDF_TRACE_LEVEL_ERROR,
  2415. (void *)lro_hash.toeplitz_hash_ipv4,
  2416. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2417. LRO_IPV4_SEED_ARR_SZ));
  2418. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2419. QDF_TRACE_LEVEL_ERROR,
  2420. (void *)lro_hash.toeplitz_hash_ipv6,
  2421. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2422. LRO_IPV6_SEED_ARR_SZ));
  2423. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2424. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2425. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2426. (pdev->ctrl_pdev, &lro_hash);
  2427. }
  2428. /*
  2429. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2430. * @soc: data path SoC handle
  2431. * @pdev: Physical device handle
  2432. *
  2433. * Return: 0 - success, > 0 - failure
  2434. */
  2435. #ifdef QCA_HOST2FW_RXBUF_RING
  2436. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2437. struct dp_pdev *pdev)
  2438. {
  2439. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2440. int max_mac_rings;
  2441. int i;
  2442. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2443. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2444. for (i = 0; i < max_mac_rings; i++) {
  2445. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2446. "%s: pdev_id %d mac_id %d",
  2447. __func__, pdev->pdev_id, i);
  2448. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2449. RXDMA_BUF, 1, i,
  2450. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2451. QDF_TRACE(QDF_MODULE_ID_DP,
  2452. QDF_TRACE_LEVEL_ERROR,
  2453. FL("failed rx mac ring setup"));
  2454. return QDF_STATUS_E_FAILURE;
  2455. }
  2456. }
  2457. return QDF_STATUS_SUCCESS;
  2458. }
  2459. #else
  2460. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2461. struct dp_pdev *pdev)
  2462. {
  2463. return QDF_STATUS_SUCCESS;
  2464. }
  2465. #endif
  2466. /**
  2467. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2468. * @pdev - DP_PDEV handle
  2469. *
  2470. * Return: void
  2471. */
  2472. static inline void
  2473. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2474. {
  2475. uint8_t map_id;
  2476. struct dp_soc *soc = pdev->soc;
  2477. if (!soc)
  2478. return;
  2479. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2480. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2481. default_dscp_tid_map,
  2482. sizeof(default_dscp_tid_map));
  2483. }
  2484. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2485. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2486. default_dscp_tid_map,
  2487. map_id);
  2488. }
  2489. }
  2490. #ifdef IPA_OFFLOAD
  2491. /**
  2492. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2493. * @soc: data path instance
  2494. * @pdev: core txrx pdev context
  2495. *
  2496. * Return: QDF_STATUS_SUCCESS: success
  2497. * QDF_STATUS_E_RESOURCES: Error return
  2498. */
  2499. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2500. struct dp_pdev *pdev)
  2501. {
  2502. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2503. int entries;
  2504. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2505. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2506. /* Setup second Rx refill buffer ring */
  2507. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2508. IPA_RX_REFILL_BUF_RING_IDX,
  2509. pdev->pdev_id,
  2510. entries)) {
  2511. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2512. FL("dp_srng_setup failed second rx refill ring"));
  2513. return QDF_STATUS_E_FAILURE;
  2514. }
  2515. return QDF_STATUS_SUCCESS;
  2516. }
  2517. /**
  2518. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2519. * @soc: data path instance
  2520. * @pdev: core txrx pdev context
  2521. *
  2522. * Return: void
  2523. */
  2524. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2525. struct dp_pdev *pdev)
  2526. {
  2527. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2528. IPA_RX_REFILL_BUF_RING_IDX);
  2529. }
  2530. #else
  2531. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2532. struct dp_pdev *pdev)
  2533. {
  2534. return QDF_STATUS_SUCCESS;
  2535. }
  2536. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2537. struct dp_pdev *pdev)
  2538. {
  2539. }
  2540. #endif
  2541. #if !defined(DISABLE_MON_CONFIG)
  2542. /**
  2543. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2544. * @soc: soc handle
  2545. * @pdev: physical device handle
  2546. *
  2547. * Return: nonzero on failure and zero on success
  2548. */
  2549. static
  2550. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2551. {
  2552. int mac_id = 0;
  2553. int pdev_id = pdev->pdev_id;
  2554. int entries;
  2555. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2556. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2557. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2558. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2559. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2560. entries =
  2561. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2562. if (dp_srng_setup(soc,
  2563. &pdev->rxdma_mon_buf_ring[mac_id],
  2564. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2565. entries)) {
  2566. QDF_TRACE(QDF_MODULE_ID_DP,
  2567. QDF_TRACE_LEVEL_ERROR,
  2568. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2569. return QDF_STATUS_E_NOMEM;
  2570. }
  2571. entries =
  2572. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2573. if (dp_srng_setup(soc,
  2574. &pdev->rxdma_mon_dst_ring[mac_id],
  2575. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2576. entries)) {
  2577. QDF_TRACE(QDF_MODULE_ID_DP,
  2578. QDF_TRACE_LEVEL_ERROR,
  2579. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2580. return QDF_STATUS_E_NOMEM;
  2581. }
  2582. entries =
  2583. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2584. if (dp_srng_setup(soc,
  2585. &pdev->rxdma_mon_status_ring[mac_id],
  2586. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2587. entries)) {
  2588. QDF_TRACE(QDF_MODULE_ID_DP,
  2589. QDF_TRACE_LEVEL_ERROR,
  2590. FL(RNG_ERR "rxdma_mon_status_ring"));
  2591. return QDF_STATUS_E_NOMEM;
  2592. }
  2593. entries =
  2594. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2595. if (dp_srng_setup(soc,
  2596. &pdev->rxdma_mon_desc_ring[mac_id],
  2597. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2598. entries)) {
  2599. QDF_TRACE(QDF_MODULE_ID_DP,
  2600. QDF_TRACE_LEVEL_ERROR,
  2601. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2602. return QDF_STATUS_E_NOMEM;
  2603. }
  2604. } else {
  2605. entries =
  2606. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2607. if (dp_srng_setup(soc,
  2608. &pdev->rxdma_mon_status_ring[mac_id],
  2609. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2610. entries)) {
  2611. QDF_TRACE(QDF_MODULE_ID_DP,
  2612. QDF_TRACE_LEVEL_ERROR,
  2613. FL(RNG_ERR "rxdma_mon_status_ring"));
  2614. return QDF_STATUS_E_NOMEM;
  2615. }
  2616. }
  2617. }
  2618. return QDF_STATUS_SUCCESS;
  2619. }
  2620. #else
  2621. static
  2622. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2623. {
  2624. return QDF_STATUS_SUCCESS;
  2625. }
  2626. #endif
  2627. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2628. * @pdev_hdl: pdev handle
  2629. */
  2630. #ifdef ATH_SUPPORT_EXT_STAT
  2631. void dp_iterate_update_peer_list(void *pdev_hdl)
  2632. {
  2633. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2634. struct dp_vdev *vdev = NULL;
  2635. struct dp_peer *peer = NULL;
  2636. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2637. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2638. dp_cal_client_update_peer_stats(&peer->stats);
  2639. }
  2640. }
  2641. }
  2642. #else
  2643. void dp_iterate_update_peer_list(void *pdev_hdl)
  2644. {
  2645. }
  2646. #endif
  2647. /*
  2648. * dp_pdev_attach_wifi3() - attach txrx pdev
  2649. * @ctrl_pdev: Opaque PDEV object
  2650. * @txrx_soc: Datapath SOC handle
  2651. * @htc_handle: HTC handle for host-target interface
  2652. * @qdf_osdev: QDF OS device
  2653. * @pdev_id: PDEV ID
  2654. *
  2655. * Return: DP PDEV handle on success, NULL on failure
  2656. */
  2657. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2658. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2659. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2660. {
  2661. int tx_ring_size;
  2662. int tx_comp_ring_size;
  2663. int reo_dst_ring_size;
  2664. int entries;
  2665. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2666. int nss_cfg;
  2667. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2668. struct dp_pdev *pdev = NULL;
  2669. if (soc->dp_soc_reinit)
  2670. pdev = soc->pdev_list[pdev_id];
  2671. else
  2672. pdev = qdf_mem_malloc(sizeof(*pdev));
  2673. if (!pdev) {
  2674. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2675. FL("DP PDEV memory allocation failed"));
  2676. goto fail0;
  2677. }
  2678. /*
  2679. * Variable to prevent double pdev deinitialization during
  2680. * radio detach execution .i.e. in the absence of any vdev.
  2681. */
  2682. pdev->pdev_deinit = 0;
  2683. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2684. if (!pdev->invalid_peer) {
  2685. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2686. FL("Invalid peer memory allocation failed"));
  2687. qdf_mem_free(pdev);
  2688. goto fail0;
  2689. }
  2690. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2691. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2692. if (!pdev->wlan_cfg_ctx) {
  2693. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2694. FL("pdev cfg_attach failed"));
  2695. qdf_mem_free(pdev->invalid_peer);
  2696. qdf_mem_free(pdev);
  2697. goto fail0;
  2698. }
  2699. /*
  2700. * set nss pdev config based on soc config
  2701. */
  2702. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2703. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2704. (nss_cfg & (1 << pdev_id)));
  2705. pdev->soc = soc;
  2706. pdev->ctrl_pdev = ctrl_pdev;
  2707. pdev->pdev_id = pdev_id;
  2708. soc->pdev_list[pdev_id] = pdev;
  2709. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2710. soc->pdev_count++;
  2711. TAILQ_INIT(&pdev->vdev_list);
  2712. qdf_spinlock_create(&pdev->vdev_list_lock);
  2713. pdev->vdev_count = 0;
  2714. qdf_spinlock_create(&pdev->tx_mutex);
  2715. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2716. TAILQ_INIT(&pdev->neighbour_peers_list);
  2717. pdev->neighbour_peers_added = false;
  2718. if (dp_soc_cmn_setup(soc)) {
  2719. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2720. FL("dp_soc_cmn_setup failed"));
  2721. goto fail1;
  2722. }
  2723. /* Setup per PDEV TCL rings if configured */
  2724. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2725. tx_ring_size =
  2726. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2727. tx_comp_ring_size =
  2728. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2729. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2730. pdev_id, pdev_id, tx_ring_size)) {
  2731. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2732. FL("dp_srng_setup failed for tcl_data_ring"));
  2733. goto fail1;
  2734. }
  2735. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2736. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2737. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2738. FL("dp_srng_setup failed for tx_comp_ring"));
  2739. goto fail1;
  2740. }
  2741. soc->num_tcl_data_rings++;
  2742. }
  2743. /* Tx specific init */
  2744. if (dp_tx_pdev_attach(pdev)) {
  2745. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2746. FL("dp_tx_pdev_attach failed"));
  2747. goto fail1;
  2748. }
  2749. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2750. /* Setup per PDEV REO rings if configured */
  2751. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2752. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2753. pdev_id, pdev_id, reo_dst_ring_size)) {
  2754. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2755. FL("dp_srng_setup failed for reo_dest_ringn"));
  2756. goto fail1;
  2757. }
  2758. soc->num_reo_dest_rings++;
  2759. }
  2760. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2761. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2762. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2763. FL("dp_srng_setup failed rx refill ring"));
  2764. goto fail1;
  2765. }
  2766. if (dp_rxdma_ring_setup(soc, pdev)) {
  2767. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2768. FL("RXDMA ring config failed"));
  2769. goto fail1;
  2770. }
  2771. if (dp_mon_rings_setup(soc, pdev)) {
  2772. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2773. FL("MONITOR rings setup failed"));
  2774. goto fail1;
  2775. }
  2776. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2777. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2778. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2779. 0, pdev_id,
  2780. entries)) {
  2781. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2782. FL(RNG_ERR "rxdma_err_dst_ring"));
  2783. goto fail1;
  2784. }
  2785. }
  2786. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2787. goto fail1;
  2788. if (dp_ipa_ring_resource_setup(soc, pdev))
  2789. goto fail1;
  2790. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2791. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2792. FL("dp_ipa_uc_attach failed"));
  2793. goto fail1;
  2794. }
  2795. /* Rx specific init */
  2796. if (dp_rx_pdev_attach(pdev)) {
  2797. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2798. FL("dp_rx_pdev_attach failed"));
  2799. goto fail1;
  2800. }
  2801. DP_STATS_INIT(pdev);
  2802. /* Monitor filter init */
  2803. pdev->mon_filter_mode = MON_FILTER_ALL;
  2804. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2805. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2806. pdev->fp_data_filter = FILTER_DATA_ALL;
  2807. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2808. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2809. pdev->mo_data_filter = FILTER_DATA_ALL;
  2810. dp_local_peer_id_pool_init(pdev);
  2811. dp_dscp_tid_map_setup(pdev);
  2812. /* Rx monitor mode specific init */
  2813. if (dp_rx_pdev_mon_attach(pdev)) {
  2814. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2815. "dp_rx_pdev_mon_attach failed");
  2816. goto fail1;
  2817. }
  2818. if (dp_wdi_event_attach(pdev)) {
  2819. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2820. "dp_wdi_evet_attach failed");
  2821. goto fail1;
  2822. }
  2823. /* set the reo destination during initialization */
  2824. pdev->reo_dest = pdev->pdev_id + 1;
  2825. /*
  2826. * initialize ppdu tlv list
  2827. */
  2828. TAILQ_INIT(&pdev->ppdu_info_list);
  2829. pdev->tlv_count = 0;
  2830. pdev->list_depth = 0;
  2831. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2832. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2833. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2834. TRUE);
  2835. /* initlialize cal client timer */
  2836. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2837. &dp_iterate_update_peer_list);
  2838. return (struct cdp_pdev *)pdev;
  2839. fail1:
  2840. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  2841. fail0:
  2842. return NULL;
  2843. }
  2844. /*
  2845. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2846. * @soc: data path SoC handle
  2847. * @pdev: Physical device handle
  2848. *
  2849. * Return: void
  2850. */
  2851. #ifdef QCA_HOST2FW_RXBUF_RING
  2852. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2853. struct dp_pdev *pdev)
  2854. {
  2855. int max_mac_rings =
  2856. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2857. int i;
  2858. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2859. max_mac_rings : MAX_RX_MAC_RINGS;
  2860. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2861. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2862. RXDMA_BUF, 1);
  2863. qdf_timer_free(&soc->mon_reap_timer);
  2864. }
  2865. #else
  2866. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2867. struct dp_pdev *pdev)
  2868. {
  2869. }
  2870. #endif
  2871. /*
  2872. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2873. * @pdev: device object
  2874. *
  2875. * Return: void
  2876. */
  2877. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2878. {
  2879. struct dp_neighbour_peer *peer = NULL;
  2880. struct dp_neighbour_peer *temp_peer = NULL;
  2881. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2882. neighbour_peer_list_elem, temp_peer) {
  2883. /* delete this peer from the list */
  2884. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2885. peer, neighbour_peer_list_elem);
  2886. qdf_mem_free(peer);
  2887. }
  2888. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2889. }
  2890. /**
  2891. * dp_htt_ppdu_stats_detach() - detach stats resources
  2892. * @pdev: Datapath PDEV handle
  2893. *
  2894. * Return: void
  2895. */
  2896. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2897. {
  2898. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2899. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2900. ppdu_info_list_elem, ppdu_info_next) {
  2901. if (!ppdu_info)
  2902. break;
  2903. qdf_assert_always(ppdu_info->nbuf);
  2904. qdf_nbuf_free(ppdu_info->nbuf);
  2905. qdf_mem_free(ppdu_info);
  2906. }
  2907. }
  2908. #if !defined(DISABLE_MON_CONFIG)
  2909. static
  2910. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  2911. int mac_id)
  2912. {
  2913. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2914. dp_srng_cleanup(soc,
  2915. &pdev->rxdma_mon_buf_ring[mac_id],
  2916. RXDMA_MONITOR_BUF, 0);
  2917. dp_srng_cleanup(soc,
  2918. &pdev->rxdma_mon_dst_ring[mac_id],
  2919. RXDMA_MONITOR_DST, 0);
  2920. dp_srng_cleanup(soc,
  2921. &pdev->rxdma_mon_status_ring[mac_id],
  2922. RXDMA_MONITOR_STATUS, 0);
  2923. dp_srng_cleanup(soc,
  2924. &pdev->rxdma_mon_desc_ring[mac_id],
  2925. RXDMA_MONITOR_DESC, 0);
  2926. dp_srng_cleanup(soc,
  2927. &pdev->rxdma_err_dst_ring[mac_id],
  2928. RXDMA_DST, 0);
  2929. } else {
  2930. dp_srng_cleanup(soc,
  2931. &pdev->rxdma_mon_status_ring[mac_id],
  2932. RXDMA_MONITOR_STATUS, 0);
  2933. dp_srng_cleanup(soc,
  2934. &pdev->rxdma_err_dst_ring[mac_id],
  2935. RXDMA_DST, 0);
  2936. }
  2937. }
  2938. #else
  2939. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  2940. int mac_id)
  2941. {
  2942. }
  2943. #endif
  2944. /**
  2945. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  2946. *
  2947. * @soc: soc handle
  2948. * @pdev: datapath physical dev handle
  2949. * @mac_id: mac number
  2950. *
  2951. * Return: None
  2952. */
  2953. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2954. int mac_id)
  2955. {
  2956. }
  2957. /**
  2958. * dp_pdev_mem_reset() - Reset txrx pdev memory
  2959. * @pdev: dp pdev handle
  2960. *
  2961. * Return: None
  2962. */
  2963. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  2964. {
  2965. uint16_t len = 0;
  2966. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  2967. len = sizeof(struct dp_pdev) -
  2968. offsetof(struct dp_pdev, pdev_deinit) -
  2969. sizeof(pdev->pdev_deinit);
  2970. dp_pdev_offset = dp_pdev_offset +
  2971. offsetof(struct dp_pdev, pdev_deinit) +
  2972. sizeof(pdev->pdev_deinit);
  2973. qdf_mem_zero(dp_pdev_offset, len);
  2974. }
  2975. /**
  2976. * dp_pdev_deinit() - Deinit txrx pdev
  2977. * @txrx_pdev: Datapath PDEV handle
  2978. * @force: Force deinit
  2979. *
  2980. * Return: None
  2981. */
  2982. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  2983. {
  2984. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2985. struct dp_soc *soc = pdev->soc;
  2986. qdf_nbuf_t curr_nbuf, next_nbuf;
  2987. int mac_id;
  2988. /*
  2989. * Prevent double pdev deinitialization during radio detach
  2990. * execution .i.e. in the absence of any vdev
  2991. */
  2992. if (pdev->pdev_deinit)
  2993. return;
  2994. pdev->pdev_deinit = 1;
  2995. dp_wdi_event_detach(pdev);
  2996. dp_tx_pdev_detach(pdev);
  2997. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2998. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2999. TCL_DATA, pdev->pdev_id);
  3000. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3001. WBM2SW_RELEASE, pdev->pdev_id);
  3002. }
  3003. dp_pktlogmod_exit(pdev);
  3004. dp_rx_pdev_detach(pdev);
  3005. dp_rx_pdev_mon_detach(pdev);
  3006. dp_neighbour_peers_detach(pdev);
  3007. qdf_spinlock_destroy(&pdev->tx_mutex);
  3008. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3009. dp_ipa_uc_detach(soc, pdev);
  3010. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3011. /* Cleanup per PDEV REO rings if configured */
  3012. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3013. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3014. REO_DST, pdev->pdev_id);
  3015. }
  3016. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3017. dp_rxdma_ring_cleanup(soc, pdev);
  3018. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3019. dp_mon_ring_deinit(soc, pdev, mac_id);
  3020. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3021. RXDMA_DST, 0);
  3022. }
  3023. curr_nbuf = pdev->invalid_peer_head_msdu;
  3024. while (curr_nbuf) {
  3025. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3026. qdf_nbuf_free(curr_nbuf);
  3027. curr_nbuf = next_nbuf;
  3028. }
  3029. pdev->invalid_peer_head_msdu = NULL;
  3030. pdev->invalid_peer_tail_msdu = NULL;
  3031. dp_htt_ppdu_stats_detach(pdev);
  3032. qdf_nbuf_free(pdev->sojourn_buf);
  3033. dp_cal_client_detach(&pdev->cal_client_ctx);
  3034. soc->pdev_count--;
  3035. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3036. qdf_mem_free(pdev->invalid_peer);
  3037. qdf_mem_free(pdev->dp_txrx_handle);
  3038. dp_pdev_mem_reset(pdev);
  3039. }
  3040. /**
  3041. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3042. * @txrx_pdev: Datapath PDEV handle
  3043. * @force: Force deinit
  3044. *
  3045. * Return: None
  3046. */
  3047. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3048. {
  3049. dp_pdev_deinit(txrx_pdev, force);
  3050. }
  3051. /*
  3052. * dp_pdev_detach() - Complete rest of pdev detach
  3053. * @txrx_pdev: Datapath PDEV handle
  3054. * @force: Force deinit
  3055. *
  3056. * Return: None
  3057. */
  3058. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3059. {
  3060. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3061. struct dp_soc *soc = pdev->soc;
  3062. int mac_id;
  3063. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3064. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3065. TCL_DATA, pdev->pdev_id);
  3066. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3067. WBM2SW_RELEASE, pdev->pdev_id);
  3068. }
  3069. dp_mon_link_free(pdev);
  3070. /* Cleanup per PDEV REO rings if configured */
  3071. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3072. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3073. REO_DST, pdev->pdev_id);
  3074. }
  3075. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3076. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3077. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3078. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3079. RXDMA_DST, 0);
  3080. }
  3081. soc->pdev_list[pdev->pdev_id] = NULL;
  3082. qdf_mem_free(pdev);
  3083. }
  3084. /*
  3085. * dp_pdev_detach_wifi3() - detach txrx pdev
  3086. * @txrx_pdev: Datapath PDEV handle
  3087. * @force: Force detach
  3088. *
  3089. * Return: None
  3090. */
  3091. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3092. {
  3093. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3094. struct dp_soc *soc = pdev->soc;
  3095. if (soc->dp_soc_reinit) {
  3096. dp_pdev_detach(txrx_pdev, force);
  3097. } else {
  3098. dp_pdev_deinit(txrx_pdev, force);
  3099. dp_pdev_detach(txrx_pdev, force);
  3100. }
  3101. }
  3102. /*
  3103. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3104. * @soc: DP SOC handle
  3105. */
  3106. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3107. {
  3108. struct reo_desc_list_node *desc;
  3109. struct dp_rx_tid *rx_tid;
  3110. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3111. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3112. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3113. rx_tid = &desc->rx_tid;
  3114. qdf_mem_unmap_nbytes_single(soc->osdev,
  3115. rx_tid->hw_qdesc_paddr,
  3116. QDF_DMA_BIDIRECTIONAL,
  3117. rx_tid->hw_qdesc_alloc_size);
  3118. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3119. qdf_mem_free(desc);
  3120. }
  3121. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3122. qdf_list_destroy(&soc->reo_desc_freelist);
  3123. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3124. }
  3125. /**
  3126. * dp_soc_mem_reset() - Reset Dp Soc memory
  3127. * @soc: DP handle
  3128. *
  3129. * Return: None
  3130. */
  3131. static void dp_soc_mem_reset(struct dp_soc *soc)
  3132. {
  3133. uint16_t len = 0;
  3134. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3135. len = sizeof(struct dp_soc) -
  3136. offsetof(struct dp_soc, dp_soc_reinit) -
  3137. sizeof(soc->dp_soc_reinit);
  3138. dp_soc_offset = dp_soc_offset +
  3139. offsetof(struct dp_soc, dp_soc_reinit) +
  3140. sizeof(soc->dp_soc_reinit);
  3141. qdf_mem_zero(dp_soc_offset, len);
  3142. }
  3143. /**
  3144. * dp_soc_deinit() - Deinitialize txrx SOC
  3145. * @txrx_soc: Opaque DP SOC handle
  3146. *
  3147. * Return: None
  3148. */
  3149. static void dp_soc_deinit(void *txrx_soc)
  3150. {
  3151. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3152. int i;
  3153. qdf_atomic_set(&soc->cmn_init_done, 0);
  3154. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3155. if (soc->pdev_list[i])
  3156. dp_pdev_deinit((struct cdp_pdev *)
  3157. soc->pdev_list[i], 1);
  3158. }
  3159. qdf_flush_work(&soc->htt_stats.work);
  3160. qdf_disable_work(&soc->htt_stats.work);
  3161. /* Free pending htt stats messages */
  3162. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3163. dp_reo_cmdlist_destroy(soc);
  3164. dp_peer_find_detach(soc);
  3165. /* Free the ring memories */
  3166. /* Common rings */
  3167. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3168. /* Tx data rings */
  3169. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3170. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3171. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3172. TCL_DATA, i);
  3173. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3174. WBM2SW_RELEASE, i);
  3175. }
  3176. }
  3177. /* TCL command and status rings */
  3178. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3179. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3180. /* Rx data rings */
  3181. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3182. soc->num_reo_dest_rings =
  3183. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3184. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3185. /* TODO: Get number of rings and ring sizes
  3186. * from wlan_cfg
  3187. */
  3188. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3189. REO_DST, i);
  3190. }
  3191. }
  3192. /* REO reinjection ring */
  3193. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3194. /* Rx release ring */
  3195. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3196. /* Rx exception ring */
  3197. /* TODO: Better to store ring_type and ring_num in
  3198. * dp_srng during setup
  3199. */
  3200. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3201. /* REO command and status rings */
  3202. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3203. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3204. dp_soc_wds_detach(soc);
  3205. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3206. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3207. htt_soc_htc_dealloc(soc->htt_handle);
  3208. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3209. dp_reo_cmdlist_destroy(soc);
  3210. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3211. dp_reo_desc_freelist_destroy(soc);
  3212. qdf_spinlock_destroy(&soc->ast_lock);
  3213. dp_soc_mem_reset(soc);
  3214. }
  3215. /**
  3216. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3217. * @txrx_soc: Opaque DP SOC handle
  3218. *
  3219. * Return: None
  3220. */
  3221. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3222. {
  3223. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3224. soc->dp_soc_reinit = 1;
  3225. dp_soc_deinit(txrx_soc);
  3226. }
  3227. /*
  3228. * dp_soc_detach() - Detach rest of txrx SOC
  3229. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3230. *
  3231. * Return: None
  3232. */
  3233. static void dp_soc_detach(void *txrx_soc)
  3234. {
  3235. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3236. int i;
  3237. qdf_atomic_set(&soc->cmn_init_done, 0);
  3238. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3239. * SW descriptors
  3240. */
  3241. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3242. if (soc->pdev_list[i])
  3243. dp_pdev_detach((struct cdp_pdev *)
  3244. soc->pdev_list[i], 1);
  3245. }
  3246. /* Free the ring memories */
  3247. /* Common rings */
  3248. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3249. dp_tx_soc_detach(soc);
  3250. /* Tx data rings */
  3251. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3252. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3253. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3254. TCL_DATA, i);
  3255. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3256. WBM2SW_RELEASE, i);
  3257. }
  3258. }
  3259. /* TCL command and status rings */
  3260. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3261. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3262. /* Rx data rings */
  3263. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3264. soc->num_reo_dest_rings =
  3265. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3266. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3267. /* TODO: Get number of rings and ring sizes
  3268. * from wlan_cfg
  3269. */
  3270. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3271. REO_DST, i);
  3272. }
  3273. }
  3274. /* REO reinjection ring */
  3275. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3276. /* Rx release ring */
  3277. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3278. /* Rx exception ring */
  3279. /* TODO: Better to store ring_type and ring_num in
  3280. * dp_srng during setup
  3281. */
  3282. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3283. /* REO command and status rings */
  3284. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3285. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3286. dp_hw_link_desc_pool_cleanup(soc);
  3287. htt_soc_detach(soc->htt_handle);
  3288. soc->dp_soc_reinit = 0;
  3289. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3290. qdf_mem_free(soc);
  3291. }
  3292. /*
  3293. * dp_soc_detach_wifi3() - Detach txrx SOC
  3294. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3295. *
  3296. * Return: None
  3297. */
  3298. static void dp_soc_detach_wifi3(void *txrx_soc)
  3299. {
  3300. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3301. if (soc->dp_soc_reinit) {
  3302. dp_soc_detach(txrx_soc);
  3303. } else {
  3304. dp_soc_deinit(txrx_soc);
  3305. dp_soc_detach(txrx_soc);
  3306. }
  3307. }
  3308. #if !defined(DISABLE_MON_CONFIG)
  3309. /**
  3310. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3311. * @soc: soc handle
  3312. * @pdev: physical device handle
  3313. * @mac_id: ring number
  3314. * @mac_for_pdev: mac_id
  3315. *
  3316. * Return: non-zero for failure, zero for success
  3317. */
  3318. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3319. struct dp_pdev *pdev,
  3320. int mac_id,
  3321. int mac_for_pdev)
  3322. {
  3323. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3324. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3325. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3326. pdev->rxdma_mon_buf_ring[mac_id]
  3327. .hal_srng,
  3328. RXDMA_MONITOR_BUF);
  3329. if (status != QDF_STATUS_SUCCESS) {
  3330. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3331. return status;
  3332. }
  3333. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3334. pdev->rxdma_mon_dst_ring[mac_id]
  3335. .hal_srng,
  3336. RXDMA_MONITOR_DST);
  3337. if (status != QDF_STATUS_SUCCESS) {
  3338. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3339. return status;
  3340. }
  3341. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3342. pdev->rxdma_mon_status_ring[mac_id]
  3343. .hal_srng,
  3344. RXDMA_MONITOR_STATUS);
  3345. if (status != QDF_STATUS_SUCCESS) {
  3346. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3347. return status;
  3348. }
  3349. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3350. pdev->rxdma_mon_desc_ring[mac_id]
  3351. .hal_srng,
  3352. RXDMA_MONITOR_DESC);
  3353. if (status != QDF_STATUS_SUCCESS) {
  3354. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3355. return status;
  3356. }
  3357. } else {
  3358. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3359. pdev->rxdma_mon_status_ring[mac_id]
  3360. .hal_srng,
  3361. RXDMA_MONITOR_STATUS);
  3362. if (status != QDF_STATUS_SUCCESS) {
  3363. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3364. return status;
  3365. }
  3366. }
  3367. return status;
  3368. }
  3369. #else
  3370. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3371. struct dp_pdev *pdev,
  3372. int mac_id,
  3373. int mac_for_pdev)
  3374. {
  3375. return QDF_STATUS_SUCCESS;
  3376. }
  3377. #endif
  3378. /*
  3379. * dp_rxdma_ring_config() - configure the RX DMA rings
  3380. *
  3381. * This function is used to configure the MAC rings.
  3382. * On MCL host provides buffers in Host2FW ring
  3383. * FW refills (copies) buffers to the ring and updates
  3384. * ring_idx in register
  3385. *
  3386. * @soc: data path SoC handle
  3387. *
  3388. * Return: zero on success, non-zero on failure
  3389. */
  3390. #ifdef QCA_HOST2FW_RXBUF_RING
  3391. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3392. {
  3393. int i;
  3394. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3395. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3396. struct dp_pdev *pdev = soc->pdev_list[i];
  3397. if (pdev) {
  3398. int mac_id;
  3399. bool dbs_enable = 0;
  3400. int max_mac_rings =
  3401. wlan_cfg_get_num_mac_rings
  3402. (pdev->wlan_cfg_ctx);
  3403. htt_srng_setup(soc->htt_handle, 0,
  3404. pdev->rx_refill_buf_ring.hal_srng,
  3405. RXDMA_BUF);
  3406. if (pdev->rx_refill_buf_ring2.hal_srng)
  3407. htt_srng_setup(soc->htt_handle, 0,
  3408. pdev->rx_refill_buf_ring2.hal_srng,
  3409. RXDMA_BUF);
  3410. if (soc->cdp_soc.ol_ops->
  3411. is_hw_dbs_2x2_capable) {
  3412. dbs_enable = soc->cdp_soc.ol_ops->
  3413. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3414. }
  3415. if (dbs_enable) {
  3416. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3417. QDF_TRACE_LEVEL_ERROR,
  3418. FL("DBS enabled max_mac_rings %d"),
  3419. max_mac_rings);
  3420. } else {
  3421. max_mac_rings = 1;
  3422. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3423. QDF_TRACE_LEVEL_ERROR,
  3424. FL("DBS disabled, max_mac_rings %d"),
  3425. max_mac_rings);
  3426. }
  3427. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3428. FL("pdev_id %d max_mac_rings %d"),
  3429. pdev->pdev_id, max_mac_rings);
  3430. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3431. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3432. mac_id, pdev->pdev_id);
  3433. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3434. QDF_TRACE_LEVEL_ERROR,
  3435. FL("mac_id %d"), mac_for_pdev);
  3436. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3437. pdev->rx_mac_buf_ring[mac_id]
  3438. .hal_srng,
  3439. RXDMA_BUF);
  3440. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3441. pdev->rxdma_err_dst_ring[mac_id]
  3442. .hal_srng,
  3443. RXDMA_DST);
  3444. /* Configure monitor mode rings */
  3445. status = dp_mon_htt_srng_setup(soc, pdev,
  3446. mac_id,
  3447. mac_for_pdev);
  3448. if (status != QDF_STATUS_SUCCESS) {
  3449. dp_err("Failed to send htt monitor messages to target");
  3450. return status;
  3451. }
  3452. }
  3453. }
  3454. }
  3455. /*
  3456. * Timer to reap rxdma status rings.
  3457. * Needed until we enable ppdu end interrupts
  3458. */
  3459. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3460. dp_service_mon_rings, (void *)soc,
  3461. QDF_TIMER_TYPE_WAKE_APPS);
  3462. soc->reap_timer_init = 1;
  3463. return status;
  3464. }
  3465. #else
  3466. /* This is only for WIN */
  3467. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3468. {
  3469. int i;
  3470. int mac_id;
  3471. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3472. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3473. struct dp_pdev *pdev = soc->pdev_list[i];
  3474. if (pdev == NULL)
  3475. continue;
  3476. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3477. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3478. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3479. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3480. #ifndef DISABLE_MON_CONFIG
  3481. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3482. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3483. RXDMA_MONITOR_BUF);
  3484. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3485. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3486. RXDMA_MONITOR_DST);
  3487. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3488. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3489. RXDMA_MONITOR_STATUS);
  3490. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3491. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3492. RXDMA_MONITOR_DESC);
  3493. #endif
  3494. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3495. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3496. RXDMA_DST);
  3497. }
  3498. }
  3499. return status;
  3500. }
  3501. #endif
  3502. /*
  3503. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3504. * @cdp_soc: Opaque Datapath SOC handle
  3505. *
  3506. * Return: zero on success, non-zero on failure
  3507. */
  3508. static QDF_STATUS
  3509. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3510. {
  3511. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3512. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3513. htt_soc_attach_target(soc->htt_handle);
  3514. status = dp_rxdma_ring_config(soc);
  3515. if (status != QDF_STATUS_SUCCESS) {
  3516. dp_err("Failed to send htt srng setup messages to target");
  3517. return status;
  3518. }
  3519. DP_STATS_INIT(soc);
  3520. /* initialize work queue for stats processing */
  3521. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3522. return QDF_STATUS_SUCCESS;
  3523. }
  3524. /*
  3525. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3526. * @txrx_soc: Datapath SOC handle
  3527. */
  3528. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3529. {
  3530. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3531. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3532. }
  3533. /*
  3534. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3535. * @txrx_soc: Datapath SOC handle
  3536. * @nss_cfg: nss config
  3537. */
  3538. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3539. {
  3540. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3541. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3542. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3543. /*
  3544. * TODO: masked out based on the per offloaded radio
  3545. */
  3546. switch (config) {
  3547. case dp_nss_cfg_default:
  3548. break;
  3549. case dp_nss_cfg_dbdc:
  3550. case dp_nss_cfg_dbtc:
  3551. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3552. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3553. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3554. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3555. break;
  3556. default:
  3557. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3558. "Invalid offload config %d", config);
  3559. }
  3560. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3561. FL("nss-wifi<0> nss config is enabled"));
  3562. }
  3563. /*
  3564. * dp_vdev_attach_wifi3() - attach txrx vdev
  3565. * @txrx_pdev: Datapath PDEV handle
  3566. * @vdev_mac_addr: MAC address of the virtual interface
  3567. * @vdev_id: VDEV Id
  3568. * @wlan_op_mode: VDEV operating mode
  3569. *
  3570. * Return: DP VDEV handle on success, NULL on failure
  3571. */
  3572. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3573. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3574. {
  3575. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3576. struct dp_soc *soc = pdev->soc;
  3577. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3578. if (!vdev) {
  3579. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3580. FL("DP VDEV memory allocation failed"));
  3581. goto fail0;
  3582. }
  3583. vdev->pdev = pdev;
  3584. vdev->vdev_id = vdev_id;
  3585. vdev->opmode = op_mode;
  3586. vdev->osdev = soc->osdev;
  3587. vdev->osif_rx = NULL;
  3588. vdev->osif_rsim_rx_decap = NULL;
  3589. vdev->osif_get_key = NULL;
  3590. vdev->osif_rx_mon = NULL;
  3591. vdev->osif_tx_free_ext = NULL;
  3592. vdev->osif_vdev = NULL;
  3593. vdev->delete.pending = 0;
  3594. vdev->safemode = 0;
  3595. vdev->drop_unenc = 1;
  3596. vdev->sec_type = cdp_sec_type_none;
  3597. #ifdef notyet
  3598. vdev->filters_num = 0;
  3599. #endif
  3600. qdf_mem_copy(
  3601. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3602. /* TODO: Initialize default HTT meta data that will be used in
  3603. * TCL descriptors for packets transmitted from this VDEV
  3604. */
  3605. TAILQ_INIT(&vdev->peer_list);
  3606. if ((soc->intr_mode == DP_INTR_POLL) &&
  3607. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3608. if ((pdev->vdev_count == 0) ||
  3609. (wlan_op_mode_monitor == vdev->opmode))
  3610. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3611. }
  3612. if (wlan_op_mode_monitor == vdev->opmode) {
  3613. pdev->monitor_vdev = vdev;
  3614. return (struct cdp_vdev *)vdev;
  3615. }
  3616. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3617. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3618. vdev->dscp_tid_map_id = 0;
  3619. vdev->mcast_enhancement_en = 0;
  3620. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3621. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3622. /* add this vdev into the pdev's list */
  3623. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3624. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3625. pdev->vdev_count++;
  3626. dp_tx_vdev_attach(vdev);
  3627. if (pdev->vdev_count == 1)
  3628. dp_lro_hash_setup(soc, pdev);
  3629. /* LRO */
  3630. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3631. wlan_op_mode_sta == vdev->opmode)
  3632. vdev->lro_enable = true;
  3633. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3634. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3635. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3636. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3637. DP_STATS_INIT(vdev);
  3638. if (wlan_op_mode_sta == vdev->opmode)
  3639. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3640. vdev->mac_addr.raw,
  3641. NULL);
  3642. return (struct cdp_vdev *)vdev;
  3643. fail0:
  3644. return NULL;
  3645. }
  3646. /**
  3647. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3648. * @vdev: Datapath VDEV handle
  3649. * @osif_vdev: OSIF vdev handle
  3650. * @ctrl_vdev: UMAC vdev handle
  3651. * @txrx_ops: Tx and Rx operations
  3652. *
  3653. * Return: DP VDEV handle on success, NULL on failure
  3654. */
  3655. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3656. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3657. struct ol_txrx_ops *txrx_ops)
  3658. {
  3659. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3660. vdev->osif_vdev = osif_vdev;
  3661. vdev->ctrl_vdev = ctrl_vdev;
  3662. vdev->osif_rx = txrx_ops->rx.rx;
  3663. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3664. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3665. vdev->osif_get_key = txrx_ops->get_key;
  3666. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3667. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3668. #ifdef notyet
  3669. #if ATH_SUPPORT_WAPI
  3670. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3671. #endif
  3672. #endif
  3673. #ifdef UMAC_SUPPORT_PROXY_ARP
  3674. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3675. #endif
  3676. vdev->me_convert = txrx_ops->me_convert;
  3677. /* TODO: Enable the following once Tx code is integrated */
  3678. if (vdev->mesh_vdev)
  3679. txrx_ops->tx.tx = dp_tx_send_mesh;
  3680. else
  3681. txrx_ops->tx.tx = dp_tx_send;
  3682. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3683. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3684. "DP Vdev Register success");
  3685. }
  3686. /**
  3687. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3688. * @vdev: Datapath VDEV handle
  3689. *
  3690. * Return: void
  3691. */
  3692. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3693. {
  3694. struct dp_pdev *pdev = vdev->pdev;
  3695. struct dp_soc *soc = pdev->soc;
  3696. struct dp_peer *peer;
  3697. uint16_t *peer_ids;
  3698. uint8_t i = 0, j = 0;
  3699. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3700. if (!peer_ids) {
  3701. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3702. "DP alloc failure - unable to flush peers");
  3703. return;
  3704. }
  3705. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3706. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3707. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3708. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3709. if (j < soc->max_peers)
  3710. peer_ids[j++] = peer->peer_ids[i];
  3711. }
  3712. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3713. for (i = 0; i < j ; i++)
  3714. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3715. NULL, 0);
  3716. qdf_mem_free(peer_ids);
  3717. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3718. FL("Flushed peers for vdev object %pK "), vdev);
  3719. }
  3720. /*
  3721. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3722. * @txrx_vdev: Datapath VDEV handle
  3723. * @callback: Callback OL_IF on completion of detach
  3724. * @cb_context: Callback context
  3725. *
  3726. */
  3727. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3728. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3729. {
  3730. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3731. struct dp_pdev *pdev = vdev->pdev;
  3732. struct dp_soc *soc = pdev->soc;
  3733. struct dp_neighbour_peer *peer = NULL;
  3734. struct dp_neighbour_peer *temp_peer = NULL;
  3735. /* preconditions */
  3736. qdf_assert(vdev);
  3737. if (wlan_op_mode_monitor == vdev->opmode)
  3738. goto free_vdev;
  3739. if (wlan_op_mode_sta == vdev->opmode)
  3740. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3741. /*
  3742. * If Target is hung, flush all peers before detaching vdev
  3743. * this will free all references held due to missing
  3744. * unmap commands from Target
  3745. */
  3746. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3747. dp_vdev_flush_peers(vdev);
  3748. /*
  3749. * Use peer_ref_mutex while accessing peer_list, in case
  3750. * a peer is in the process of being removed from the list.
  3751. */
  3752. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3753. /* check that the vdev has no peers allocated */
  3754. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3755. /* debug print - will be removed later */
  3756. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3757. FL("not deleting vdev object %pK (%pM)"
  3758. "until deletion finishes for all its peers"),
  3759. vdev, vdev->mac_addr.raw);
  3760. /* indicate that the vdev needs to be deleted */
  3761. vdev->delete.pending = 1;
  3762. vdev->delete.callback = callback;
  3763. vdev->delete.context = cb_context;
  3764. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3765. return;
  3766. }
  3767. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3768. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3769. if (!soc->hw_nac_monitor_support) {
  3770. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3771. neighbour_peer_list_elem) {
  3772. QDF_ASSERT(peer->vdev != vdev);
  3773. }
  3774. } else {
  3775. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3776. neighbour_peer_list_elem, temp_peer) {
  3777. if (peer->vdev == vdev) {
  3778. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  3779. neighbour_peer_list_elem);
  3780. qdf_mem_free(peer);
  3781. }
  3782. }
  3783. }
  3784. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3785. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3786. dp_tx_vdev_detach(vdev);
  3787. /* remove the vdev from its parent pdev's list */
  3788. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3789. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3790. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3791. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3792. free_vdev:
  3793. qdf_mem_free(vdev);
  3794. if (callback)
  3795. callback(cb_context);
  3796. }
  3797. /*
  3798. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3799. * @soc - datapath soc handle
  3800. * @peer - datapath peer handle
  3801. *
  3802. * Delete the AST entries belonging to a peer
  3803. */
  3804. #ifdef FEATURE_AST
  3805. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3806. struct dp_peer *peer)
  3807. {
  3808. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3809. qdf_spin_lock_bh(&soc->ast_lock);
  3810. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3811. dp_peer_del_ast(soc, ast_entry);
  3812. peer->self_ast_entry = NULL;
  3813. TAILQ_INIT(&peer->ast_entry_list);
  3814. qdf_spin_unlock_bh(&soc->ast_lock);
  3815. }
  3816. #else
  3817. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3818. struct dp_peer *peer)
  3819. {
  3820. }
  3821. #endif
  3822. #if ATH_SUPPORT_WRAP
  3823. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3824. uint8_t *peer_mac_addr)
  3825. {
  3826. struct dp_peer *peer;
  3827. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3828. 0, vdev->vdev_id);
  3829. if (!peer)
  3830. return NULL;
  3831. if (peer->bss_peer)
  3832. return peer;
  3833. dp_peer_unref_delete(peer);
  3834. return NULL;
  3835. }
  3836. #else
  3837. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3838. uint8_t *peer_mac_addr)
  3839. {
  3840. struct dp_peer *peer;
  3841. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3842. 0, vdev->vdev_id);
  3843. if (!peer)
  3844. return NULL;
  3845. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3846. return peer;
  3847. dp_peer_unref_delete(peer);
  3848. return NULL;
  3849. }
  3850. #endif
  3851. #if defined(FEATURE_AST)
  3852. #if !defined(AST_HKV1_WORKAROUND)
  3853. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3854. uint8_t *peer_mac_addr)
  3855. {
  3856. struct dp_ast_entry *ast_entry;
  3857. qdf_spin_lock_bh(&soc->ast_lock);
  3858. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3859. if (ast_entry && ast_entry->next_hop)
  3860. dp_peer_del_ast(soc, ast_entry);
  3861. qdf_spin_unlock_bh(&soc->ast_lock);
  3862. }
  3863. #else
  3864. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3865. uint8_t *peer_mac_addr)
  3866. {
  3867. struct dp_ast_entry *ast_entry;
  3868. if (soc->ast_override_support) {
  3869. qdf_spin_lock_bh(&soc->ast_lock);
  3870. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3871. if (ast_entry && ast_entry->next_hop)
  3872. dp_peer_del_ast(soc, ast_entry);
  3873. qdf_spin_unlock_bh(&soc->ast_lock);
  3874. }
  3875. }
  3876. #endif
  3877. #else
  3878. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3879. uint8_t *peer_mac_addr)
  3880. {
  3881. }
  3882. #endif
  3883. /*
  3884. * dp_peer_create_wifi3() - attach txrx peer
  3885. * @txrx_vdev: Datapath VDEV handle
  3886. * @peer_mac_addr: Peer MAC address
  3887. *
  3888. * Return: DP peeer handle on success, NULL on failure
  3889. */
  3890. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3891. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3892. {
  3893. struct dp_peer *peer;
  3894. int i;
  3895. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3896. struct dp_pdev *pdev;
  3897. struct dp_soc *soc;
  3898. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3899. /* preconditions */
  3900. qdf_assert(vdev);
  3901. qdf_assert(peer_mac_addr);
  3902. pdev = vdev->pdev;
  3903. soc = pdev->soc;
  3904. /*
  3905. * If a peer entry with given MAC address already exists,
  3906. * reuse the peer and reset the state of peer.
  3907. */
  3908. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3909. if (peer) {
  3910. qdf_atomic_init(&peer->is_default_route_set);
  3911. dp_peer_cleanup(vdev, peer);
  3912. peer->delete_in_progress = false;
  3913. dp_peer_delete_ast_entries(soc, peer);
  3914. if ((vdev->opmode == wlan_op_mode_sta) &&
  3915. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3916. DP_MAC_ADDR_LEN)) {
  3917. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3918. }
  3919. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3920. /*
  3921. * Control path maintains a node count which is incremented
  3922. * for every new peer create command. Since new peer is not being
  3923. * created and earlier reference is reused here,
  3924. * peer_unref_delete event is sent to control path to
  3925. * increment the count back.
  3926. */
  3927. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3928. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3929. peer->mac_addr.raw, vdev->mac_addr.raw,
  3930. vdev->opmode);
  3931. }
  3932. peer->ctrl_peer = ctrl_peer;
  3933. dp_local_peer_id_alloc(pdev, peer);
  3934. DP_STATS_INIT(peer);
  3935. return (void *)peer;
  3936. } else {
  3937. /*
  3938. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3939. * need to remove the AST entry which was earlier added as a WDS
  3940. * entry.
  3941. * If an AST entry exists, but no peer entry exists with a given
  3942. * MAC addresses, we could deduce it as a WDS entry
  3943. */
  3944. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3945. }
  3946. #ifdef notyet
  3947. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3948. soc->mempool_ol_ath_peer);
  3949. #else
  3950. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3951. #endif
  3952. if (!peer)
  3953. return NULL; /* failure */
  3954. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3955. TAILQ_INIT(&peer->ast_entry_list);
  3956. /* store provided params */
  3957. peer->vdev = vdev;
  3958. peer->ctrl_peer = ctrl_peer;
  3959. if ((vdev->opmode == wlan_op_mode_sta) &&
  3960. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3961. DP_MAC_ADDR_LEN)) {
  3962. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3963. }
  3964. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3965. qdf_spinlock_create(&peer->peer_info_lock);
  3966. qdf_mem_copy(
  3967. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3968. /* TODO: See of rx_opt_proc is really required */
  3969. peer->rx_opt_proc = soc->rx_opt_proc;
  3970. /* initialize the peer_id */
  3971. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3972. peer->peer_ids[i] = HTT_INVALID_PEER;
  3973. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3974. qdf_atomic_init(&peer->ref_cnt);
  3975. /* keep one reference for attach */
  3976. qdf_atomic_inc(&peer->ref_cnt);
  3977. /* add this peer into the vdev's list */
  3978. if (wlan_op_mode_sta == vdev->opmode)
  3979. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3980. else
  3981. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3982. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3983. /* TODO: See if hash based search is required */
  3984. dp_peer_find_hash_add(soc, peer);
  3985. /* Initialize the peer state */
  3986. peer->state = OL_TXRX_PEER_STATE_DISC;
  3987. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3988. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3989. vdev, peer, peer->mac_addr.raw,
  3990. qdf_atomic_read(&peer->ref_cnt));
  3991. /*
  3992. * For every peer MAp message search and set if bss_peer
  3993. */
  3994. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3995. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3996. "vdev bss_peer!!!!");
  3997. peer->bss_peer = 1;
  3998. vdev->vap_bss_peer = peer;
  3999. }
  4000. for (i = 0; i < DP_MAX_TIDS; i++)
  4001. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4002. dp_local_peer_id_alloc(pdev, peer);
  4003. DP_STATS_INIT(peer);
  4004. return (void *)peer;
  4005. }
  4006. /*
  4007. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4008. * @vdev: Datapath VDEV handle
  4009. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4010. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4011. *
  4012. * Return: None
  4013. */
  4014. static
  4015. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4016. enum cdp_host_reo_dest_ring *reo_dest,
  4017. bool *hash_based)
  4018. {
  4019. struct dp_soc *soc;
  4020. struct dp_pdev *pdev;
  4021. pdev = vdev->pdev;
  4022. soc = pdev->soc;
  4023. /*
  4024. * hash based steering is disabled for Radios which are offloaded
  4025. * to NSS
  4026. */
  4027. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4028. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4029. /*
  4030. * Below line of code will ensure the proper reo_dest ring is chosen
  4031. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4032. */
  4033. *reo_dest = pdev->reo_dest;
  4034. }
  4035. #ifdef IPA_OFFLOAD
  4036. /*
  4037. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4038. * @vdev: Datapath VDEV handle
  4039. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4040. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4041. *
  4042. * If IPA is enabled in ini, for SAP mode, disable hash based
  4043. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4044. * Return: None
  4045. */
  4046. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4047. enum cdp_host_reo_dest_ring *reo_dest,
  4048. bool *hash_based)
  4049. {
  4050. struct dp_soc *soc;
  4051. struct dp_pdev *pdev;
  4052. pdev = vdev->pdev;
  4053. soc = pdev->soc;
  4054. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4055. /*
  4056. * If IPA is enabled, disable hash-based flow steering and set
  4057. * reo_dest_ring_4 as the REO ring to receive packets on.
  4058. * IPA is configured to reap reo_dest_ring_4.
  4059. *
  4060. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4061. * value enum value is from 1 - 4.
  4062. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4063. */
  4064. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4065. if (vdev->opmode == wlan_op_mode_ap) {
  4066. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4067. *hash_based = 0;
  4068. }
  4069. }
  4070. }
  4071. #else
  4072. /*
  4073. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4074. * @vdev: Datapath VDEV handle
  4075. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4076. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4077. *
  4078. * Use system config values for hash based steering.
  4079. * Return: None
  4080. */
  4081. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4082. enum cdp_host_reo_dest_ring *reo_dest,
  4083. bool *hash_based)
  4084. {
  4085. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4086. }
  4087. #endif /* IPA_OFFLOAD */
  4088. /*
  4089. * dp_peer_setup_wifi3() - initialize the peer
  4090. * @vdev_hdl: virtual device object
  4091. * @peer: Peer object
  4092. *
  4093. * Return: void
  4094. */
  4095. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4096. {
  4097. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4098. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4099. struct dp_pdev *pdev;
  4100. struct dp_soc *soc;
  4101. bool hash_based = 0;
  4102. enum cdp_host_reo_dest_ring reo_dest;
  4103. /* preconditions */
  4104. qdf_assert(vdev);
  4105. qdf_assert(peer);
  4106. pdev = vdev->pdev;
  4107. soc = pdev->soc;
  4108. peer->last_assoc_rcvd = 0;
  4109. peer->last_disassoc_rcvd = 0;
  4110. peer->last_deauth_rcvd = 0;
  4111. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4112. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4113. pdev->pdev_id, vdev->vdev_id,
  4114. vdev->opmode, hash_based, reo_dest);
  4115. /*
  4116. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4117. * i.e both the devices have same MAC address. In these
  4118. * cases we want such pkts to be processed in NULL Q handler
  4119. * which is REO2TCL ring. for this reason we should
  4120. * not setup reo_queues and default route for bss_peer.
  4121. */
  4122. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4123. return;
  4124. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4125. /* TODO: Check the destination ring number to be passed to FW */
  4126. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4127. pdev->ctrl_pdev, peer->mac_addr.raw,
  4128. peer->vdev->vdev_id, hash_based, reo_dest);
  4129. }
  4130. qdf_atomic_set(&peer->is_default_route_set, 1);
  4131. dp_peer_rx_init(pdev, peer);
  4132. return;
  4133. }
  4134. /*
  4135. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4136. * @vdev_handle: virtual device object
  4137. * @htt_pkt_type: type of pkt
  4138. *
  4139. * Return: void
  4140. */
  4141. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4142. enum htt_cmn_pkt_type val)
  4143. {
  4144. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4145. vdev->tx_encap_type = val;
  4146. }
  4147. /*
  4148. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4149. * @vdev_handle: virtual device object
  4150. * @htt_pkt_type: type of pkt
  4151. *
  4152. * Return: void
  4153. */
  4154. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4155. enum htt_cmn_pkt_type val)
  4156. {
  4157. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4158. vdev->rx_decap_type = val;
  4159. }
  4160. /*
  4161. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4162. * @txrx_soc: cdp soc handle
  4163. * @ac: Access category
  4164. * @value: timeout value in millisec
  4165. *
  4166. * Return: void
  4167. */
  4168. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4169. uint8_t ac, uint32_t value)
  4170. {
  4171. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4172. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4173. }
  4174. /*
  4175. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4176. * @txrx_soc: cdp soc handle
  4177. * @ac: access category
  4178. * @value: timeout value in millisec
  4179. *
  4180. * Return: void
  4181. */
  4182. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4183. uint8_t ac, uint32_t *value)
  4184. {
  4185. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4186. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4187. }
  4188. /*
  4189. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4190. * @pdev_handle: physical device object
  4191. * @val: reo destination ring index (1 - 4)
  4192. *
  4193. * Return: void
  4194. */
  4195. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4196. enum cdp_host_reo_dest_ring val)
  4197. {
  4198. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4199. if (pdev)
  4200. pdev->reo_dest = val;
  4201. }
  4202. /*
  4203. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4204. * @pdev_handle: physical device object
  4205. *
  4206. * Return: reo destination ring index
  4207. */
  4208. static enum cdp_host_reo_dest_ring
  4209. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4210. {
  4211. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4212. if (pdev)
  4213. return pdev->reo_dest;
  4214. else
  4215. return cdp_host_reo_dest_ring_unknown;
  4216. }
  4217. /*
  4218. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4219. * @pdev_handle: device object
  4220. * @val: value to be set
  4221. *
  4222. * Return: void
  4223. */
  4224. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4225. uint32_t val)
  4226. {
  4227. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4228. /* Enable/Disable smart mesh filtering. This flag will be checked
  4229. * during rx processing to check if packets are from NAC clients.
  4230. */
  4231. pdev->filter_neighbour_peers = val;
  4232. return 0;
  4233. }
  4234. /*
  4235. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4236. * address for smart mesh filtering
  4237. * @vdev_handle: virtual device object
  4238. * @cmd: Add/Del command
  4239. * @macaddr: nac client mac address
  4240. *
  4241. * Return: void
  4242. */
  4243. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4244. uint32_t cmd, uint8_t *macaddr)
  4245. {
  4246. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4247. struct dp_pdev *pdev = vdev->pdev;
  4248. struct dp_neighbour_peer *peer = NULL;
  4249. if (!macaddr)
  4250. goto fail0;
  4251. /* Store address of NAC (neighbour peer) which will be checked
  4252. * against TA of received packets.
  4253. */
  4254. if (cmd == DP_NAC_PARAM_ADD) {
  4255. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4256. sizeof(*peer));
  4257. if (!peer) {
  4258. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4259. FL("DP neighbour peer node memory allocation failed"));
  4260. goto fail0;
  4261. }
  4262. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4263. macaddr, DP_MAC_ADDR_LEN);
  4264. peer->vdev = vdev;
  4265. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4266. /* add this neighbour peer into the list */
  4267. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4268. neighbour_peer_list_elem);
  4269. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4270. /* first neighbour */
  4271. if (!pdev->neighbour_peers_added) {
  4272. pdev->neighbour_peers_added = true;
  4273. dp_ppdu_ring_cfg(pdev);
  4274. }
  4275. return 1;
  4276. } else if (cmd == DP_NAC_PARAM_DEL) {
  4277. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4278. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4279. neighbour_peer_list_elem) {
  4280. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4281. macaddr, DP_MAC_ADDR_LEN)) {
  4282. /* delete this peer from the list */
  4283. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4284. peer, neighbour_peer_list_elem);
  4285. qdf_mem_free(peer);
  4286. break;
  4287. }
  4288. }
  4289. /* last neighbour deleted */
  4290. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4291. pdev->neighbour_peers_added = false;
  4292. dp_ppdu_ring_cfg(pdev);
  4293. }
  4294. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4295. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4296. !pdev->enhanced_stats_en)
  4297. dp_ppdu_ring_reset(pdev);
  4298. return 1;
  4299. }
  4300. fail0:
  4301. return 0;
  4302. }
  4303. /*
  4304. * dp_get_sec_type() - Get the security type
  4305. * @peer: Datapath peer handle
  4306. * @sec_idx: Security id (mcast, ucast)
  4307. *
  4308. * return sec_type: Security type
  4309. */
  4310. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4311. {
  4312. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4313. return dpeer->security[sec_idx].sec_type;
  4314. }
  4315. /*
  4316. * dp_peer_authorize() - authorize txrx peer
  4317. * @peer_handle: Datapath peer handle
  4318. * @authorize
  4319. *
  4320. */
  4321. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4322. {
  4323. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4324. struct dp_soc *soc;
  4325. if (peer != NULL) {
  4326. soc = peer->vdev->pdev->soc;
  4327. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4328. peer->authorize = authorize ? 1 : 0;
  4329. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4330. }
  4331. }
  4332. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4333. struct dp_pdev *pdev,
  4334. struct dp_peer *peer,
  4335. uint32_t vdev_id)
  4336. {
  4337. struct dp_vdev *vdev = NULL;
  4338. struct dp_peer *bss_peer = NULL;
  4339. uint8_t *m_addr = NULL;
  4340. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4341. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4342. if (vdev->vdev_id == vdev_id)
  4343. break;
  4344. }
  4345. if (!vdev) {
  4346. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4347. "vdev is NULL");
  4348. } else {
  4349. if (vdev->vap_bss_peer == peer)
  4350. vdev->vap_bss_peer = NULL;
  4351. m_addr = peer->mac_addr.raw;
  4352. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4353. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4354. m_addr, vdev->mac_addr.raw, vdev->opmode);
  4355. if (vdev && vdev->vap_bss_peer) {
  4356. bss_peer = vdev->vap_bss_peer;
  4357. DP_UPDATE_STATS(vdev, peer);
  4358. }
  4359. }
  4360. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4361. qdf_mem_free(peer);
  4362. }
  4363. /**
  4364. * dp_delete_pending_vdev() - check and process vdev delete
  4365. * @pdev: DP specific pdev pointer
  4366. * @vdev: DP specific vdev pointer
  4367. * @vdev_id: vdev id corresponding to vdev
  4368. *
  4369. * This API does following:
  4370. * 1) It releases tx flow pools buffers as vdev is
  4371. * going down and no peers are associated.
  4372. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4373. */
  4374. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4375. uint8_t vdev_id)
  4376. {
  4377. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4378. void *vdev_delete_context = NULL;
  4379. vdev_delete_cb = vdev->delete.callback;
  4380. vdev_delete_context = vdev->delete.context;
  4381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4382. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4383. vdev, vdev->mac_addr.raw);
  4384. /* all peers are gone, go ahead and delete it */
  4385. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4386. FLOW_TYPE_VDEV, vdev_id);
  4387. dp_tx_vdev_detach(vdev);
  4388. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4389. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4390. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4391. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4392. FL("deleting vdev object %pK (%pM)"),
  4393. vdev, vdev->mac_addr.raw);
  4394. qdf_mem_free(vdev);
  4395. vdev = NULL;
  4396. if (vdev_delete_cb)
  4397. vdev_delete_cb(vdev_delete_context);
  4398. }
  4399. /*
  4400. * dp_peer_unref_delete() - unref and delete peer
  4401. * @peer_handle: Datapath peer handle
  4402. *
  4403. */
  4404. void dp_peer_unref_delete(void *peer_handle)
  4405. {
  4406. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4407. struct dp_vdev *vdev = peer->vdev;
  4408. struct dp_pdev *pdev = vdev->pdev;
  4409. struct dp_soc *soc = pdev->soc;
  4410. struct dp_peer *tmppeer;
  4411. int found = 0;
  4412. uint16_t peer_id;
  4413. uint16_t vdev_id;
  4414. bool delete_vdev;
  4415. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4416. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4417. peer, qdf_atomic_read(&peer->ref_cnt));
  4418. /*
  4419. * Hold the lock all the way from checking if the peer ref count
  4420. * is zero until the peer references are removed from the hash
  4421. * table and vdev list (if the peer ref count is zero).
  4422. * This protects against a new HL tx operation starting to use the
  4423. * peer object just after this function concludes it's done being used.
  4424. * Furthermore, the lock needs to be held while checking whether the
  4425. * vdev's list of peers is empty, to make sure that list is not modified
  4426. * concurrently with the empty check.
  4427. */
  4428. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4429. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4430. peer_id = peer->peer_ids[0];
  4431. vdev_id = vdev->vdev_id;
  4432. /*
  4433. * Make sure that the reference to the peer in
  4434. * peer object map is removed
  4435. */
  4436. if (peer_id != HTT_INVALID_PEER)
  4437. soc->peer_id_to_obj_map[peer_id] = NULL;
  4438. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4439. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4440. /* remove the reference to the peer from the hash table */
  4441. dp_peer_find_hash_remove(soc, peer);
  4442. qdf_spin_lock_bh(&soc->ast_lock);
  4443. if (peer->self_ast_entry) {
  4444. dp_peer_del_ast(soc, peer->self_ast_entry);
  4445. peer->self_ast_entry = NULL;
  4446. }
  4447. qdf_spin_unlock_bh(&soc->ast_lock);
  4448. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4449. if (tmppeer == peer) {
  4450. found = 1;
  4451. break;
  4452. }
  4453. }
  4454. if (found) {
  4455. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4456. peer_list_elem);
  4457. } else {
  4458. /*Ignoring the remove operation as peer not found*/
  4459. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4460. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4461. peer, vdev, &peer->vdev->peer_list);
  4462. }
  4463. /* cleanup the peer data */
  4464. dp_peer_cleanup(vdev, peer);
  4465. /* check whether the parent vdev has no peers left */
  4466. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4467. /*
  4468. * capture vdev delete pending flag's status
  4469. * while holding peer_ref_mutex lock
  4470. */
  4471. delete_vdev = vdev->delete.pending;
  4472. /*
  4473. * Now that there are no references to the peer, we can
  4474. * release the peer reference lock.
  4475. */
  4476. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4477. /*
  4478. * Check if the parent vdev was waiting for its peers
  4479. * to be deleted, in order for it to be deleted too.
  4480. */
  4481. if (delete_vdev)
  4482. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4483. } else {
  4484. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4485. }
  4486. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4487. } else {
  4488. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4489. }
  4490. }
  4491. /*
  4492. * dp_peer_detach_wifi3() – Detach txrx peer
  4493. * @peer_handle: Datapath peer handle
  4494. * @bitmap: bitmap indicating special handling of request.
  4495. *
  4496. */
  4497. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4498. {
  4499. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4500. /* redirect the peer's rx delivery function to point to a
  4501. * discard func
  4502. */
  4503. peer->rx_opt_proc = dp_rx_discard;
  4504. peer->ctrl_peer = NULL;
  4505. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4506. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4507. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4508. qdf_spinlock_destroy(&peer->peer_info_lock);
  4509. /*
  4510. * Remove the reference added during peer_attach.
  4511. * The peer will still be left allocated until the
  4512. * PEER_UNMAP message arrives to remove the other
  4513. * reference, added by the PEER_MAP message.
  4514. */
  4515. dp_peer_unref_delete(peer_handle);
  4516. }
  4517. /*
  4518. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4519. * @peer_handle: Datapath peer handle
  4520. *
  4521. */
  4522. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4523. {
  4524. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4525. return vdev->mac_addr.raw;
  4526. }
  4527. /*
  4528. * dp_vdev_set_wds() - Enable per packet stats
  4529. * @vdev_handle: DP VDEV handle
  4530. * @val: value
  4531. *
  4532. * Return: none
  4533. */
  4534. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4535. {
  4536. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4537. vdev->wds_enabled = val;
  4538. return 0;
  4539. }
  4540. /*
  4541. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4542. * @peer_handle: Datapath peer handle
  4543. *
  4544. */
  4545. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4546. uint8_t vdev_id)
  4547. {
  4548. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4549. struct dp_vdev *vdev = NULL;
  4550. if (qdf_unlikely(!pdev))
  4551. return NULL;
  4552. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4553. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4554. if (vdev->vdev_id == vdev_id)
  4555. break;
  4556. }
  4557. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4558. return (struct cdp_vdev *)vdev;
  4559. }
  4560. /*
  4561. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4562. * @dev: PDEV handle
  4563. *
  4564. * Return: VDEV handle of monitor mode
  4565. */
  4566. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4567. {
  4568. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4569. if (qdf_unlikely(!pdev))
  4570. return NULL;
  4571. return (struct cdp_vdev *)pdev->monitor_vdev;
  4572. }
  4573. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4574. {
  4575. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4576. return vdev->opmode;
  4577. }
  4578. static
  4579. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4580. ol_txrx_rx_fp *stack_fn_p,
  4581. ol_osif_vdev_handle *osif_vdev_p)
  4582. {
  4583. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4584. qdf_assert(vdev);
  4585. *stack_fn_p = vdev->osif_rx_stack;
  4586. *osif_vdev_p = vdev->osif_vdev;
  4587. }
  4588. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4589. {
  4590. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4591. struct dp_pdev *pdev = vdev->pdev;
  4592. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4593. }
  4594. /**
  4595. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4596. * ring based on target
  4597. * @soc: soc handle
  4598. * @mac_for_pdev: pdev_id
  4599. * @pdev: physical device handle
  4600. * @ring_num: mac id
  4601. * @htt_tlv_filter: tlv filter
  4602. *
  4603. * Return: zero on success, non-zero on failure
  4604. */
  4605. static inline
  4606. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4607. struct dp_pdev *pdev, uint8_t ring_num,
  4608. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4609. {
  4610. QDF_STATUS status;
  4611. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4612. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4613. pdev->rxdma_mon_buf_ring[ring_num]
  4614. .hal_srng,
  4615. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4616. &htt_tlv_filter);
  4617. else
  4618. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4619. pdev->rx_mac_buf_ring[ring_num]
  4620. .hal_srng,
  4621. RXDMA_BUF, RX_BUFFER_SIZE,
  4622. &htt_tlv_filter);
  4623. return status;
  4624. }
  4625. /**
  4626. * dp_reset_monitor_mode() - Disable monitor mode
  4627. * @pdev_handle: Datapath PDEV handle
  4628. *
  4629. * Return: 0 on success, not 0 on failure
  4630. */
  4631. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4632. {
  4633. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4634. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4635. struct dp_soc *soc = pdev->soc;
  4636. uint8_t pdev_id;
  4637. int mac_id;
  4638. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4639. pdev_id = pdev->pdev_id;
  4640. soc = pdev->soc;
  4641. qdf_spin_lock_bh(&pdev->mon_lock);
  4642. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4643. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4644. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4645. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4646. pdev, mac_id,
  4647. htt_tlv_filter);
  4648. if (status != QDF_STATUS_SUCCESS) {
  4649. dp_err("Failed to send tlv filter for monitor mode rings");
  4650. return status;
  4651. }
  4652. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4653. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4654. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4655. &htt_tlv_filter);
  4656. }
  4657. pdev->monitor_vdev = NULL;
  4658. pdev->mcopy_mode = 0;
  4659. qdf_spin_unlock_bh(&pdev->mon_lock);
  4660. return QDF_STATUS_SUCCESS;
  4661. }
  4662. /**
  4663. * dp_set_nac() - set peer_nac
  4664. * @peer_handle: Datapath PEER handle
  4665. *
  4666. * Return: void
  4667. */
  4668. static void dp_set_nac(struct cdp_peer *peer_handle)
  4669. {
  4670. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4671. peer->nac = 1;
  4672. }
  4673. /**
  4674. * dp_get_tx_pending() - read pending tx
  4675. * @pdev_handle: Datapath PDEV handle
  4676. *
  4677. * Return: outstanding tx
  4678. */
  4679. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4680. {
  4681. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4682. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4683. }
  4684. /**
  4685. * dp_get_peer_mac_from_peer_id() - get peer mac
  4686. * @pdev_handle: Datapath PDEV handle
  4687. * @peer_id: Peer ID
  4688. * @peer_mac: MAC addr of PEER
  4689. *
  4690. * Return: void
  4691. */
  4692. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4693. uint32_t peer_id, uint8_t *peer_mac)
  4694. {
  4695. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4696. struct dp_peer *peer;
  4697. if (pdev && peer_mac) {
  4698. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4699. if (peer) {
  4700. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4701. DP_MAC_ADDR_LEN);
  4702. dp_peer_unref_del_find_by_id(peer);
  4703. }
  4704. }
  4705. }
  4706. /**
  4707. * dp_pdev_configure_monitor_rings() - configure monitor rings
  4708. * @vdev_handle: Datapath VDEV handle
  4709. *
  4710. * Return: void
  4711. */
  4712. static QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  4713. {
  4714. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4715. struct dp_soc *soc;
  4716. uint8_t pdev_id;
  4717. int mac_id;
  4718. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4719. pdev_id = pdev->pdev_id;
  4720. soc = pdev->soc;
  4721. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4722. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4723. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4724. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4725. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4726. pdev->mo_data_filter);
  4727. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4728. htt_tlv_filter.mpdu_start = 1;
  4729. htt_tlv_filter.msdu_start = 1;
  4730. htt_tlv_filter.packet = 1;
  4731. htt_tlv_filter.msdu_end = 1;
  4732. htt_tlv_filter.mpdu_end = 1;
  4733. htt_tlv_filter.packet_header = 1;
  4734. htt_tlv_filter.attention = 1;
  4735. htt_tlv_filter.ppdu_start = 0;
  4736. htt_tlv_filter.ppdu_end = 0;
  4737. htt_tlv_filter.ppdu_end_user_stats = 0;
  4738. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4739. htt_tlv_filter.ppdu_end_status_done = 0;
  4740. htt_tlv_filter.header_per_msdu = 1;
  4741. htt_tlv_filter.enable_fp =
  4742. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4743. htt_tlv_filter.enable_md = 0;
  4744. htt_tlv_filter.enable_mo =
  4745. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4746. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4747. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4748. if (pdev->mcopy_mode)
  4749. htt_tlv_filter.fp_data_filter = 0;
  4750. else
  4751. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4752. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4753. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4754. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4755. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4756. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4757. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4758. pdev, mac_id,
  4759. htt_tlv_filter);
  4760. if (status != QDF_STATUS_SUCCESS) {
  4761. dp_err("Failed to send tlv filter for monitor mode rings");
  4762. return status;
  4763. }
  4764. }
  4765. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4766. htt_tlv_filter.mpdu_start = 1;
  4767. htt_tlv_filter.msdu_start = 0;
  4768. htt_tlv_filter.packet = 0;
  4769. htt_tlv_filter.msdu_end = 0;
  4770. htt_tlv_filter.mpdu_end = 0;
  4771. htt_tlv_filter.attention = 0;
  4772. htt_tlv_filter.ppdu_start = 1;
  4773. htt_tlv_filter.ppdu_end = 1;
  4774. htt_tlv_filter.ppdu_end_user_stats = 1;
  4775. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4776. htt_tlv_filter.ppdu_end_status_done = 1;
  4777. htt_tlv_filter.enable_fp = 1;
  4778. htt_tlv_filter.enable_md = 0;
  4779. htt_tlv_filter.enable_mo = 1;
  4780. if (pdev->mcopy_mode) {
  4781. htt_tlv_filter.packet_header = 1;
  4782. }
  4783. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4784. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4785. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4786. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4787. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4788. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4789. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4790. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4791. pdev->pdev_id);
  4792. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4793. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4794. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4795. }
  4796. return status;
  4797. }
  4798. /**
  4799. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4800. * @vdev_handle: Datapath VDEV handle
  4801. * @smart_monitor: Flag to denote if its smart monitor mode
  4802. *
  4803. * Return: 0 on success, not 0 on failure
  4804. */
  4805. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4806. uint8_t smart_monitor)
  4807. {
  4808. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4809. struct dp_pdev *pdev;
  4810. qdf_assert(vdev);
  4811. pdev = vdev->pdev;
  4812. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4813. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  4814. pdev, pdev->pdev_id, pdev->soc, vdev);
  4815. /*Check if current pdev's monitor_vdev exists */
  4816. if (pdev->monitor_vdev || pdev->mcopy_mode) {
  4817. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4818. "monitor vap already created vdev=%pK\n", vdev);
  4819. qdf_assert(vdev);
  4820. return QDF_STATUS_E_RESOURCES;
  4821. }
  4822. pdev->monitor_vdev = vdev;
  4823. /* If smart monitor mode, do not configure monitor ring */
  4824. if (smart_monitor)
  4825. return QDF_STATUS_SUCCESS;
  4826. return dp_pdev_configure_monitor_rings(pdev);
  4827. }
  4828. /**
  4829. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4830. * @pdev_handle: Datapath PDEV handle
  4831. * @filter_val: Flag to select Filter for monitor mode
  4832. * Return: 0 on success, not 0 on failure
  4833. */
  4834. static QDF_STATUS
  4835. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4836. struct cdp_monitor_filter *filter_val)
  4837. {
  4838. /* Many monitor VAPs can exists in a system but only one can be up at
  4839. * anytime
  4840. */
  4841. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4842. struct dp_vdev *vdev = pdev->monitor_vdev;
  4843. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4844. struct dp_soc *soc;
  4845. uint8_t pdev_id;
  4846. int mac_id;
  4847. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4848. pdev_id = pdev->pdev_id;
  4849. soc = pdev->soc;
  4850. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4851. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4852. pdev, pdev_id, soc, vdev);
  4853. /*Check if current pdev's monitor_vdev exists */
  4854. if (!pdev->monitor_vdev) {
  4855. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4856. "vdev=%pK", vdev);
  4857. qdf_assert(vdev);
  4858. }
  4859. /* update filter mode, type in pdev structure */
  4860. pdev->mon_filter_mode = filter_val->mode;
  4861. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4862. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4863. pdev->fp_data_filter = filter_val->fp_data;
  4864. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4865. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4866. pdev->mo_data_filter = filter_val->mo_data;
  4867. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4868. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4869. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4870. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4871. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4872. pdev->mo_data_filter);
  4873. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4874. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4875. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4876. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4877. pdev, mac_id,
  4878. htt_tlv_filter);
  4879. if (status != QDF_STATUS_SUCCESS) {
  4880. dp_err("Failed to send tlv filter for monitor mode rings");
  4881. return status;
  4882. }
  4883. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4884. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4885. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4886. }
  4887. htt_tlv_filter.mpdu_start = 1;
  4888. htt_tlv_filter.msdu_start = 1;
  4889. htt_tlv_filter.packet = 1;
  4890. htt_tlv_filter.msdu_end = 1;
  4891. htt_tlv_filter.mpdu_end = 1;
  4892. htt_tlv_filter.packet_header = 1;
  4893. htt_tlv_filter.attention = 1;
  4894. htt_tlv_filter.ppdu_start = 0;
  4895. htt_tlv_filter.ppdu_end = 0;
  4896. htt_tlv_filter.ppdu_end_user_stats = 0;
  4897. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4898. htt_tlv_filter.ppdu_end_status_done = 0;
  4899. htt_tlv_filter.header_per_msdu = 1;
  4900. htt_tlv_filter.enable_fp =
  4901. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4902. htt_tlv_filter.enable_md = 0;
  4903. htt_tlv_filter.enable_mo =
  4904. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4905. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4906. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4907. if (pdev->mcopy_mode)
  4908. htt_tlv_filter.fp_data_filter = 0;
  4909. else
  4910. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4911. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4912. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4913. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4914. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4915. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4916. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4917. pdev, mac_id,
  4918. htt_tlv_filter);
  4919. if (status != QDF_STATUS_SUCCESS) {
  4920. dp_err("Failed to send tlv filter for monitor mode rings");
  4921. return status;
  4922. }
  4923. }
  4924. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4925. htt_tlv_filter.mpdu_start = 1;
  4926. htt_tlv_filter.msdu_start = 0;
  4927. htt_tlv_filter.packet = 0;
  4928. htt_tlv_filter.msdu_end = 0;
  4929. htt_tlv_filter.mpdu_end = 0;
  4930. htt_tlv_filter.attention = 0;
  4931. htt_tlv_filter.ppdu_start = 1;
  4932. htt_tlv_filter.ppdu_end = 1;
  4933. htt_tlv_filter.ppdu_end_user_stats = 1;
  4934. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4935. htt_tlv_filter.ppdu_end_status_done = 1;
  4936. htt_tlv_filter.enable_fp = 1;
  4937. htt_tlv_filter.enable_md = 0;
  4938. htt_tlv_filter.enable_mo = 1;
  4939. if (pdev->mcopy_mode) {
  4940. htt_tlv_filter.packet_header = 1;
  4941. }
  4942. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4943. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4944. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4945. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4946. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4947. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4948. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4949. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4950. pdev->pdev_id);
  4951. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4952. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4953. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4954. }
  4955. return QDF_STATUS_SUCCESS;
  4956. }
  4957. /**
  4958. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4959. * @pdev_handle: Datapath PDEV handle
  4960. *
  4961. * Return: pdev_id
  4962. */
  4963. static
  4964. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4965. {
  4966. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4967. return pdev->pdev_id;
  4968. }
  4969. /**
  4970. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4971. * @pdev_handle: Datapath PDEV handle
  4972. * @chan_noise_floor: Channel Noise Floor
  4973. *
  4974. * Return: void
  4975. */
  4976. static
  4977. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4978. int16_t chan_noise_floor)
  4979. {
  4980. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4981. pdev->chan_noise_floor = chan_noise_floor;
  4982. }
  4983. /**
  4984. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4985. * @vdev_handle: Datapath VDEV handle
  4986. * Return: true on ucast filter flag set
  4987. */
  4988. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4989. {
  4990. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4991. struct dp_pdev *pdev;
  4992. pdev = vdev->pdev;
  4993. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4994. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4995. return true;
  4996. return false;
  4997. }
  4998. /**
  4999. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5000. * @vdev_handle: Datapath VDEV handle
  5001. * Return: true on mcast filter flag set
  5002. */
  5003. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5004. {
  5005. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5006. struct dp_pdev *pdev;
  5007. pdev = vdev->pdev;
  5008. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5009. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5010. return true;
  5011. return false;
  5012. }
  5013. /**
  5014. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5015. * @vdev_handle: Datapath VDEV handle
  5016. * Return: true on non data filter flag set
  5017. */
  5018. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5019. {
  5020. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5021. struct dp_pdev *pdev;
  5022. pdev = vdev->pdev;
  5023. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5024. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5025. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5026. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5027. return true;
  5028. }
  5029. }
  5030. return false;
  5031. }
  5032. #ifdef MESH_MODE_SUPPORT
  5033. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5034. {
  5035. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5036. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5037. FL("val %d"), val);
  5038. vdev->mesh_vdev = val;
  5039. }
  5040. /*
  5041. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5042. * @vdev_hdl: virtual device object
  5043. * @val: value to be set
  5044. *
  5045. * Return: void
  5046. */
  5047. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5048. {
  5049. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5050. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5051. FL("val %d"), val);
  5052. vdev->mesh_rx_filter = val;
  5053. }
  5054. #endif
  5055. /*
  5056. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5057. * Current scope is bar received count
  5058. *
  5059. * @pdev_handle: DP_PDEV handle
  5060. *
  5061. * Return: void
  5062. */
  5063. #define STATS_PROC_TIMEOUT (HZ/1000)
  5064. static void
  5065. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5066. {
  5067. struct dp_vdev *vdev;
  5068. struct dp_peer *peer;
  5069. uint32_t waitcnt;
  5070. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5071. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5072. if (!peer) {
  5073. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5074. FL("DP Invalid Peer refernce"));
  5075. return;
  5076. }
  5077. if (peer->delete_in_progress) {
  5078. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5079. FL("DP Peer deletion in progress"));
  5080. continue;
  5081. }
  5082. qdf_atomic_inc(&peer->ref_cnt);
  5083. waitcnt = 0;
  5084. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5085. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5086. && waitcnt < 10) {
  5087. schedule_timeout_interruptible(
  5088. STATS_PROC_TIMEOUT);
  5089. waitcnt++;
  5090. }
  5091. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5092. dp_peer_unref_delete(peer);
  5093. }
  5094. }
  5095. }
  5096. /**
  5097. * dp_rx_bar_stats_cb(): BAR received stats callback
  5098. * @soc: SOC handle
  5099. * @cb_ctxt: Call back context
  5100. * @reo_status: Reo status
  5101. *
  5102. * return: void
  5103. */
  5104. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5105. union hal_reo_status *reo_status)
  5106. {
  5107. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5108. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5109. if (!qdf_atomic_read(&soc->cmn_init_done))
  5110. return;
  5111. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5112. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5113. queue_status->header.status);
  5114. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5115. return;
  5116. }
  5117. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5118. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5119. }
  5120. /**
  5121. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5122. * @vdev: DP VDEV handle
  5123. *
  5124. * return: void
  5125. */
  5126. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5127. struct cdp_vdev_stats *vdev_stats)
  5128. {
  5129. struct dp_peer *peer = NULL;
  5130. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5131. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5132. dp_update_vdev_stats(vdev_stats, peer);
  5133. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5134. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5135. vdev_stats, vdev->vdev_id,
  5136. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5137. #endif
  5138. }
  5139. /**
  5140. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5141. * @pdev: DP PDEV handle
  5142. *
  5143. * return: void
  5144. */
  5145. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5146. {
  5147. struct dp_vdev *vdev = NULL;
  5148. struct cdp_vdev_stats *vdev_stats =
  5149. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5150. if (!vdev_stats) {
  5151. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5152. "DP alloc failure - unable to get alloc vdev stats");
  5153. return;
  5154. }
  5155. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  5156. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  5157. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  5158. if (pdev->mcopy_mode)
  5159. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5160. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5161. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5162. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5163. dp_update_pdev_stats(pdev, vdev_stats);
  5164. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  5165. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  5166. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  5167. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  5168. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  5169. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  5170. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  5171. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  5172. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  5173. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  5174. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  5175. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  5176. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  5177. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  5178. DP_STATS_AGGR(pdev, vdev,
  5179. tx_i.mcast_en.dropped_map_error);
  5180. DP_STATS_AGGR(pdev, vdev,
  5181. tx_i.mcast_en.dropped_self_mac);
  5182. DP_STATS_AGGR(pdev, vdev,
  5183. tx_i.mcast_en.dropped_send_fail);
  5184. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  5185. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  5186. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  5187. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  5188. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  5189. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  5190. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  5191. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  5192. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  5193. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  5194. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  5195. pdev->stats.tx_i.dropped.dropped_pkt.num =
  5196. pdev->stats.tx_i.dropped.dma_error +
  5197. pdev->stats.tx_i.dropped.ring_full +
  5198. pdev->stats.tx_i.dropped.enqueue_fail +
  5199. pdev->stats.tx_i.dropped.desc_na.num +
  5200. pdev->stats.tx_i.dropped.res_full;
  5201. pdev->stats.tx.last_ack_rssi =
  5202. vdev->stats.tx.last_ack_rssi;
  5203. pdev->stats.tx_i.tso.num_seg =
  5204. vdev->stats.tx_i.tso.num_seg;
  5205. }
  5206. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5207. qdf_mem_free(vdev_stats);
  5208. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5209. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5210. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5211. #endif
  5212. }
  5213. /**
  5214. * dp_vdev_getstats() - get vdev packet level stats
  5215. * @vdev_handle: Datapath VDEV handle
  5216. * @stats: cdp network device stats structure
  5217. *
  5218. * Return: void
  5219. */
  5220. static void dp_vdev_getstats(void *vdev_handle,
  5221. struct cdp_dev_stats *stats)
  5222. {
  5223. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5224. struct cdp_vdev_stats *vdev_stats =
  5225. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5226. if (!vdev_stats) {
  5227. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5228. "DP alloc failure - unable to get alloc vdev stats");
  5229. return;
  5230. }
  5231. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5232. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5233. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5234. stats->tx_errors = vdev_stats->tx.tx_failed +
  5235. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5236. stats->tx_dropped = stats->tx_errors;
  5237. stats->rx_packets = vdev_stats->rx.unicast.num +
  5238. vdev_stats->rx.multicast.num +
  5239. vdev_stats->rx.bcast.num;
  5240. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5241. vdev_stats->rx.multicast.bytes +
  5242. vdev_stats->rx.bcast.bytes;
  5243. }
  5244. /**
  5245. * dp_pdev_getstats() - get pdev packet level stats
  5246. * @pdev_handle: Datapath PDEV handle
  5247. * @stats: cdp network device stats structure
  5248. *
  5249. * Return: void
  5250. */
  5251. static void dp_pdev_getstats(void *pdev_handle,
  5252. struct cdp_dev_stats *stats)
  5253. {
  5254. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5255. dp_aggregate_pdev_stats(pdev);
  5256. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5257. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5258. stats->tx_errors = pdev->stats.tx.tx_failed +
  5259. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5260. stats->tx_dropped = stats->tx_errors;
  5261. stats->rx_packets = pdev->stats.rx.unicast.num +
  5262. pdev->stats.rx.multicast.num +
  5263. pdev->stats.rx.bcast.num;
  5264. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5265. pdev->stats.rx.multicast.bytes +
  5266. pdev->stats.rx.bcast.bytes;
  5267. }
  5268. /**
  5269. * dp_get_device_stats() - get interface level packet stats
  5270. * @handle: device handle
  5271. * @stats: cdp network device stats structure
  5272. * @type: device type pdev/vdev
  5273. *
  5274. * Return: void
  5275. */
  5276. static void dp_get_device_stats(void *handle,
  5277. struct cdp_dev_stats *stats, uint8_t type)
  5278. {
  5279. switch (type) {
  5280. case UPDATE_VDEV_STATS:
  5281. dp_vdev_getstats(handle, stats);
  5282. break;
  5283. case UPDATE_PDEV_STATS:
  5284. dp_pdev_getstats(handle, stats);
  5285. break;
  5286. default:
  5287. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5288. "apstats cannot be updated for this input "
  5289. "type %d", type);
  5290. break;
  5291. }
  5292. }
  5293. /**
  5294. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5295. * @pdev: DP_PDEV Handle
  5296. *
  5297. * Return:void
  5298. */
  5299. static inline void
  5300. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5301. {
  5302. uint8_t index = 0;
  5303. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5304. DP_PRINT_STATS("Received From Stack:");
  5305. DP_PRINT_STATS(" Packets = %d",
  5306. pdev->stats.tx_i.rcvd.num);
  5307. DP_PRINT_STATS(" Bytes = %llu",
  5308. pdev->stats.tx_i.rcvd.bytes);
  5309. DP_PRINT_STATS("Processed:");
  5310. DP_PRINT_STATS(" Packets = %d",
  5311. pdev->stats.tx_i.processed.num);
  5312. DP_PRINT_STATS(" Bytes = %llu",
  5313. pdev->stats.tx_i.processed.bytes);
  5314. DP_PRINT_STATS("Total Completions:");
  5315. DP_PRINT_STATS(" Packets = %u",
  5316. pdev->stats.tx.comp_pkt.num);
  5317. DP_PRINT_STATS(" Bytes = %llu",
  5318. pdev->stats.tx.comp_pkt.bytes);
  5319. DP_PRINT_STATS("Successful Completions:");
  5320. DP_PRINT_STATS(" Packets = %u",
  5321. pdev->stats.tx.tx_success.num);
  5322. DP_PRINT_STATS(" Bytes = %llu",
  5323. pdev->stats.tx.tx_success.bytes);
  5324. DP_PRINT_STATS("Dropped:");
  5325. DP_PRINT_STATS(" Total = %d",
  5326. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5327. DP_PRINT_STATS(" Dma_map_error = %d",
  5328. pdev->stats.tx_i.dropped.dma_error);
  5329. DP_PRINT_STATS(" Ring Full = %d",
  5330. pdev->stats.tx_i.dropped.ring_full);
  5331. DP_PRINT_STATS(" Descriptor Not available = %d",
  5332. pdev->stats.tx_i.dropped.desc_na.num);
  5333. DP_PRINT_STATS(" HW enqueue failed= %d",
  5334. pdev->stats.tx_i.dropped.enqueue_fail);
  5335. DP_PRINT_STATS(" Resources Full = %d",
  5336. pdev->stats.tx_i.dropped.res_full);
  5337. DP_PRINT_STATS(" FW removed Pkts = %u",
  5338. pdev->stats.tx.dropped.fw_rem.num);
  5339. DP_PRINT_STATS(" FW removed bytes= %llu",
  5340. pdev->stats.tx.dropped.fw_rem.bytes);
  5341. DP_PRINT_STATS(" FW removed transmitted = %d",
  5342. pdev->stats.tx.dropped.fw_rem_tx);
  5343. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5344. pdev->stats.tx.dropped.fw_rem_notx);
  5345. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5346. pdev->stats.tx.dropped.fw_reason1);
  5347. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5348. pdev->stats.tx.dropped.fw_reason2);
  5349. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5350. pdev->stats.tx.dropped.fw_reason3);
  5351. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5352. pdev->stats.tx.dropped.age_out);
  5353. DP_PRINT_STATS(" headroom insufficient = %d",
  5354. pdev->stats.tx_i.dropped.headroom_insufficient);
  5355. DP_PRINT_STATS(" Multicast:");
  5356. DP_PRINT_STATS(" Packets: %u",
  5357. pdev->stats.tx.mcast.num);
  5358. DP_PRINT_STATS(" Bytes: %llu",
  5359. pdev->stats.tx.mcast.bytes);
  5360. DP_PRINT_STATS("Scatter Gather:");
  5361. DP_PRINT_STATS(" Packets = %d",
  5362. pdev->stats.tx_i.sg.sg_pkt.num);
  5363. DP_PRINT_STATS(" Bytes = %llu",
  5364. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5365. DP_PRINT_STATS(" Dropped By Host = %d",
  5366. pdev->stats.tx_i.sg.dropped_host.num);
  5367. DP_PRINT_STATS(" Dropped By Target = %d",
  5368. pdev->stats.tx_i.sg.dropped_target);
  5369. DP_PRINT_STATS("TSO:");
  5370. DP_PRINT_STATS(" Number of Segments = %d",
  5371. pdev->stats.tx_i.tso.num_seg);
  5372. DP_PRINT_STATS(" Packets = %d",
  5373. pdev->stats.tx_i.tso.tso_pkt.num);
  5374. DP_PRINT_STATS(" Bytes = %llu",
  5375. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5376. DP_PRINT_STATS(" Dropped By Host = %d",
  5377. pdev->stats.tx_i.tso.dropped_host.num);
  5378. DP_PRINT_STATS("Mcast Enhancement:");
  5379. DP_PRINT_STATS(" Packets = %d",
  5380. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5381. DP_PRINT_STATS(" Bytes = %llu",
  5382. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5383. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5384. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5385. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5386. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5387. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5388. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5389. DP_PRINT_STATS(" Unicast sent = %d",
  5390. pdev->stats.tx_i.mcast_en.ucast);
  5391. DP_PRINT_STATS("Raw:");
  5392. DP_PRINT_STATS(" Packets = %d",
  5393. pdev->stats.tx_i.raw.raw_pkt.num);
  5394. DP_PRINT_STATS(" Bytes = %llu",
  5395. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5396. DP_PRINT_STATS(" DMA map error = %d",
  5397. pdev->stats.tx_i.raw.dma_map_error);
  5398. DP_PRINT_STATS("Reinjected:");
  5399. DP_PRINT_STATS(" Packets = %d",
  5400. pdev->stats.tx_i.reinject_pkts.num);
  5401. DP_PRINT_STATS(" Bytes = %llu\n",
  5402. pdev->stats.tx_i.reinject_pkts.bytes);
  5403. DP_PRINT_STATS("Inspected:");
  5404. DP_PRINT_STATS(" Packets = %d",
  5405. pdev->stats.tx_i.inspect_pkts.num);
  5406. DP_PRINT_STATS(" Bytes = %llu",
  5407. pdev->stats.tx_i.inspect_pkts.bytes);
  5408. DP_PRINT_STATS("Nawds Multicast:");
  5409. DP_PRINT_STATS(" Packets = %d",
  5410. pdev->stats.tx_i.nawds_mcast.num);
  5411. DP_PRINT_STATS(" Bytes = %llu",
  5412. pdev->stats.tx_i.nawds_mcast.bytes);
  5413. DP_PRINT_STATS("CCE Classified:");
  5414. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5415. pdev->stats.tx_i.cce_classified);
  5416. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5417. pdev->stats.tx_i.cce_classified_raw);
  5418. DP_PRINT_STATS("Mesh stats:");
  5419. DP_PRINT_STATS(" frames to firmware: %u",
  5420. pdev->stats.tx_i.mesh.exception_fw);
  5421. DP_PRINT_STATS(" completions from fw: %u",
  5422. pdev->stats.tx_i.mesh.completion_fw);
  5423. DP_PRINT_STATS("PPDU stats counter");
  5424. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5425. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5426. pdev->stats.ppdu_stats_counter[index]);
  5427. }
  5428. }
  5429. /**
  5430. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5431. * @pdev: DP_PDEV Handle
  5432. *
  5433. * Return: void
  5434. */
  5435. static inline void
  5436. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5437. {
  5438. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5439. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5440. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5441. pdev->stats.rx.rcvd_reo[0].num,
  5442. pdev->stats.rx.rcvd_reo[1].num,
  5443. pdev->stats.rx.rcvd_reo[2].num,
  5444. pdev->stats.rx.rcvd_reo[3].num);
  5445. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5446. pdev->stats.rx.rcvd_reo[0].bytes,
  5447. pdev->stats.rx.rcvd_reo[1].bytes,
  5448. pdev->stats.rx.rcvd_reo[2].bytes,
  5449. pdev->stats.rx.rcvd_reo[3].bytes);
  5450. DP_PRINT_STATS("Replenished:");
  5451. DP_PRINT_STATS(" Packets = %d",
  5452. pdev->stats.replenish.pkts.num);
  5453. DP_PRINT_STATS(" Bytes = %llu",
  5454. pdev->stats.replenish.pkts.bytes);
  5455. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5456. pdev->stats.buf_freelist);
  5457. DP_PRINT_STATS(" Low threshold intr = %d",
  5458. pdev->stats.replenish.low_thresh_intrs);
  5459. DP_PRINT_STATS("Dropped:");
  5460. DP_PRINT_STATS(" msdu_not_done = %d",
  5461. pdev->stats.dropped.msdu_not_done);
  5462. DP_PRINT_STATS(" mon_rx_drop = %d",
  5463. pdev->stats.dropped.mon_rx_drop);
  5464. DP_PRINT_STATS(" mec_drop = %d",
  5465. pdev->stats.rx.mec_drop.num);
  5466. DP_PRINT_STATS(" Bytes = %llu",
  5467. pdev->stats.rx.mec_drop.bytes);
  5468. DP_PRINT_STATS("Sent To Stack:");
  5469. DP_PRINT_STATS(" Packets = %d",
  5470. pdev->stats.rx.to_stack.num);
  5471. DP_PRINT_STATS(" Bytes = %llu",
  5472. pdev->stats.rx.to_stack.bytes);
  5473. DP_PRINT_STATS("Multicast/Broadcast:");
  5474. DP_PRINT_STATS(" Packets = %d",
  5475. pdev->stats.rx.multicast.num);
  5476. DP_PRINT_STATS(" Bytes = %llu",
  5477. pdev->stats.rx.multicast.bytes);
  5478. DP_PRINT_STATS("Errors:");
  5479. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5480. pdev->stats.replenish.rxdma_err);
  5481. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5482. pdev->stats.err.desc_alloc_fail);
  5483. DP_PRINT_STATS(" IP checksum error = %d",
  5484. pdev->stats.err.ip_csum_err);
  5485. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5486. pdev->stats.err.tcp_udp_csum_err);
  5487. /* Get bar_recv_cnt */
  5488. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5489. DP_PRINT_STATS("BAR Received Count: = %d",
  5490. pdev->stats.rx.bar_recv_cnt);
  5491. }
  5492. /**
  5493. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5494. * @pdev: DP_PDEV Handle
  5495. *
  5496. * Return: void
  5497. */
  5498. static inline void
  5499. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5500. {
  5501. struct cdp_pdev_mon_stats *rx_mon_stats;
  5502. rx_mon_stats = &pdev->rx_mon_stats;
  5503. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5504. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5505. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5506. rx_mon_stats->status_ppdu_done);
  5507. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5508. rx_mon_stats->dest_ppdu_done);
  5509. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5510. rx_mon_stats->dest_mpdu_done);
  5511. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5512. rx_mon_stats->dest_mpdu_drop);
  5513. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5514. rx_mon_stats->dup_mon_linkdesc_cnt);
  5515. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5516. rx_mon_stats->dup_mon_buf_cnt);
  5517. }
  5518. /**
  5519. * dp_print_soc_tx_stats(): Print SOC level stats
  5520. * @soc DP_SOC Handle
  5521. *
  5522. * Return: void
  5523. */
  5524. static inline void
  5525. dp_print_soc_tx_stats(struct dp_soc *soc)
  5526. {
  5527. uint8_t desc_pool_id;
  5528. soc->stats.tx.desc_in_use = 0;
  5529. DP_PRINT_STATS("SOC Tx Stats:\n");
  5530. for (desc_pool_id = 0;
  5531. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5532. desc_pool_id++)
  5533. soc->stats.tx.desc_in_use +=
  5534. soc->tx_desc[desc_pool_id].num_allocated;
  5535. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5536. soc->stats.tx.desc_in_use);
  5537. DP_PRINT_STATS("Invalid peer:");
  5538. DP_PRINT_STATS(" Packets = %d",
  5539. soc->stats.tx.tx_invalid_peer.num);
  5540. DP_PRINT_STATS(" Bytes = %llu",
  5541. soc->stats.tx.tx_invalid_peer.bytes);
  5542. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5543. soc->stats.tx.tcl_ring_full[0],
  5544. soc->stats.tx.tcl_ring_full[1],
  5545. soc->stats.tx.tcl_ring_full[2]);
  5546. }
  5547. /**
  5548. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5549. * @soc: DP_SOC Handle
  5550. *
  5551. * Return:void
  5552. */
  5553. static inline void
  5554. dp_print_soc_rx_stats(struct dp_soc *soc)
  5555. {
  5556. uint32_t i;
  5557. char reo_error[DP_REO_ERR_LENGTH];
  5558. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5559. uint8_t index = 0;
  5560. DP_PRINT_STATS("SOC Rx Stats:\n");
  5561. DP_PRINT_STATS("Fragmented packets: %u",
  5562. soc->stats.rx.rx_frags);
  5563. DP_PRINT_STATS("Reo reinjected packets: %u",
  5564. soc->stats.rx.reo_reinject);
  5565. DP_PRINT_STATS("Errors:\n");
  5566. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5567. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5568. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5569. DP_PRINT_STATS("Invalid RBM = %d",
  5570. soc->stats.rx.err.invalid_rbm);
  5571. DP_PRINT_STATS("Invalid Vdev = %d",
  5572. soc->stats.rx.err.invalid_vdev);
  5573. DP_PRINT_STATS("Invalid Pdev = %d",
  5574. soc->stats.rx.err.invalid_pdev);
  5575. DP_PRINT_STATS("Invalid Peer = %d",
  5576. soc->stats.rx.err.rx_invalid_peer.num);
  5577. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5578. soc->stats.rx.err.hal_ring_access_fail);
  5579. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5580. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5581. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5582. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5583. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5584. index += qdf_snprint(&rxdma_error[index],
  5585. DP_RXDMA_ERR_LENGTH - index,
  5586. " %d", soc->stats.rx.err.rxdma_error[i]);
  5587. }
  5588. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5589. rxdma_error);
  5590. index = 0;
  5591. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5592. index += qdf_snprint(&reo_error[index],
  5593. DP_REO_ERR_LENGTH - index,
  5594. " %d", soc->stats.rx.err.reo_error[i]);
  5595. }
  5596. DP_PRINT_STATS("REO Error(0-14):%s",
  5597. reo_error);
  5598. }
  5599. /**
  5600. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5601. * @ring_type: Ring
  5602. *
  5603. * Return: char const pointer
  5604. */
  5605. static inline const
  5606. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5607. {
  5608. switch (ring_type) {
  5609. case REO_DST:
  5610. return "Reo_dst";
  5611. case REO_EXCEPTION:
  5612. return "Reo_exception";
  5613. case REO_CMD:
  5614. return "Reo_cmd";
  5615. case REO_REINJECT:
  5616. return "Reo_reinject";
  5617. case REO_STATUS:
  5618. return "Reo_status";
  5619. case WBM2SW_RELEASE:
  5620. return "wbm2sw_release";
  5621. case TCL_DATA:
  5622. return "tcl_data";
  5623. case TCL_CMD:
  5624. return "tcl_cmd";
  5625. case TCL_STATUS:
  5626. return "tcl_status";
  5627. case SW2WBM_RELEASE:
  5628. return "sw2wbm_release";
  5629. case RXDMA_BUF:
  5630. return "Rxdma_buf";
  5631. case RXDMA_DST:
  5632. return "Rxdma_dst";
  5633. case RXDMA_MONITOR_BUF:
  5634. return "Rxdma_monitor_buf";
  5635. case RXDMA_MONITOR_DESC:
  5636. return "Rxdma_monitor_desc";
  5637. case RXDMA_MONITOR_STATUS:
  5638. return "Rxdma_monitor_status";
  5639. default:
  5640. dp_err("Invalid ring type");
  5641. break;
  5642. }
  5643. return "Invalid";
  5644. }
  5645. /**
  5646. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5647. * @soc: DP_SOC handle
  5648. * @srng: DP_SRNG handle
  5649. * @ring_name: SRNG name
  5650. * @ring_type: srng src/dst ring
  5651. *
  5652. * Return: void
  5653. */
  5654. static void
  5655. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5656. enum hal_ring_type ring_type)
  5657. {
  5658. uint32_t tailp;
  5659. uint32_t headp;
  5660. int32_t hw_headp = -1;
  5661. int32_t hw_tailp = -1;
  5662. const char *ring_name;
  5663. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  5664. if (soc && srng && srng->hal_srng) {
  5665. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5666. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5667. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5668. ring_name, headp, tailp);
  5669. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5670. &hw_tailp, ring_type);
  5671. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5672. ring_name, hw_headp, hw_tailp);
  5673. }
  5674. }
  5675. /**
  5676. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5677. * on target
  5678. * @pdev: physical device handle
  5679. * @mac_id: mac id
  5680. *
  5681. * Return: void
  5682. */
  5683. static inline
  5684. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5685. {
  5686. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5687. dp_print_ring_stat_from_hal(pdev->soc,
  5688. &pdev->rxdma_mon_buf_ring[mac_id],
  5689. RXDMA_MONITOR_BUF);
  5690. dp_print_ring_stat_from_hal(pdev->soc,
  5691. &pdev->rxdma_mon_dst_ring[mac_id],
  5692. RXDMA_MONITOR_DST);
  5693. dp_print_ring_stat_from_hal(pdev->soc,
  5694. &pdev->rxdma_mon_desc_ring[mac_id],
  5695. RXDMA_MONITOR_DESC);
  5696. }
  5697. dp_print_ring_stat_from_hal(pdev->soc,
  5698. &pdev->rxdma_mon_status_ring[mac_id],
  5699. RXDMA_MONITOR_STATUS);
  5700. }
  5701. /**
  5702. * dp_print_ring_stats(): Print tail and head pointer
  5703. * @pdev: DP_PDEV handle
  5704. *
  5705. * Return:void
  5706. */
  5707. static inline void
  5708. dp_print_ring_stats(struct dp_pdev *pdev)
  5709. {
  5710. uint32_t i;
  5711. int mac_id;
  5712. dp_print_ring_stat_from_hal(pdev->soc,
  5713. &pdev->soc->reo_exception_ring,
  5714. REO_EXCEPTION);
  5715. dp_print_ring_stat_from_hal(pdev->soc,
  5716. &pdev->soc->reo_reinject_ring,
  5717. REO_REINJECT);
  5718. dp_print_ring_stat_from_hal(pdev->soc,
  5719. &pdev->soc->reo_cmd_ring,
  5720. REO_CMD);
  5721. dp_print_ring_stat_from_hal(pdev->soc,
  5722. &pdev->soc->reo_status_ring,
  5723. REO_STATUS);
  5724. dp_print_ring_stat_from_hal(pdev->soc,
  5725. &pdev->soc->rx_rel_ring,
  5726. WBM2SW_RELEASE);
  5727. dp_print_ring_stat_from_hal(pdev->soc,
  5728. &pdev->soc->tcl_cmd_ring,
  5729. TCL_CMD);
  5730. dp_print_ring_stat_from_hal(pdev->soc,
  5731. &pdev->soc->tcl_status_ring,
  5732. TCL_STATUS);
  5733. dp_print_ring_stat_from_hal(pdev->soc,
  5734. &pdev->soc->wbm_desc_rel_ring,
  5735. SW2WBM_RELEASE);
  5736. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5737. dp_print_ring_stat_from_hal(pdev->soc,
  5738. &pdev->soc->reo_dest_ring[i],
  5739. REO_DST);
  5740. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5741. dp_print_ring_stat_from_hal(pdev->soc,
  5742. &pdev->soc->tcl_data_ring[i],
  5743. TCL_DATA);
  5744. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5745. dp_print_ring_stat_from_hal(pdev->soc,
  5746. &pdev->soc->tx_comp_ring[i],
  5747. WBM2SW_RELEASE);
  5748. dp_print_ring_stat_from_hal(pdev->soc,
  5749. &pdev->rx_refill_buf_ring,
  5750. RXDMA_BUF);
  5751. dp_print_ring_stat_from_hal(pdev->soc,
  5752. &pdev->rx_refill_buf_ring2,
  5753. RXDMA_BUF);
  5754. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5755. dp_print_ring_stat_from_hal(pdev->soc,
  5756. &pdev->rx_mac_buf_ring[i],
  5757. RXDMA_BUF);
  5758. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5759. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5760. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5761. dp_print_ring_stat_from_hal(pdev->soc,
  5762. &pdev->rxdma_err_dst_ring[i],
  5763. RXDMA_DST);
  5764. }
  5765. /**
  5766. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5767. * @vdev: DP_VDEV handle
  5768. *
  5769. * Return:void
  5770. */
  5771. static inline void
  5772. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5773. {
  5774. struct dp_peer *peer = NULL;
  5775. DP_STATS_CLR(vdev->pdev);
  5776. DP_STATS_CLR(vdev->pdev->soc);
  5777. DP_STATS_CLR(vdev);
  5778. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5779. if (!peer)
  5780. return;
  5781. DP_STATS_CLR(peer);
  5782. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5783. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5784. &peer->stats, peer->peer_ids[0],
  5785. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5786. #endif
  5787. }
  5788. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5789. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5790. &vdev->stats, vdev->vdev_id,
  5791. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5792. #endif
  5793. }
  5794. /**
  5795. * dp_print_common_rates_info(): Print common rate for tx or rx
  5796. * @pkt_type_array: rate type array contains rate info
  5797. *
  5798. * Return:void
  5799. */
  5800. static inline void
  5801. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5802. {
  5803. uint8_t mcs, pkt_type;
  5804. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5805. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5806. if (!dp_rate_string[pkt_type][mcs].valid)
  5807. continue;
  5808. DP_PRINT_STATS(" %s = %d",
  5809. dp_rate_string[pkt_type][mcs].mcs_type,
  5810. pkt_type_array[pkt_type].mcs_count[mcs]);
  5811. }
  5812. DP_PRINT_STATS("\n");
  5813. }
  5814. }
  5815. /**
  5816. * dp_print_rx_rates(): Print Rx rate stats
  5817. * @vdev: DP_VDEV handle
  5818. *
  5819. * Return:void
  5820. */
  5821. static inline void
  5822. dp_print_rx_rates(struct dp_vdev *vdev)
  5823. {
  5824. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5825. uint8_t i;
  5826. uint8_t index = 0;
  5827. char nss[DP_NSS_LENGTH];
  5828. DP_PRINT_STATS("Rx Rate Info:\n");
  5829. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5830. index = 0;
  5831. for (i = 0; i < SS_COUNT; i++) {
  5832. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5833. " %d", pdev->stats.rx.nss[i]);
  5834. }
  5835. DP_PRINT_STATS("NSS(1-8) = %s",
  5836. nss);
  5837. DP_PRINT_STATS("SGI ="
  5838. " 0.8us %d,"
  5839. " 0.4us %d,"
  5840. " 1.6us %d,"
  5841. " 3.2us %d,",
  5842. pdev->stats.rx.sgi_count[0],
  5843. pdev->stats.rx.sgi_count[1],
  5844. pdev->stats.rx.sgi_count[2],
  5845. pdev->stats.rx.sgi_count[3]);
  5846. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5847. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5848. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5849. DP_PRINT_STATS("Reception Type ="
  5850. " SU: %d,"
  5851. " MU_MIMO:%d,"
  5852. " MU_OFDMA:%d,"
  5853. " MU_OFDMA_MIMO:%d\n",
  5854. pdev->stats.rx.reception_type[0],
  5855. pdev->stats.rx.reception_type[1],
  5856. pdev->stats.rx.reception_type[2],
  5857. pdev->stats.rx.reception_type[3]);
  5858. DP_PRINT_STATS("Aggregation:\n");
  5859. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5860. pdev->stats.rx.ampdu_cnt);
  5861. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5862. pdev->stats.rx.non_ampdu_cnt);
  5863. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5864. pdev->stats.rx.amsdu_cnt);
  5865. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5866. pdev->stats.rx.non_amsdu_cnt);
  5867. }
  5868. /**
  5869. * dp_print_tx_rates(): Print tx rates
  5870. * @vdev: DP_VDEV handle
  5871. *
  5872. * Return:void
  5873. */
  5874. static inline void
  5875. dp_print_tx_rates(struct dp_vdev *vdev)
  5876. {
  5877. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5878. uint8_t index;
  5879. char nss[DP_NSS_LENGTH];
  5880. int nss_index;
  5881. DP_PRINT_STATS("Tx Rate Info:\n");
  5882. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5883. DP_PRINT_STATS("SGI ="
  5884. " 0.8us %d"
  5885. " 0.4us %d"
  5886. " 1.6us %d"
  5887. " 3.2us %d",
  5888. pdev->stats.tx.sgi_count[0],
  5889. pdev->stats.tx.sgi_count[1],
  5890. pdev->stats.tx.sgi_count[2],
  5891. pdev->stats.tx.sgi_count[3]);
  5892. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5893. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5894. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5895. index = 0;
  5896. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5897. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5898. " %d", pdev->stats.tx.nss[nss_index]);
  5899. }
  5900. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5901. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5902. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5903. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5904. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5905. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5906. DP_PRINT_STATS("Aggregation:\n");
  5907. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5908. pdev->stats.tx.amsdu_cnt);
  5909. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5910. pdev->stats.tx.non_amsdu_cnt);
  5911. }
  5912. /**
  5913. * dp_print_peer_stats():print peer stats
  5914. * @peer: DP_PEER handle
  5915. *
  5916. * return void
  5917. */
  5918. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5919. {
  5920. uint8_t i;
  5921. uint32_t index;
  5922. char nss[DP_NSS_LENGTH];
  5923. DP_PRINT_STATS("Node Tx Stats:\n");
  5924. DP_PRINT_STATS("Total Packet Completions = %d",
  5925. peer->stats.tx.comp_pkt.num);
  5926. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5927. peer->stats.tx.comp_pkt.bytes);
  5928. DP_PRINT_STATS("Success Packets = %d",
  5929. peer->stats.tx.tx_success.num);
  5930. DP_PRINT_STATS("Success Bytes = %llu",
  5931. peer->stats.tx.tx_success.bytes);
  5932. DP_PRINT_STATS("Unicast Success Packets = %d",
  5933. peer->stats.tx.ucast.num);
  5934. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5935. peer->stats.tx.ucast.bytes);
  5936. DP_PRINT_STATS("Multicast Success Packets = %d",
  5937. peer->stats.tx.mcast.num);
  5938. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5939. peer->stats.tx.mcast.bytes);
  5940. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5941. peer->stats.tx.bcast.num);
  5942. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5943. peer->stats.tx.bcast.bytes);
  5944. DP_PRINT_STATS("Packets Failed = %d",
  5945. peer->stats.tx.tx_failed);
  5946. DP_PRINT_STATS("Packets In OFDMA = %d",
  5947. peer->stats.tx.ofdma);
  5948. DP_PRINT_STATS("Packets In STBC = %d",
  5949. peer->stats.tx.stbc);
  5950. DP_PRINT_STATS("Packets In LDPC = %d",
  5951. peer->stats.tx.ldpc);
  5952. DP_PRINT_STATS("Packet Retries = %d",
  5953. peer->stats.tx.retries);
  5954. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5955. peer->stats.tx.amsdu_cnt);
  5956. DP_PRINT_STATS("Last Packet RSSI = %d",
  5957. peer->stats.tx.last_ack_rssi);
  5958. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  5959. peer->stats.tx.dropped.fw_rem.num);
  5960. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  5961. peer->stats.tx.dropped.fw_rem.bytes);
  5962. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5963. peer->stats.tx.dropped.fw_rem_tx);
  5964. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5965. peer->stats.tx.dropped.fw_rem_notx);
  5966. DP_PRINT_STATS("Dropped : Age Out = %d",
  5967. peer->stats.tx.dropped.age_out);
  5968. DP_PRINT_STATS("NAWDS : ");
  5969. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5970. peer->stats.tx.nawds_mcast_drop);
  5971. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5972. peer->stats.tx.nawds_mcast.num);
  5973. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5974. peer->stats.tx.nawds_mcast.bytes);
  5975. DP_PRINT_STATS("Rate Info:");
  5976. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5977. DP_PRINT_STATS("SGI = "
  5978. " 0.8us %d"
  5979. " 0.4us %d"
  5980. " 1.6us %d"
  5981. " 3.2us %d",
  5982. peer->stats.tx.sgi_count[0],
  5983. peer->stats.tx.sgi_count[1],
  5984. peer->stats.tx.sgi_count[2],
  5985. peer->stats.tx.sgi_count[3]);
  5986. DP_PRINT_STATS("Excess Retries per AC ");
  5987. DP_PRINT_STATS(" Best effort = %d",
  5988. peer->stats.tx.excess_retries_per_ac[0]);
  5989. DP_PRINT_STATS(" Background= %d",
  5990. peer->stats.tx.excess_retries_per_ac[1]);
  5991. DP_PRINT_STATS(" Video = %d",
  5992. peer->stats.tx.excess_retries_per_ac[2]);
  5993. DP_PRINT_STATS(" Voice = %d",
  5994. peer->stats.tx.excess_retries_per_ac[3]);
  5995. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5996. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  5997. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  5998. index = 0;
  5999. for (i = 0; i < SS_COUNT; i++) {
  6000. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6001. " %d", peer->stats.tx.nss[i]);
  6002. }
  6003. DP_PRINT_STATS("NSS(1-8) = %s",
  6004. nss);
  6005. DP_PRINT_STATS("Aggregation:");
  6006. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6007. peer->stats.tx.amsdu_cnt);
  6008. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6009. peer->stats.tx.non_amsdu_cnt);
  6010. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6011. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6012. peer->stats.tx.tx_byte_rate);
  6013. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6014. peer->stats.tx.tx_data_rate);
  6015. DP_PRINT_STATS("Node Rx Stats:");
  6016. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6017. peer->stats.rx.to_stack.num);
  6018. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6019. peer->stats.rx.to_stack.bytes);
  6020. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6021. DP_PRINT_STATS("Ring Id = %d", i);
  6022. DP_PRINT_STATS(" Packets Received = %d",
  6023. peer->stats.rx.rcvd_reo[i].num);
  6024. DP_PRINT_STATS(" Bytes Received = %llu",
  6025. peer->stats.rx.rcvd_reo[i].bytes);
  6026. }
  6027. DP_PRINT_STATS("Multicast Packets Received = %d",
  6028. peer->stats.rx.multicast.num);
  6029. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6030. peer->stats.rx.multicast.bytes);
  6031. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6032. peer->stats.rx.bcast.num);
  6033. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6034. peer->stats.rx.bcast.bytes);
  6035. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6036. peer->stats.rx.intra_bss.pkts.num);
  6037. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6038. peer->stats.rx.intra_bss.pkts.bytes);
  6039. DP_PRINT_STATS("Raw Packets Received = %d",
  6040. peer->stats.rx.raw.num);
  6041. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6042. peer->stats.rx.raw.bytes);
  6043. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6044. peer->stats.rx.err.mic_err);
  6045. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6046. peer->stats.rx.err.decrypt_err);
  6047. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6048. peer->stats.rx.non_ampdu_cnt);
  6049. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6050. peer->stats.rx.ampdu_cnt);
  6051. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6052. peer->stats.rx.non_amsdu_cnt);
  6053. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6054. peer->stats.rx.amsdu_cnt);
  6055. DP_PRINT_STATS("NAWDS : ");
  6056. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6057. peer->stats.rx.nawds_mcast_drop);
  6058. DP_PRINT_STATS("SGI ="
  6059. " 0.8us %d"
  6060. " 0.4us %d"
  6061. " 1.6us %d"
  6062. " 3.2us %d",
  6063. peer->stats.rx.sgi_count[0],
  6064. peer->stats.rx.sgi_count[1],
  6065. peer->stats.rx.sgi_count[2],
  6066. peer->stats.rx.sgi_count[3]);
  6067. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6068. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6069. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6070. DP_PRINT_STATS("Reception Type ="
  6071. " SU %d,"
  6072. " MU_MIMO %d,"
  6073. " MU_OFDMA %d,"
  6074. " MU_OFDMA_MIMO %d",
  6075. peer->stats.rx.reception_type[0],
  6076. peer->stats.rx.reception_type[1],
  6077. peer->stats.rx.reception_type[2],
  6078. peer->stats.rx.reception_type[3]);
  6079. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6080. index = 0;
  6081. for (i = 0; i < SS_COUNT; i++) {
  6082. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6083. " %d", peer->stats.rx.nss[i]);
  6084. }
  6085. DP_PRINT_STATS("NSS(1-8) = %s",
  6086. nss);
  6087. DP_PRINT_STATS("Aggregation:");
  6088. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6089. peer->stats.rx.ampdu_cnt);
  6090. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6091. peer->stats.rx.non_ampdu_cnt);
  6092. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6093. peer->stats.rx.amsdu_cnt);
  6094. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6095. peer->stats.rx.non_amsdu_cnt);
  6096. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6097. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6098. peer->stats.rx.rx_byte_rate);
  6099. DP_PRINT_STATS(" Data received in last sec: %d",
  6100. peer->stats.rx.rx_data_rate);
  6101. }
  6102. /*
  6103. * dp_get_host_peer_stats()- function to print peer stats
  6104. * @pdev_handle: DP_PDEV handle
  6105. * @mac_addr: mac address of the peer
  6106. *
  6107. * Return: void
  6108. */
  6109. static void
  6110. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6111. {
  6112. struct dp_peer *peer;
  6113. uint8_t local_id;
  6114. if (!mac_addr) {
  6115. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6116. "Invalid MAC address\n");
  6117. return;
  6118. }
  6119. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6120. &local_id);
  6121. if (!peer) {
  6122. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6123. "%s: Invalid peer\n", __func__);
  6124. return;
  6125. }
  6126. dp_print_peer_stats(peer);
  6127. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6128. }
  6129. /**
  6130. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6131. * @soc_handle: Soc handle
  6132. *
  6133. * Return: void
  6134. */
  6135. static void
  6136. dp_print_soc_cfg_params(struct dp_soc *soc)
  6137. {
  6138. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6139. uint8_t index = 0, i = 0;
  6140. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6141. int num_of_int_contexts;
  6142. if (!soc) {
  6143. dp_err("Context is null");
  6144. return;
  6145. }
  6146. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6147. if (!soc_cfg_ctx) {
  6148. dp_err("Context is null");
  6149. return;
  6150. }
  6151. num_of_int_contexts =
  6152. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6153. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6154. soc_cfg_ctx->num_int_ctxts);
  6155. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6156. soc_cfg_ctx->max_clients);
  6157. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6158. soc_cfg_ctx->max_alloc_size);
  6159. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6160. soc_cfg_ctx->per_pdev_tx_ring);
  6161. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6162. soc_cfg_ctx->num_tcl_data_rings);
  6163. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6164. soc_cfg_ctx->per_pdev_rx_ring);
  6165. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6166. soc_cfg_ctx->per_pdev_lmac_ring);
  6167. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6168. soc_cfg_ctx->num_reo_dest_rings);
  6169. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6170. soc_cfg_ctx->num_tx_desc_pool);
  6171. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6172. soc_cfg_ctx->num_tx_ext_desc_pool);
  6173. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6174. soc_cfg_ctx->num_tx_desc);
  6175. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6176. soc_cfg_ctx->num_tx_ext_desc);
  6177. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6178. soc_cfg_ctx->htt_packet_type);
  6179. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6180. soc_cfg_ctx->max_peer_id);
  6181. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6182. soc_cfg_ctx->tx_ring_size);
  6183. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6184. soc_cfg_ctx->tx_comp_ring_size);
  6185. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6186. soc_cfg_ctx->tx_comp_ring_size_nss);
  6187. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6188. soc_cfg_ctx->int_batch_threshold_tx);
  6189. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6190. soc_cfg_ctx->int_timer_threshold_tx);
  6191. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6192. soc_cfg_ctx->int_batch_threshold_rx);
  6193. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6194. soc_cfg_ctx->int_timer_threshold_rx);
  6195. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6196. soc_cfg_ctx->int_batch_threshold_other);
  6197. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6198. soc_cfg_ctx->int_timer_threshold_other);
  6199. for (i = 0; i < num_of_int_contexts; i++) {
  6200. index += qdf_snprint(&ring_mask[index],
  6201. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6202. " %d",
  6203. soc_cfg_ctx->int_tx_ring_mask[i]);
  6204. }
  6205. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6206. num_of_int_contexts, ring_mask);
  6207. index = 0;
  6208. for (i = 0; i < num_of_int_contexts; i++) {
  6209. index += qdf_snprint(&ring_mask[index],
  6210. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6211. " %d",
  6212. soc_cfg_ctx->int_rx_ring_mask[i]);
  6213. }
  6214. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6215. num_of_int_contexts, ring_mask);
  6216. index = 0;
  6217. for (i = 0; i < num_of_int_contexts; i++) {
  6218. index += qdf_snprint(&ring_mask[index],
  6219. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6220. " %d",
  6221. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6222. }
  6223. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6224. num_of_int_contexts, ring_mask);
  6225. index = 0;
  6226. for (i = 0; i < num_of_int_contexts; i++) {
  6227. index += qdf_snprint(&ring_mask[index],
  6228. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6229. " %d",
  6230. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6231. }
  6232. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6233. num_of_int_contexts, ring_mask);
  6234. index = 0;
  6235. for (i = 0; i < num_of_int_contexts; i++) {
  6236. index += qdf_snprint(&ring_mask[index],
  6237. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6238. " %d",
  6239. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6240. }
  6241. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6242. num_of_int_contexts, ring_mask);
  6243. index = 0;
  6244. for (i = 0; i < num_of_int_contexts; i++) {
  6245. index += qdf_snprint(&ring_mask[index],
  6246. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6247. " %d",
  6248. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6249. }
  6250. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6251. num_of_int_contexts, ring_mask);
  6252. index = 0;
  6253. for (i = 0; i < num_of_int_contexts; i++) {
  6254. index += qdf_snprint(&ring_mask[index],
  6255. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6256. " %d",
  6257. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6258. }
  6259. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6260. num_of_int_contexts, ring_mask);
  6261. index = 0;
  6262. for (i = 0; i < num_of_int_contexts; i++) {
  6263. index += qdf_snprint(&ring_mask[index],
  6264. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6265. " %d",
  6266. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6267. }
  6268. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6269. num_of_int_contexts, ring_mask);
  6270. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6271. soc_cfg_ctx->rx_hash);
  6272. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6273. soc_cfg_ctx->tso_enabled);
  6274. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6275. soc_cfg_ctx->lro_enabled);
  6276. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6277. soc_cfg_ctx->sg_enabled);
  6278. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6279. soc_cfg_ctx->gro_enabled);
  6280. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6281. soc_cfg_ctx->rawmode_enabled);
  6282. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6283. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6284. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6285. soc_cfg_ctx->napi_enabled);
  6286. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6287. soc_cfg_ctx->tcp_udp_checksumoffload);
  6288. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6289. soc_cfg_ctx->defrag_timeout_check);
  6290. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6291. soc_cfg_ctx->rx_defrag_min_timeout);
  6292. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6293. soc_cfg_ctx->wbm_release_ring);
  6294. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6295. soc_cfg_ctx->tcl_cmd_ring);
  6296. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6297. soc_cfg_ctx->tcl_status_ring);
  6298. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6299. soc_cfg_ctx->reo_reinject_ring);
  6300. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6301. soc_cfg_ctx->rx_release_ring);
  6302. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6303. soc_cfg_ctx->reo_exception_ring);
  6304. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6305. soc_cfg_ctx->reo_cmd_ring);
  6306. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6307. soc_cfg_ctx->reo_status_ring);
  6308. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6309. soc_cfg_ctx->rxdma_refill_ring);
  6310. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6311. soc_cfg_ctx->rxdma_err_dst_ring);
  6312. }
  6313. /**
  6314. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6315. * @pdev_handle: DP pdev handle
  6316. *
  6317. * Return - void
  6318. */
  6319. static void
  6320. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6321. {
  6322. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6323. if (!pdev) {
  6324. dp_err("Context is null");
  6325. return;
  6326. }
  6327. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6328. if (!pdev_cfg_ctx) {
  6329. dp_err("Context is null");
  6330. return;
  6331. }
  6332. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6333. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6334. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6335. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6336. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6337. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6338. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6339. pdev_cfg_ctx->dma_mon_status_ring_size);
  6340. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6341. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6342. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6343. pdev_cfg_ctx->num_mac_rings);
  6344. }
  6345. /**
  6346. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6347. *
  6348. * Return: None
  6349. */
  6350. static void dp_txrx_stats_help(void)
  6351. {
  6352. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6353. dp_info("stats_option:");
  6354. dp_info(" 1 -- HTT Tx Statistics");
  6355. dp_info(" 2 -- HTT Rx Statistics");
  6356. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6357. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6358. dp_info(" 5 -- HTT Error Statistics");
  6359. dp_info(" 6 -- HTT TQM Statistics");
  6360. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6361. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6362. dp_info(" 9 -- HTT Tx Rate Statistics");
  6363. dp_info(" 10 -- HTT Rx Rate Statistics");
  6364. dp_info(" 11 -- HTT Peer Statistics");
  6365. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6366. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6367. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6368. dp_info(" 15 -- HTT SRNG Statistics");
  6369. dp_info(" 16 -- HTT SFM Info Statistics");
  6370. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6371. dp_info(" 18 -- HTT Peer List Details");
  6372. dp_info(" 20 -- Clear Host Statistics");
  6373. dp_info(" 21 -- Host Rx Rate Statistics");
  6374. dp_info(" 22 -- Host Tx Rate Statistics");
  6375. dp_info(" 23 -- Host Tx Statistics");
  6376. dp_info(" 24 -- Host Rx Statistics");
  6377. dp_info(" 25 -- Host AST Statistics");
  6378. dp_info(" 26 -- Host SRNG PTR Statistics");
  6379. dp_info(" 27 -- Host Mon Statistics");
  6380. dp_info(" 28 -- Host REO Queue Statistics");
  6381. dp_info(" 29 -- Host Soc cfg param Statistics");
  6382. dp_info(" 30 -- Host pdev cfg param Statistics");
  6383. }
  6384. /**
  6385. * dp_print_host_stats()- Function to print the stats aggregated at host
  6386. * @vdev_handle: DP_VDEV handle
  6387. * @type: host stats type
  6388. *
  6389. * Return: 0 on success, print error message in case of failure
  6390. */
  6391. static int
  6392. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6393. struct cdp_txrx_stats_req *req)
  6394. {
  6395. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6396. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6397. enum cdp_host_txrx_stats type =
  6398. dp_stats_mapping_table[req->stats][STATS_HOST];
  6399. dp_aggregate_pdev_stats(pdev);
  6400. switch (type) {
  6401. case TXRX_CLEAR_STATS:
  6402. dp_txrx_host_stats_clr(vdev);
  6403. break;
  6404. case TXRX_RX_RATE_STATS:
  6405. dp_print_rx_rates(vdev);
  6406. break;
  6407. case TXRX_TX_RATE_STATS:
  6408. dp_print_tx_rates(vdev);
  6409. break;
  6410. case TXRX_TX_HOST_STATS:
  6411. dp_print_pdev_tx_stats(pdev);
  6412. dp_print_soc_tx_stats(pdev->soc);
  6413. break;
  6414. case TXRX_RX_HOST_STATS:
  6415. dp_print_pdev_rx_stats(pdev);
  6416. dp_print_soc_rx_stats(pdev->soc);
  6417. break;
  6418. case TXRX_AST_STATS:
  6419. dp_print_ast_stats(pdev->soc);
  6420. dp_print_peer_table(vdev);
  6421. break;
  6422. case TXRX_SRNG_PTR_STATS:
  6423. dp_print_ring_stats(pdev);
  6424. break;
  6425. case TXRX_RX_MON_STATS:
  6426. dp_print_pdev_rx_mon_stats(pdev);
  6427. break;
  6428. case TXRX_REO_QUEUE_STATS:
  6429. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6430. break;
  6431. case TXRX_SOC_CFG_PARAMS:
  6432. dp_print_soc_cfg_params(pdev->soc);
  6433. break;
  6434. case TXRX_PDEV_CFG_PARAMS:
  6435. dp_print_pdev_cfg_params(pdev);
  6436. break;
  6437. default:
  6438. dp_info("Wrong Input For TxRx Host Stats");
  6439. dp_txrx_stats_help();
  6440. break;
  6441. }
  6442. return 0;
  6443. }
  6444. /*
  6445. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6446. * @pdev: DP_PDEV handle
  6447. *
  6448. * Return: void
  6449. */
  6450. static void
  6451. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6452. {
  6453. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6454. int mac_id;
  6455. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  6456. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6457. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6458. pdev->pdev_id);
  6459. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6460. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6461. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6462. }
  6463. }
  6464. /*
  6465. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6466. * @pdev: DP_PDEV handle
  6467. *
  6468. * Return: void
  6469. */
  6470. static void
  6471. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6472. {
  6473. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6474. int mac_id;
  6475. htt_tlv_filter.mpdu_start = 1;
  6476. htt_tlv_filter.msdu_start = 0;
  6477. htt_tlv_filter.packet = 0;
  6478. htt_tlv_filter.msdu_end = 0;
  6479. htt_tlv_filter.mpdu_end = 0;
  6480. htt_tlv_filter.attention = 0;
  6481. htt_tlv_filter.ppdu_start = 1;
  6482. htt_tlv_filter.ppdu_end = 1;
  6483. htt_tlv_filter.ppdu_end_user_stats = 1;
  6484. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6485. htt_tlv_filter.ppdu_end_status_done = 1;
  6486. htt_tlv_filter.enable_fp = 1;
  6487. htt_tlv_filter.enable_md = 0;
  6488. if (pdev->neighbour_peers_added &&
  6489. pdev->soc->hw_nac_monitor_support) {
  6490. htt_tlv_filter.enable_md = 1;
  6491. htt_tlv_filter.packet_header = 1;
  6492. }
  6493. if (pdev->mcopy_mode) {
  6494. htt_tlv_filter.packet_header = 1;
  6495. htt_tlv_filter.enable_mo = 1;
  6496. }
  6497. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6498. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6499. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6500. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6501. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6502. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6503. if (pdev->neighbour_peers_added &&
  6504. pdev->soc->hw_nac_monitor_support)
  6505. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6506. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6507. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6508. pdev->pdev_id);
  6509. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6510. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6511. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6512. }
  6513. }
  6514. /*
  6515. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6516. * modes are enabled or not.
  6517. * @dp_pdev: dp pdev handle.
  6518. *
  6519. * Return: bool
  6520. */
  6521. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6522. {
  6523. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6524. !pdev->mcopy_mode)
  6525. return true;
  6526. else
  6527. return false;
  6528. }
  6529. /*
  6530. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6531. *@pdev_handle: DP_PDEV handle.
  6532. *@val: Provided value.
  6533. *
  6534. *Return: 0 for success. nonzero for failure.
  6535. */
  6536. static QDF_STATUS
  6537. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6538. {
  6539. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6540. switch (val) {
  6541. case CDP_BPR_DISABLE:
  6542. pdev->bpr_enable = CDP_BPR_DISABLE;
  6543. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6544. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6545. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6546. } else if (pdev->enhanced_stats_en &&
  6547. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6548. !pdev->pktlog_ppdu_stats) {
  6549. dp_h2t_cfg_stats_msg_send(pdev,
  6550. DP_PPDU_STATS_CFG_ENH_STATS,
  6551. pdev->pdev_id);
  6552. }
  6553. break;
  6554. case CDP_BPR_ENABLE:
  6555. pdev->bpr_enable = CDP_BPR_ENABLE;
  6556. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6557. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6558. dp_h2t_cfg_stats_msg_send(pdev,
  6559. DP_PPDU_STATS_CFG_BPR,
  6560. pdev->pdev_id);
  6561. } else if (pdev->enhanced_stats_en &&
  6562. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6563. !pdev->pktlog_ppdu_stats) {
  6564. dp_h2t_cfg_stats_msg_send(pdev,
  6565. DP_PPDU_STATS_CFG_BPR_ENH,
  6566. pdev->pdev_id);
  6567. } else if (pdev->pktlog_ppdu_stats) {
  6568. dp_h2t_cfg_stats_msg_send(pdev,
  6569. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6570. pdev->pdev_id);
  6571. }
  6572. break;
  6573. default:
  6574. break;
  6575. }
  6576. return QDF_STATUS_SUCCESS;
  6577. }
  6578. /*
  6579. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6580. * @pdev_handle: DP_PDEV handle
  6581. * @val: user provided value
  6582. *
  6583. * Return: 0 for success. nonzero for failure.
  6584. */
  6585. static QDF_STATUS
  6586. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6587. {
  6588. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6589. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6590. if (pdev->mcopy_mode)
  6591. dp_reset_monitor_mode(pdev_handle);
  6592. switch (val) {
  6593. case 0:
  6594. pdev->tx_sniffer_enable = 0;
  6595. pdev->mcopy_mode = 0;
  6596. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6597. !pdev->bpr_enable) {
  6598. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6599. dp_ppdu_ring_reset(pdev);
  6600. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6601. dp_h2t_cfg_stats_msg_send(pdev,
  6602. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6603. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6604. dp_h2t_cfg_stats_msg_send(pdev,
  6605. DP_PPDU_STATS_CFG_BPR_ENH,
  6606. pdev->pdev_id);
  6607. } else {
  6608. dp_h2t_cfg_stats_msg_send(pdev,
  6609. DP_PPDU_STATS_CFG_BPR,
  6610. pdev->pdev_id);
  6611. }
  6612. break;
  6613. case 1:
  6614. pdev->tx_sniffer_enable = 1;
  6615. pdev->mcopy_mode = 0;
  6616. if (!pdev->pktlog_ppdu_stats)
  6617. dp_h2t_cfg_stats_msg_send(pdev,
  6618. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6619. break;
  6620. case 2:
  6621. if (pdev->monitor_vdev) {
  6622. status = QDF_STATUS_E_RESOURCES;
  6623. break;
  6624. }
  6625. pdev->mcopy_mode = 1;
  6626. dp_pdev_configure_monitor_rings(pdev);
  6627. pdev->tx_sniffer_enable = 0;
  6628. if (!pdev->pktlog_ppdu_stats)
  6629. dp_h2t_cfg_stats_msg_send(pdev,
  6630. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6631. break;
  6632. default:
  6633. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6634. "Invalid value");
  6635. break;
  6636. }
  6637. return status;
  6638. }
  6639. /*
  6640. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6641. * @pdev_handle: DP_PDEV handle
  6642. *
  6643. * Return: void
  6644. */
  6645. static void
  6646. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6647. {
  6648. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6649. if (pdev->enhanced_stats_en == 0)
  6650. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6651. pdev->enhanced_stats_en = 1;
  6652. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6653. !pdev->monitor_vdev)
  6654. dp_ppdu_ring_cfg(pdev);
  6655. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6656. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6657. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6658. dp_h2t_cfg_stats_msg_send(pdev,
  6659. DP_PPDU_STATS_CFG_BPR_ENH,
  6660. pdev->pdev_id);
  6661. }
  6662. }
  6663. /*
  6664. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6665. * @pdev_handle: DP_PDEV handle
  6666. *
  6667. * Return: void
  6668. */
  6669. static void
  6670. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6671. {
  6672. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6673. if (pdev->enhanced_stats_en == 1)
  6674. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6675. pdev->enhanced_stats_en = 0;
  6676. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6677. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6678. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6679. dp_h2t_cfg_stats_msg_send(pdev,
  6680. DP_PPDU_STATS_CFG_BPR,
  6681. pdev->pdev_id);
  6682. }
  6683. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6684. !pdev->monitor_vdev)
  6685. dp_ppdu_ring_reset(pdev);
  6686. }
  6687. /*
  6688. * dp_get_fw_peer_stats()- function to print peer stats
  6689. * @pdev_handle: DP_PDEV handle
  6690. * @mac_addr: mac address of the peer
  6691. * @cap: Type of htt stats requested
  6692. *
  6693. * Currently Supporting only MAC ID based requests Only
  6694. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6695. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6696. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6697. *
  6698. * Return: void
  6699. */
  6700. static void
  6701. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6702. uint32_t cap)
  6703. {
  6704. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6705. int i;
  6706. uint32_t config_param0 = 0;
  6707. uint32_t config_param1 = 0;
  6708. uint32_t config_param2 = 0;
  6709. uint32_t config_param3 = 0;
  6710. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6711. config_param0 |= (1 << (cap + 1));
  6712. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6713. config_param1 |= (1 << i);
  6714. }
  6715. config_param2 |= (mac_addr[0] & 0x000000ff);
  6716. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6717. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6718. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6719. config_param3 |= (mac_addr[4] & 0x000000ff);
  6720. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6721. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6722. config_param0, config_param1, config_param2,
  6723. config_param3, 0, 0, 0);
  6724. }
  6725. /* This struct definition will be removed from here
  6726. * once it get added in FW headers*/
  6727. struct httstats_cmd_req {
  6728. uint32_t config_param0;
  6729. uint32_t config_param1;
  6730. uint32_t config_param2;
  6731. uint32_t config_param3;
  6732. int cookie;
  6733. u_int8_t stats_id;
  6734. };
  6735. /*
  6736. * dp_get_htt_stats: function to process the httstas request
  6737. * @pdev_handle: DP pdev handle
  6738. * @data: pointer to request data
  6739. * @data_len: length for request data
  6740. *
  6741. * return: void
  6742. */
  6743. static void
  6744. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6745. {
  6746. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6747. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6748. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6749. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6750. req->config_param0, req->config_param1,
  6751. req->config_param2, req->config_param3,
  6752. req->cookie, 0, 0);
  6753. }
  6754. /*
  6755. * dp_set_pdev_param: function to set parameters in pdev
  6756. * @pdev_handle: DP pdev handle
  6757. * @param: parameter type to be set
  6758. * @val: value of parameter to be set
  6759. *
  6760. * Return: 0 for success. nonzero for failure.
  6761. */
  6762. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6763. enum cdp_pdev_param_type param,
  6764. uint8_t val)
  6765. {
  6766. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6767. switch (param) {
  6768. case CDP_CONFIG_DEBUG_SNIFFER:
  6769. return dp_config_debug_sniffer(pdev_handle, val);
  6770. case CDP_CONFIG_BPR_ENABLE:
  6771. return dp_set_bpr_enable(pdev_handle, val);
  6772. case CDP_CONFIG_PRIMARY_RADIO:
  6773. pdev->is_primary = val;
  6774. break;
  6775. default:
  6776. return QDF_STATUS_E_INVAL;
  6777. }
  6778. return QDF_STATUS_SUCCESS;
  6779. }
  6780. /*
  6781. * dp_get_vdev_param: function to get parameters from vdev
  6782. * @param: parameter type to get value
  6783. *
  6784. * return: void
  6785. */
  6786. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6787. enum cdp_vdev_param_type param)
  6788. {
  6789. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6790. uint32_t val;
  6791. switch (param) {
  6792. case CDP_ENABLE_WDS:
  6793. val = vdev->wds_enabled;
  6794. break;
  6795. case CDP_ENABLE_MEC:
  6796. val = vdev->mec_enabled;
  6797. break;
  6798. case CDP_ENABLE_DA_WAR:
  6799. val = vdev->da_war_enabled;
  6800. break;
  6801. default:
  6802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6803. "param value %d is wrong\n",
  6804. param);
  6805. val = -1;
  6806. break;
  6807. }
  6808. return val;
  6809. }
  6810. /*
  6811. * dp_set_vdev_param: function to set parameters in vdev
  6812. * @param: parameter type to be set
  6813. * @val: value of parameter to be set
  6814. *
  6815. * return: void
  6816. */
  6817. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6818. enum cdp_vdev_param_type param, uint32_t val)
  6819. {
  6820. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6821. switch (param) {
  6822. case CDP_ENABLE_WDS:
  6823. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6824. "wds_enable %d for vdev(%p) id(%d)\n",
  6825. val, vdev, vdev->vdev_id);
  6826. vdev->wds_enabled = val;
  6827. break;
  6828. case CDP_ENABLE_MEC:
  6829. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6830. "mec_enable %d for vdev(%p) id(%d)\n",
  6831. val, vdev, vdev->vdev_id);
  6832. vdev->mec_enabled = val;
  6833. break;
  6834. case CDP_ENABLE_DA_WAR:
  6835. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6836. "da_war_enable %d for vdev(%p) id(%d)\n",
  6837. val, vdev, vdev->vdev_id);
  6838. vdev->da_war_enabled = val;
  6839. break;
  6840. case CDP_ENABLE_NAWDS:
  6841. vdev->nawds_enabled = val;
  6842. break;
  6843. case CDP_ENABLE_MCAST_EN:
  6844. vdev->mcast_enhancement_en = val;
  6845. break;
  6846. case CDP_ENABLE_PROXYSTA:
  6847. vdev->proxysta_vdev = val;
  6848. break;
  6849. case CDP_UPDATE_TDLS_FLAGS:
  6850. vdev->tdls_link_connected = val;
  6851. break;
  6852. case CDP_CFG_WDS_AGING_TIMER:
  6853. if (val == 0)
  6854. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  6855. else if (val != vdev->wds_aging_timer_val)
  6856. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  6857. vdev->wds_aging_timer_val = val;
  6858. break;
  6859. case CDP_ENABLE_AP_BRIDGE:
  6860. if (wlan_op_mode_sta != vdev->opmode)
  6861. vdev->ap_bridge_enabled = val;
  6862. else
  6863. vdev->ap_bridge_enabled = false;
  6864. break;
  6865. case CDP_ENABLE_CIPHER:
  6866. vdev->sec_type = val;
  6867. break;
  6868. case CDP_ENABLE_QWRAP_ISOLATION:
  6869. vdev->isolation_vdev = val;
  6870. break;
  6871. default:
  6872. break;
  6873. }
  6874. dp_tx_vdev_update_search_flags(vdev);
  6875. }
  6876. /**
  6877. * dp_peer_set_nawds: set nawds bit in peer
  6878. * @peer_handle: pointer to peer
  6879. * @value: enable/disable nawds
  6880. *
  6881. * return: void
  6882. */
  6883. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6884. {
  6885. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6886. peer->nawds_enabled = value;
  6887. }
  6888. /*
  6889. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6890. * @vdev_handle: DP_VDEV handle
  6891. * @map_id:ID of map that needs to be updated
  6892. *
  6893. * Return: void
  6894. */
  6895. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6896. uint8_t map_id)
  6897. {
  6898. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6899. vdev->dscp_tid_map_id = map_id;
  6900. return;
  6901. }
  6902. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6903. * @peer_handle: DP pdev handle
  6904. *
  6905. * return : cdp_pdev_stats pointer
  6906. */
  6907. static struct cdp_pdev_stats*
  6908. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6909. {
  6910. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6911. dp_aggregate_pdev_stats(pdev);
  6912. return &pdev->stats;
  6913. }
  6914. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6915. * @peer_handle: DP_PEER handle
  6916. *
  6917. * return : cdp_peer_stats pointer
  6918. */
  6919. static struct cdp_peer_stats*
  6920. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6921. {
  6922. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6923. qdf_assert(peer);
  6924. return &peer->stats;
  6925. }
  6926. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6927. * @peer_handle: DP_PEER handle
  6928. *
  6929. * return : void
  6930. */
  6931. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6932. {
  6933. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6934. qdf_assert(peer);
  6935. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6936. }
  6937. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6938. * @vdev_handle: DP_VDEV handle
  6939. * @buf: buffer for vdev stats
  6940. *
  6941. * return : int
  6942. */
  6943. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6944. bool is_aggregate)
  6945. {
  6946. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6947. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6948. if (is_aggregate)
  6949. dp_aggregate_vdev_stats(vdev, buf);
  6950. else
  6951. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6952. return 0;
  6953. }
  6954. /*
  6955. * dp_get_total_per(): get total per
  6956. * @pdev_handle: DP_PDEV handle
  6957. *
  6958. * Return: % error rate using retries per packet and success packets
  6959. */
  6960. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6961. {
  6962. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6963. dp_aggregate_pdev_stats(pdev);
  6964. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6965. return 0;
  6966. return ((pdev->stats.tx.retries * 100) /
  6967. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6968. }
  6969. /*
  6970. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6971. * @pdev_handle: DP_PDEV handle
  6972. * @buf: to hold pdev_stats
  6973. *
  6974. * Return: int
  6975. */
  6976. static int
  6977. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6978. {
  6979. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6980. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6981. struct cdp_txrx_stats_req req = {0,};
  6982. dp_aggregate_pdev_stats(pdev);
  6983. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6984. req.cookie_val = 1;
  6985. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6986. req.param1, req.param2, req.param3, 0,
  6987. req.cookie_val, 0);
  6988. msleep(DP_MAX_SLEEP_TIME);
  6989. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6990. req.cookie_val = 1;
  6991. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6992. req.param1, req.param2, req.param3, 0,
  6993. req.cookie_val, 0);
  6994. msleep(DP_MAX_SLEEP_TIME);
  6995. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6996. return TXRX_STATS_LEVEL;
  6997. }
  6998. /**
  6999. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7000. * @pdev: DP_PDEV handle
  7001. * @map_id: ID of map that needs to be updated
  7002. * @tos: index value in map
  7003. * @tid: tid value passed by the user
  7004. *
  7005. * Return: void
  7006. */
  7007. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7008. uint8_t map_id, uint8_t tos, uint8_t tid)
  7009. {
  7010. uint8_t dscp;
  7011. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7012. struct dp_soc *soc = pdev->soc;
  7013. if (!soc)
  7014. return;
  7015. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7016. pdev->dscp_tid_map[map_id][dscp] = tid;
  7017. if (map_id < soc->num_hw_dscp_tid_map)
  7018. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7019. map_id, dscp);
  7020. return;
  7021. }
  7022. /**
  7023. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7024. * @pdev_handle: pdev handle
  7025. * @val: hmmc-dscp flag value
  7026. *
  7027. * Return: void
  7028. */
  7029. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7030. bool val)
  7031. {
  7032. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7033. pdev->hmmc_tid_override_en = val;
  7034. }
  7035. /**
  7036. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7037. * @pdev_handle: pdev handle
  7038. * @tid: tid value
  7039. *
  7040. * Return: void
  7041. */
  7042. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7043. uint8_t tid)
  7044. {
  7045. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7046. pdev->hmmc_tid = tid;
  7047. }
  7048. /**
  7049. * dp_fw_stats_process(): Process TxRX FW stats request
  7050. * @vdev_handle: DP VDEV handle
  7051. * @req: stats request
  7052. *
  7053. * return: int
  7054. */
  7055. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7056. struct cdp_txrx_stats_req *req)
  7057. {
  7058. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7059. struct dp_pdev *pdev = NULL;
  7060. uint32_t stats = req->stats;
  7061. uint8_t mac_id = req->mac_id;
  7062. if (!vdev) {
  7063. DP_TRACE(NONE, "VDEV not found");
  7064. return 1;
  7065. }
  7066. pdev = vdev->pdev;
  7067. /*
  7068. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7069. * from param0 to param3 according to below rule:
  7070. *
  7071. * PARAM:
  7072. * - config_param0 : start_offset (stats type)
  7073. * - config_param1 : stats bmask from start offset
  7074. * - config_param2 : stats bmask from start offset + 32
  7075. * - config_param3 : stats bmask from start offset + 64
  7076. */
  7077. if (req->stats == CDP_TXRX_STATS_0) {
  7078. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7079. req->param1 = 0xFFFFFFFF;
  7080. req->param2 = 0xFFFFFFFF;
  7081. req->param3 = 0xFFFFFFFF;
  7082. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7083. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7084. }
  7085. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7086. req->param1, req->param2, req->param3,
  7087. 0, 0, mac_id);
  7088. }
  7089. /**
  7090. * dp_txrx_stats_request - function to map to firmware and host stats
  7091. * @vdev: virtual handle
  7092. * @req: stats request
  7093. *
  7094. * Return: QDF_STATUS
  7095. */
  7096. static
  7097. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7098. struct cdp_txrx_stats_req *req)
  7099. {
  7100. int host_stats;
  7101. int fw_stats;
  7102. enum cdp_stats stats;
  7103. int num_stats;
  7104. if (!vdev || !req) {
  7105. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7106. "Invalid vdev/req instance");
  7107. return QDF_STATUS_E_INVAL;
  7108. }
  7109. stats = req->stats;
  7110. if (stats >= CDP_TXRX_MAX_STATS)
  7111. return QDF_STATUS_E_INVAL;
  7112. /*
  7113. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7114. * has to be updated if new FW HTT stats added
  7115. */
  7116. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7117. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7118. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7119. if (stats >= num_stats) {
  7120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7121. "%s: Invalid stats option: %d", __func__, stats);
  7122. return QDF_STATUS_E_INVAL;
  7123. }
  7124. req->stats = stats;
  7125. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7126. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7127. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7128. "stats: %u fw_stats_type: %d host_stats: %d",
  7129. stats, fw_stats, host_stats);
  7130. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7131. /* update request with FW stats type */
  7132. req->stats = fw_stats;
  7133. return dp_fw_stats_process(vdev, req);
  7134. }
  7135. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7136. (host_stats <= TXRX_HOST_STATS_MAX))
  7137. return dp_print_host_stats(vdev, req);
  7138. else
  7139. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7140. "Wrong Input for TxRx Stats");
  7141. return QDF_STATUS_SUCCESS;
  7142. }
  7143. /*
  7144. * dp_print_napi_stats(): NAPI stats
  7145. * @soc - soc handle
  7146. */
  7147. static void dp_print_napi_stats(struct dp_soc *soc)
  7148. {
  7149. hif_print_napi_stats(soc->hif_handle);
  7150. }
  7151. /*
  7152. * dp_print_per_ring_stats(): Packet count per ring
  7153. * @soc - soc handle
  7154. */
  7155. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7156. {
  7157. uint8_t ring;
  7158. uint16_t core;
  7159. uint64_t total_packets;
  7160. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7161. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7162. total_packets = 0;
  7163. DP_TRACE_STATS(INFO_HIGH,
  7164. "Packets on ring %u:", ring);
  7165. for (core = 0; core < NR_CPUS; core++) {
  7166. DP_TRACE_STATS(INFO_HIGH,
  7167. "Packets arriving on core %u: %llu",
  7168. core,
  7169. soc->stats.rx.ring_packets[core][ring]);
  7170. total_packets += soc->stats.rx.ring_packets[core][ring];
  7171. }
  7172. DP_TRACE_STATS(INFO_HIGH,
  7173. "Total packets on ring %u: %llu",
  7174. ring, total_packets);
  7175. }
  7176. }
  7177. /*
  7178. * dp_txrx_path_stats() - Function to display dump stats
  7179. * @soc - soc handle
  7180. *
  7181. * return: none
  7182. */
  7183. static void dp_txrx_path_stats(struct dp_soc *soc)
  7184. {
  7185. uint8_t error_code;
  7186. uint8_t loop_pdev;
  7187. struct dp_pdev *pdev;
  7188. uint8_t i;
  7189. if (!soc) {
  7190. DP_TRACE(ERROR, "%s: Invalid access",
  7191. __func__);
  7192. return;
  7193. }
  7194. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7195. pdev = soc->pdev_list[loop_pdev];
  7196. dp_aggregate_pdev_stats(pdev);
  7197. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7198. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7199. pdev->stats.tx_i.rcvd.num,
  7200. pdev->stats.tx_i.rcvd.bytes);
  7201. DP_TRACE_STATS(INFO_HIGH,
  7202. "processed from host: %u msdus (%llu bytes)",
  7203. pdev->stats.tx_i.processed.num,
  7204. pdev->stats.tx_i.processed.bytes);
  7205. DP_TRACE_STATS(INFO_HIGH,
  7206. "successfully transmitted: %u msdus (%llu bytes)",
  7207. pdev->stats.tx.tx_success.num,
  7208. pdev->stats.tx.tx_success.bytes);
  7209. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7210. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7211. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7212. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7213. pdev->stats.tx_i.dropped.desc_na.num);
  7214. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7215. pdev->stats.tx_i.dropped.ring_full);
  7216. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7217. pdev->stats.tx_i.dropped.enqueue_fail);
  7218. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7219. pdev->stats.tx_i.dropped.dma_error);
  7220. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7221. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7222. pdev->stats.tx.tx_failed);
  7223. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7224. pdev->stats.tx.dropped.age_out);
  7225. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7226. pdev->stats.tx.dropped.fw_rem.num);
  7227. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7228. pdev->stats.tx.dropped.fw_rem.bytes);
  7229. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7230. pdev->stats.tx.dropped.fw_rem_tx);
  7231. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7232. pdev->stats.tx.dropped.fw_rem_notx);
  7233. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  7234. pdev->soc->stats.tx.tx_invalid_peer.num);
  7235. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7236. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7237. pdev->stats.tx_comp_histogram.pkts_1);
  7238. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7239. pdev->stats.tx_comp_histogram.pkts_2_20);
  7240. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7241. pdev->stats.tx_comp_histogram.pkts_21_40);
  7242. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7243. pdev->stats.tx_comp_histogram.pkts_41_60);
  7244. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7245. pdev->stats.tx_comp_histogram.pkts_61_80);
  7246. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7247. pdev->stats.tx_comp_histogram.pkts_81_100);
  7248. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7249. pdev->stats.tx_comp_histogram.pkts_101_200);
  7250. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7251. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7252. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7253. DP_TRACE_STATS(INFO_HIGH,
  7254. "delivered %u msdus ( %llu bytes),",
  7255. pdev->stats.rx.to_stack.num,
  7256. pdev->stats.rx.to_stack.bytes);
  7257. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7258. DP_TRACE_STATS(INFO_HIGH,
  7259. "received on reo[%d] %u msdus( %llu bytes),",
  7260. i, pdev->stats.rx.rcvd_reo[i].num,
  7261. pdev->stats.rx.rcvd_reo[i].bytes);
  7262. DP_TRACE_STATS(INFO_HIGH,
  7263. "intra-bss packets %u msdus ( %llu bytes),",
  7264. pdev->stats.rx.intra_bss.pkts.num,
  7265. pdev->stats.rx.intra_bss.pkts.bytes);
  7266. DP_TRACE_STATS(INFO_HIGH,
  7267. "intra-bss fails %u msdus ( %llu bytes),",
  7268. pdev->stats.rx.intra_bss.fail.num,
  7269. pdev->stats.rx.intra_bss.fail.bytes);
  7270. DP_TRACE_STATS(INFO_HIGH,
  7271. "raw packets %u msdus ( %llu bytes),",
  7272. pdev->stats.rx.raw.num,
  7273. pdev->stats.rx.raw.bytes);
  7274. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7275. pdev->stats.rx.err.mic_err);
  7276. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  7277. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7278. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7279. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7280. pdev->soc->stats.rx.err.invalid_rbm);
  7281. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7282. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7283. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7284. error_code++) {
  7285. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7286. continue;
  7287. DP_TRACE_STATS(INFO_HIGH,
  7288. "Reo error number (%u): %u msdus",
  7289. error_code,
  7290. pdev->soc->stats.rx.err
  7291. .reo_error[error_code]);
  7292. }
  7293. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7294. error_code++) {
  7295. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7296. continue;
  7297. DP_TRACE_STATS(INFO_HIGH,
  7298. "Rxdma error number (%u): %u msdus",
  7299. error_code,
  7300. pdev->soc->stats.rx.err
  7301. .rxdma_error[error_code]);
  7302. }
  7303. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7304. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7305. pdev->stats.rx_ind_histogram.pkts_1);
  7306. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7307. pdev->stats.rx_ind_histogram.pkts_2_20);
  7308. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7309. pdev->stats.rx_ind_histogram.pkts_21_40);
  7310. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7311. pdev->stats.rx_ind_histogram.pkts_41_60);
  7312. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7313. pdev->stats.rx_ind_histogram.pkts_61_80);
  7314. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7315. pdev->stats.rx_ind_histogram.pkts_81_100);
  7316. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7317. pdev->stats.rx_ind_histogram.pkts_101_200);
  7318. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7319. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7320. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7321. __func__,
  7322. pdev->soc->wlan_cfg_ctx
  7323. ->tso_enabled,
  7324. pdev->soc->wlan_cfg_ctx
  7325. ->lro_enabled,
  7326. pdev->soc->wlan_cfg_ctx
  7327. ->rx_hash,
  7328. pdev->soc->wlan_cfg_ctx
  7329. ->napi_enabled);
  7330. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7331. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7332. __func__,
  7333. pdev->soc->wlan_cfg_ctx
  7334. ->tx_flow_stop_queue_threshold,
  7335. pdev->soc->wlan_cfg_ctx
  7336. ->tx_flow_start_queue_offset);
  7337. #endif
  7338. }
  7339. }
  7340. /*
  7341. * dp_txrx_dump_stats() - Dump statistics
  7342. * @value - Statistics option
  7343. */
  7344. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7345. enum qdf_stats_verbosity_level level)
  7346. {
  7347. struct dp_soc *soc =
  7348. (struct dp_soc *)psoc;
  7349. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7350. if (!soc) {
  7351. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7352. "%s: soc is NULL", __func__);
  7353. return QDF_STATUS_E_INVAL;
  7354. }
  7355. switch (value) {
  7356. case CDP_TXRX_PATH_STATS:
  7357. dp_txrx_path_stats(soc);
  7358. break;
  7359. case CDP_RX_RING_STATS:
  7360. dp_print_per_ring_stats(soc);
  7361. break;
  7362. case CDP_TXRX_TSO_STATS:
  7363. /* TODO: NOT IMPLEMENTED */
  7364. break;
  7365. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7366. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7367. break;
  7368. case CDP_DP_NAPI_STATS:
  7369. dp_print_napi_stats(soc);
  7370. break;
  7371. case CDP_TXRX_DESC_STATS:
  7372. /* TODO: NOT IMPLEMENTED */
  7373. break;
  7374. default:
  7375. status = QDF_STATUS_E_INVAL;
  7376. break;
  7377. }
  7378. return status;
  7379. }
  7380. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7381. /**
  7382. * dp_update_flow_control_parameters() - API to store datapath
  7383. * config parameters
  7384. * @soc: soc handle
  7385. * @cfg: ini parameter handle
  7386. *
  7387. * Return: void
  7388. */
  7389. static inline
  7390. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7391. struct cdp_config_params *params)
  7392. {
  7393. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7394. params->tx_flow_stop_queue_threshold;
  7395. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7396. params->tx_flow_start_queue_offset;
  7397. }
  7398. #else
  7399. static inline
  7400. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7401. struct cdp_config_params *params)
  7402. {
  7403. }
  7404. #endif
  7405. /**
  7406. * dp_update_config_parameters() - API to store datapath
  7407. * config parameters
  7408. * @soc: soc handle
  7409. * @cfg: ini parameter handle
  7410. *
  7411. * Return: status
  7412. */
  7413. static
  7414. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7415. struct cdp_config_params *params)
  7416. {
  7417. struct dp_soc *soc = (struct dp_soc *)psoc;
  7418. if (!(soc)) {
  7419. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7420. "%s: Invalid handle", __func__);
  7421. return QDF_STATUS_E_INVAL;
  7422. }
  7423. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7424. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7425. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7426. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7427. params->tcp_udp_checksumoffload;
  7428. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7429. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7430. dp_update_flow_control_parameters(soc, params);
  7431. return QDF_STATUS_SUCCESS;
  7432. }
  7433. /**
  7434. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7435. * config parameters
  7436. * @vdev_handle - datapath vdev handle
  7437. * @cfg: ini parameter handle
  7438. *
  7439. * Return: status
  7440. */
  7441. #ifdef WDS_VENDOR_EXTENSION
  7442. void
  7443. dp_txrx_set_wds_rx_policy(
  7444. struct cdp_vdev *vdev_handle,
  7445. u_int32_t val)
  7446. {
  7447. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7448. struct dp_peer *peer;
  7449. if (vdev->opmode == wlan_op_mode_ap) {
  7450. /* for ap, set it on bss_peer */
  7451. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7452. if (peer->bss_peer) {
  7453. peer->wds_ecm.wds_rx_filter = 1;
  7454. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7455. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7456. break;
  7457. }
  7458. }
  7459. } else if (vdev->opmode == wlan_op_mode_sta) {
  7460. peer = TAILQ_FIRST(&vdev->peer_list);
  7461. peer->wds_ecm.wds_rx_filter = 1;
  7462. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7463. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7464. }
  7465. }
  7466. /**
  7467. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7468. *
  7469. * @peer_handle - datapath peer handle
  7470. * @wds_tx_ucast: policy for unicast transmission
  7471. * @wds_tx_mcast: policy for multicast transmission
  7472. *
  7473. * Return: void
  7474. */
  7475. void
  7476. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7477. int wds_tx_ucast, int wds_tx_mcast)
  7478. {
  7479. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7480. if (wds_tx_ucast || wds_tx_mcast) {
  7481. peer->wds_enabled = 1;
  7482. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7483. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7484. } else {
  7485. peer->wds_enabled = 0;
  7486. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7487. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7488. }
  7489. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7490. FL("Policy Update set to :\
  7491. peer->wds_enabled %d\
  7492. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7493. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7494. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7495. peer->wds_ecm.wds_tx_mcast_4addr);
  7496. return;
  7497. }
  7498. #endif
  7499. static struct cdp_wds_ops dp_ops_wds = {
  7500. .vdev_set_wds = dp_vdev_set_wds,
  7501. #ifdef WDS_VENDOR_EXTENSION
  7502. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7503. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7504. #endif
  7505. };
  7506. /*
  7507. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7508. * @vdev_handle - datapath vdev handle
  7509. * @callback - callback function
  7510. * @ctxt: callback context
  7511. *
  7512. */
  7513. static void
  7514. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7515. ol_txrx_data_tx_cb callback, void *ctxt)
  7516. {
  7517. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7518. vdev->tx_non_std_data_callback.func = callback;
  7519. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7520. }
  7521. /**
  7522. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7523. * @pdev_hdl: datapath pdev handle
  7524. *
  7525. * Return: opaque pointer to dp txrx handle
  7526. */
  7527. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7528. {
  7529. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7530. return pdev->dp_txrx_handle;
  7531. }
  7532. /**
  7533. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7534. * @pdev_hdl: datapath pdev handle
  7535. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7536. *
  7537. * Return: void
  7538. */
  7539. static void
  7540. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7541. {
  7542. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7543. pdev->dp_txrx_handle = dp_txrx_hdl;
  7544. }
  7545. /**
  7546. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7547. * @soc_handle: datapath soc handle
  7548. *
  7549. * Return: opaque pointer to external dp (non-core DP)
  7550. */
  7551. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7552. {
  7553. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7554. return soc->external_txrx_handle;
  7555. }
  7556. /**
  7557. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7558. * @soc_handle: datapath soc handle
  7559. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7560. *
  7561. * Return: void
  7562. */
  7563. static void
  7564. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7565. {
  7566. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7567. soc->external_txrx_handle = txrx_handle;
  7568. }
  7569. /**
  7570. * dp_get_cfg_capabilities() - get dp capabilities
  7571. * @soc_handle: datapath soc handle
  7572. * @dp_caps: enum for dp capabilities
  7573. *
  7574. * Return: bool to determine if dp caps is enabled
  7575. */
  7576. static bool
  7577. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7578. enum cdp_capabilities dp_caps)
  7579. {
  7580. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7581. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7582. }
  7583. #ifdef FEATURE_AST
  7584. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7585. {
  7586. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7587. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7588. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7589. /*
  7590. * For BSS peer, new peer is not created on alloc_node if the
  7591. * peer with same address already exists , instead refcnt is
  7592. * increased for existing peer. Correspondingly in delete path,
  7593. * only refcnt is decreased; and peer is only deleted , when all
  7594. * references are deleted. So delete_in_progress should not be set
  7595. * for bss_peer, unless only 2 reference remains (peer map reference
  7596. * and peer hash table reference).
  7597. */
  7598. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7599. return;
  7600. }
  7601. peer->delete_in_progress = true;
  7602. dp_peer_delete_ast_entries(soc, peer);
  7603. }
  7604. #endif
  7605. #ifdef ATH_SUPPORT_NAC_RSSI
  7606. /**
  7607. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7608. * @vdev_hdl: DP vdev handle
  7609. * @rssi: rssi value
  7610. *
  7611. * Return: 0 for success. nonzero for failure.
  7612. */
  7613. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7614. char *mac_addr,
  7615. uint8_t *rssi)
  7616. {
  7617. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7618. struct dp_pdev *pdev = vdev->pdev;
  7619. struct dp_neighbour_peer *peer = NULL;
  7620. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7621. *rssi = 0;
  7622. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7623. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7624. neighbour_peer_list_elem) {
  7625. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7626. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7627. *rssi = peer->rssi;
  7628. status = QDF_STATUS_SUCCESS;
  7629. break;
  7630. }
  7631. }
  7632. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7633. return status;
  7634. }
  7635. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7636. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7637. uint8_t chan_num)
  7638. {
  7639. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7640. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7641. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7642. pdev->nac_rssi_filtering = 1;
  7643. /* Store address of NAC (neighbour peer) which will be checked
  7644. * against TA of received packets.
  7645. */
  7646. if (cmd == CDP_NAC_PARAM_ADD) {
  7647. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7648. client_macaddr);
  7649. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7650. dp_update_filter_neighbour_peers(vdev_handle,
  7651. DP_NAC_PARAM_DEL,
  7652. client_macaddr);
  7653. }
  7654. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7655. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7656. ((void *)vdev->pdev->ctrl_pdev,
  7657. vdev->vdev_id, cmd, bssid);
  7658. return QDF_STATUS_SUCCESS;
  7659. }
  7660. #endif
  7661. /**
  7662. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7663. * for pktlog
  7664. * @txrx_pdev_handle: cdp_pdev handle
  7665. * @enb_dsb: Enable or disable peer based filtering
  7666. *
  7667. * Return: QDF_STATUS
  7668. */
  7669. static int
  7670. dp_enable_peer_based_pktlog(
  7671. struct cdp_pdev *txrx_pdev_handle,
  7672. char *mac_addr, uint8_t enb_dsb)
  7673. {
  7674. struct dp_peer *peer;
  7675. uint8_t local_id;
  7676. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7677. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7678. mac_addr, &local_id);
  7679. if (!peer) {
  7680. dp_err("Invalid Peer");
  7681. return QDF_STATUS_E_FAILURE;
  7682. }
  7683. peer->peer_based_pktlog_filter = enb_dsb;
  7684. pdev->dp_peer_based_pktlog = enb_dsb;
  7685. return QDF_STATUS_SUCCESS;
  7686. }
  7687. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7688. uint32_t max_peers,
  7689. bool peer_map_unmap_v2)
  7690. {
  7691. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7692. soc->max_peers = max_peers;
  7693. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7694. if (dp_peer_find_attach(soc))
  7695. return QDF_STATUS_E_FAILURE;
  7696. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7697. return QDF_STATUS_SUCCESS;
  7698. }
  7699. /**
  7700. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7701. * @dp_pdev: dp pdev handle
  7702. * @ctrl_pdev: UMAC ctrl pdev handle
  7703. *
  7704. * Return: void
  7705. */
  7706. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7707. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7708. {
  7709. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7710. pdev->ctrl_pdev = ctrl_pdev;
  7711. }
  7712. /*
  7713. * dp_get_cfg() - get dp cfg
  7714. * @soc: cdp soc handle
  7715. * @cfg: cfg enum
  7716. *
  7717. * Return: cfg value
  7718. */
  7719. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7720. {
  7721. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7722. uint32_t value = 0;
  7723. switch (cfg) {
  7724. case cfg_dp_enable_data_stall:
  7725. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7726. break;
  7727. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7728. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7729. break;
  7730. case cfg_dp_tso_enable:
  7731. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7732. break;
  7733. case cfg_dp_lro_enable:
  7734. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7735. break;
  7736. case cfg_dp_gro_enable:
  7737. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7738. break;
  7739. case cfg_dp_tx_flow_start_queue_offset:
  7740. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7741. break;
  7742. case cfg_dp_tx_flow_stop_queue_threshold:
  7743. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7744. break;
  7745. case cfg_dp_disable_intra_bss_fwd:
  7746. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7747. break;
  7748. default:
  7749. value = 0;
  7750. }
  7751. return value;
  7752. }
  7753. static struct cdp_cmn_ops dp_ops_cmn = {
  7754. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7755. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7756. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7757. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7758. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7759. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  7760. .txrx_peer_create = dp_peer_create_wifi3,
  7761. .txrx_peer_setup = dp_peer_setup_wifi3,
  7762. #ifdef FEATURE_AST
  7763. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7764. #else
  7765. .txrx_peer_teardown = NULL,
  7766. #endif
  7767. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7768. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  7769. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7770. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  7771. .txrx_peer_ast_hash_find_by_pdevid =
  7772. dp_peer_ast_hash_find_by_pdevid_wifi3,
  7773. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  7774. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  7775. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  7776. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  7777. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  7778. .txrx_peer_ast_get_nexthop_peer_id =
  7779. dp_peer_ast_get_nexhop_peer_id_wifi3,
  7780. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  7781. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  7782. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  7783. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  7784. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  7785. #endif
  7786. .txrx_peer_delete = dp_peer_delete_wifi3,
  7787. .txrx_vdev_register = dp_vdev_register_wifi3,
  7788. .txrx_soc_detach = dp_soc_detach_wifi3,
  7789. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  7790. .txrx_soc_init = dp_soc_init_wifi3,
  7791. .txrx_tso_soc_attach = dp_tso_soc_attach,
  7792. .txrx_tso_soc_detach = dp_tso_soc_detach,
  7793. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7794. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7795. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7796. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7797. .txrx_ath_getstats = dp_get_device_stats,
  7798. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7799. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7800. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7801. .delba_process = dp_delba_process_wifi3,
  7802. .set_addba_response = dp_set_addba_response,
  7803. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7804. .flush_cache_rx_queue = NULL,
  7805. /* TODO: get API's for dscp-tid need to be added*/
  7806. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7807. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7808. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7809. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7810. .txrx_get_total_per = dp_get_total_per,
  7811. .txrx_stats_request = dp_txrx_stats_request,
  7812. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7813. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7814. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7815. .txrx_set_nac = dp_set_nac,
  7816. .txrx_get_tx_pending = dp_get_tx_pending,
  7817. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7818. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7819. .display_stats = dp_txrx_dump_stats,
  7820. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7821. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7822. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7823. .txrx_intr_detach = dp_soc_interrupt_detach,
  7824. .set_pn_check = dp_set_pn_check_wifi3,
  7825. .update_config_parameters = dp_update_config_parameters,
  7826. /* TODO: Add other functions */
  7827. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7828. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7829. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7830. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7831. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7832. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7833. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7834. .tx_send = dp_tx_send,
  7835. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7836. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7837. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7838. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7839. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7840. .txrx_get_os_rx_handles_from_vdev =
  7841. dp_get_os_rx_handles_from_vdev_wifi3,
  7842. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7843. .get_dp_capabilities = dp_get_cfg_capabilities,
  7844. .txrx_get_cfg = dp_get_cfg,
  7845. };
  7846. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7847. .txrx_peer_authorize = dp_peer_authorize,
  7848. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7849. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7850. #ifdef MESH_MODE_SUPPORT
  7851. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7852. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7853. #endif
  7854. .txrx_set_vdev_param = dp_set_vdev_param,
  7855. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7856. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7857. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7858. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7859. .txrx_update_filter_neighbour_peers =
  7860. dp_update_filter_neighbour_peers,
  7861. .txrx_get_sec_type = dp_get_sec_type,
  7862. /* TODO: Add other functions */
  7863. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7864. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7865. #ifdef WDI_EVENT_ENABLE
  7866. .txrx_get_pldev = dp_get_pldev,
  7867. #endif
  7868. .txrx_set_pdev_param = dp_set_pdev_param,
  7869. #ifdef ATH_SUPPORT_NAC_RSSI
  7870. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7871. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7872. #endif
  7873. .set_key = dp_set_michael_key,
  7874. .txrx_get_vdev_param = dp_get_vdev_param,
  7875. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  7876. };
  7877. static struct cdp_me_ops dp_ops_me = {
  7878. #ifdef ATH_SUPPORT_IQUE
  7879. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7880. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7881. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7882. #endif
  7883. .tx_me_find_ast_entry = NULL,
  7884. };
  7885. static struct cdp_mon_ops dp_ops_mon = {
  7886. .txrx_monitor_set_filter_ucast_data = NULL,
  7887. .txrx_monitor_set_filter_mcast_data = NULL,
  7888. .txrx_monitor_set_filter_non_data = NULL,
  7889. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7890. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7891. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7892. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7893. /* Added support for HK advance filter */
  7894. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7895. };
  7896. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7897. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7898. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7899. .get_htt_stats = dp_get_htt_stats,
  7900. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7901. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7902. .txrx_stats_publish = dp_txrx_stats_publish,
  7903. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7904. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7905. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7906. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7907. /* TODO */
  7908. };
  7909. static struct cdp_raw_ops dp_ops_raw = {
  7910. /* TODO */
  7911. };
  7912. #ifdef CONFIG_WIN
  7913. static struct cdp_pflow_ops dp_ops_pflow = {
  7914. /* TODO */
  7915. };
  7916. #endif /* CONFIG_WIN */
  7917. #ifdef FEATURE_RUNTIME_PM
  7918. /**
  7919. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7920. * @opaque_pdev: DP pdev context
  7921. *
  7922. * DP is ready to runtime suspend if there are no pending TX packets.
  7923. *
  7924. * Return: QDF_STATUS
  7925. */
  7926. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7927. {
  7928. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7929. struct dp_soc *soc = pdev->soc;
  7930. /* Abort if there are any pending TX packets */
  7931. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7932. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7933. FL("Abort suspend due to pending TX packets"));
  7934. return QDF_STATUS_E_AGAIN;
  7935. }
  7936. if (soc->intr_mode == DP_INTR_POLL)
  7937. qdf_timer_stop(&soc->int_timer);
  7938. return QDF_STATUS_SUCCESS;
  7939. }
  7940. /**
  7941. * dp_runtime_resume() - ensure DP is ready to runtime resume
  7942. * @opaque_pdev: DP pdev context
  7943. *
  7944. * Resume DP for runtime PM.
  7945. *
  7946. * Return: QDF_STATUS
  7947. */
  7948. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7949. {
  7950. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7951. struct dp_soc *soc = pdev->soc;
  7952. void *hal_srng;
  7953. int i;
  7954. if (soc->intr_mode == DP_INTR_POLL)
  7955. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7956. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7957. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7958. if (hal_srng) {
  7959. /* We actually only need to acquire the lock */
  7960. hal_srng_access_start(soc->hal_soc, hal_srng);
  7961. /* Update SRC ring head pointer for HW to send
  7962. all pending packets */
  7963. hal_srng_access_end(soc->hal_soc, hal_srng);
  7964. }
  7965. }
  7966. return QDF_STATUS_SUCCESS;
  7967. }
  7968. #endif /* FEATURE_RUNTIME_PM */
  7969. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7970. {
  7971. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7972. struct dp_soc *soc = pdev->soc;
  7973. if (soc->intr_mode == DP_INTR_POLL)
  7974. qdf_timer_stop(&soc->int_timer);
  7975. return QDF_STATUS_SUCCESS;
  7976. }
  7977. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  7978. {
  7979. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7980. struct dp_soc *soc = pdev->soc;
  7981. if (soc->intr_mode == DP_INTR_POLL)
  7982. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7983. return QDF_STATUS_SUCCESS;
  7984. }
  7985. #ifndef CONFIG_WIN
  7986. static struct cdp_misc_ops dp_ops_misc = {
  7987. .tx_non_std = dp_tx_non_std,
  7988. .get_opmode = dp_get_opmode,
  7989. #ifdef FEATURE_RUNTIME_PM
  7990. .runtime_suspend = dp_runtime_suspend,
  7991. .runtime_resume = dp_runtime_resume,
  7992. #endif /* FEATURE_RUNTIME_PM */
  7993. .pkt_log_init = dp_pkt_log_init,
  7994. .pkt_log_con_service = dp_pkt_log_con_service,
  7995. };
  7996. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7997. /* WIFI 3.0 DP implement as required. */
  7998. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7999. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8000. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8001. .register_pause_cb = dp_txrx_register_pause_cb,
  8002. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8003. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8004. };
  8005. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8006. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8007. };
  8008. #ifdef IPA_OFFLOAD
  8009. static struct cdp_ipa_ops dp_ops_ipa = {
  8010. .ipa_get_resource = dp_ipa_get_resource,
  8011. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8012. .ipa_op_response = dp_ipa_op_response,
  8013. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8014. .ipa_get_stat = dp_ipa_get_stat,
  8015. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8016. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8017. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8018. .ipa_setup = dp_ipa_setup,
  8019. .ipa_cleanup = dp_ipa_cleanup,
  8020. .ipa_setup_iface = dp_ipa_setup_iface,
  8021. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8022. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8023. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8024. .ipa_set_perf_level = dp_ipa_set_perf_level
  8025. };
  8026. #endif
  8027. static struct cdp_bus_ops dp_ops_bus = {
  8028. .bus_suspend = dp_bus_suspend,
  8029. .bus_resume = dp_bus_resume
  8030. };
  8031. static struct cdp_ocb_ops dp_ops_ocb = {
  8032. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8033. };
  8034. static struct cdp_throttle_ops dp_ops_throttle = {
  8035. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8036. };
  8037. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8038. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8039. };
  8040. static struct cdp_cfg_ops dp_ops_cfg = {
  8041. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8042. };
  8043. /*
  8044. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8045. * @dev: physical device instance
  8046. * @peer_mac_addr: peer mac address
  8047. * @local_id: local id for the peer
  8048. * @debug_id: to track enum peer access
  8049. *
  8050. * Return: peer instance pointer
  8051. */
  8052. static inline void *
  8053. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8054. uint8_t *local_id,
  8055. enum peer_debug_id_type debug_id)
  8056. {
  8057. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8058. struct dp_peer *peer;
  8059. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8060. if (!peer)
  8061. return NULL;
  8062. *local_id = peer->local_id;
  8063. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8064. return peer;
  8065. }
  8066. /*
  8067. * dp_peer_release_ref - release peer ref count
  8068. * @peer: peer handle
  8069. * @debug_id: to track enum peer access
  8070. *
  8071. * Return: None
  8072. */
  8073. static inline
  8074. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8075. {
  8076. dp_peer_unref_delete(peer);
  8077. }
  8078. static struct cdp_peer_ops dp_ops_peer = {
  8079. .register_peer = dp_register_peer,
  8080. .clear_peer = dp_clear_peer,
  8081. .find_peer_by_addr = dp_find_peer_by_addr,
  8082. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8083. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8084. .peer_release_ref = dp_peer_release_ref,
  8085. .local_peer_id = dp_local_peer_id,
  8086. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8087. .peer_state_update = dp_peer_state_update,
  8088. .get_vdevid = dp_get_vdevid,
  8089. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8090. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8091. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8092. .get_peer_state = dp_get_peer_state,
  8093. };
  8094. #endif
  8095. static struct cdp_ops dp_txrx_ops = {
  8096. .cmn_drv_ops = &dp_ops_cmn,
  8097. .ctrl_ops = &dp_ops_ctrl,
  8098. .me_ops = &dp_ops_me,
  8099. .mon_ops = &dp_ops_mon,
  8100. .host_stats_ops = &dp_ops_host_stats,
  8101. .wds_ops = &dp_ops_wds,
  8102. .raw_ops = &dp_ops_raw,
  8103. #ifdef CONFIG_WIN
  8104. .pflow_ops = &dp_ops_pflow,
  8105. #endif /* CONFIG_WIN */
  8106. #ifndef CONFIG_WIN
  8107. .misc_ops = &dp_ops_misc,
  8108. .cfg_ops = &dp_ops_cfg,
  8109. .flowctl_ops = &dp_ops_flowctl,
  8110. .l_flowctl_ops = &dp_ops_l_flowctl,
  8111. #ifdef IPA_OFFLOAD
  8112. .ipa_ops = &dp_ops_ipa,
  8113. #endif
  8114. .bus_ops = &dp_ops_bus,
  8115. .ocb_ops = &dp_ops_ocb,
  8116. .peer_ops = &dp_ops_peer,
  8117. .throttle_ops = &dp_ops_throttle,
  8118. .mob_stats_ops = &dp_ops_mob_stats,
  8119. #endif
  8120. };
  8121. /*
  8122. * dp_soc_set_txrx_ring_map()
  8123. * @dp_soc: DP handler for soc
  8124. *
  8125. * Return: Void
  8126. */
  8127. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8128. {
  8129. uint32_t i;
  8130. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8131. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8132. }
  8133. }
  8134. #ifdef QCA_WIFI_QCA8074
  8135. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8136. /**
  8137. * dp_soc_attach_wifi3() - Attach txrx SOC
  8138. * @ctrl_psoc: Opaque SOC handle from control plane
  8139. * @htc_handle: Opaque HTC handle
  8140. * @hif_handle: Opaque HIF handle
  8141. * @qdf_osdev: QDF device
  8142. * @ol_ops: Offload Operations
  8143. * @device_id: Device ID
  8144. *
  8145. * Return: DP SOC handle on success, NULL on failure
  8146. */
  8147. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8148. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8149. struct ol_if_ops *ol_ops, uint16_t device_id)
  8150. {
  8151. struct dp_soc *dp_soc = NULL;
  8152. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8153. ol_ops, device_id);
  8154. if (!dp_soc)
  8155. return NULL;
  8156. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8157. return NULL;
  8158. return (void *)dp_soc;
  8159. }
  8160. #else
  8161. /**
  8162. * dp_soc_attach_wifi3() - Attach txrx SOC
  8163. * @ctrl_psoc: Opaque SOC handle from control plane
  8164. * @htc_handle: Opaque HTC handle
  8165. * @hif_handle: Opaque HIF handle
  8166. * @qdf_osdev: QDF device
  8167. * @ol_ops: Offload Operations
  8168. * @device_id: Device ID
  8169. *
  8170. * Return: DP SOC handle on success, NULL on failure
  8171. */
  8172. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8173. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8174. struct ol_if_ops *ol_ops, uint16_t device_id)
  8175. {
  8176. struct dp_soc *dp_soc = NULL;
  8177. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8178. ol_ops, device_id);
  8179. return (void *)dp_soc;
  8180. }
  8181. #endif
  8182. /**
  8183. * dp_soc_attach() - Attach txrx SOC
  8184. * @ctrl_psoc: Opaque SOC handle from control plane
  8185. * @htc_handle: Opaque HTC handle
  8186. * @qdf_osdev: QDF device
  8187. * @ol_ops: Offload Operations
  8188. * @device_id: Device ID
  8189. *
  8190. * Return: DP SOC handle on success, NULL on failure
  8191. */
  8192. static struct dp_soc *
  8193. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8194. struct ol_if_ops *ol_ops, uint16_t device_id)
  8195. {
  8196. int int_ctx;
  8197. struct dp_soc *soc = NULL;
  8198. struct htt_soc *htt_soc = NULL;
  8199. soc = qdf_mem_malloc(sizeof(*soc));
  8200. if (!soc) {
  8201. dp_err("DP SOC memory allocation failed");
  8202. goto fail0;
  8203. }
  8204. int_ctx = 0;
  8205. soc->device_id = device_id;
  8206. soc->cdp_soc.ops = &dp_txrx_ops;
  8207. soc->cdp_soc.ol_ops = ol_ops;
  8208. soc->ctrl_psoc = ctrl_psoc;
  8209. soc->osdev = qdf_osdev;
  8210. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8211. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8212. if (!soc->wlan_cfg_ctx) {
  8213. dp_err("wlan_cfg_ctx failed\n");
  8214. goto fail1;
  8215. }
  8216. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8217. if (!htt_soc) {
  8218. dp_err("HTT attach failed");
  8219. goto fail1;
  8220. }
  8221. soc->htt_handle = htt_soc;
  8222. htt_soc->dp_soc = soc;
  8223. htt_soc->htc_soc = htc_handle;
  8224. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8225. goto fail2;
  8226. return (void *)soc;
  8227. fail2:
  8228. qdf_mem_free(htt_soc);
  8229. fail1:
  8230. qdf_mem_free(soc);
  8231. fail0:
  8232. return NULL;
  8233. }
  8234. /**
  8235. * dp_soc_init() - Initialize txrx SOC
  8236. * @dp_soc: Opaque DP SOC handle
  8237. * @htc_handle: Opaque HTC handle
  8238. * @hif_handle: Opaque HIF handle
  8239. *
  8240. * Return: DP SOC handle on success, NULL on failure
  8241. */
  8242. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8243. {
  8244. int target_type;
  8245. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8246. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8247. htt_soc->htc_soc = htc_handle;
  8248. soc->hif_handle = hif_handle;
  8249. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8250. if (!soc->hal_soc)
  8251. return NULL;
  8252. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8253. soc->hal_soc, soc->osdev);
  8254. target_type = hal_get_target_type(soc->hal_soc);
  8255. switch (target_type) {
  8256. case TARGET_TYPE_QCA6290:
  8257. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8258. REO_DST_RING_SIZE_QCA6290);
  8259. soc->ast_override_support = 1;
  8260. break;
  8261. #ifdef QCA_WIFI_QCA6390
  8262. case TARGET_TYPE_QCA6390:
  8263. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8264. REO_DST_RING_SIZE_QCA6290);
  8265. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8266. soc->ast_override_support = 1;
  8267. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8268. int int_ctx;
  8269. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8270. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8271. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8272. }
  8273. }
  8274. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8275. break;
  8276. #endif
  8277. case TARGET_TYPE_QCA8074:
  8278. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8279. REO_DST_RING_SIZE_QCA8074);
  8280. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8281. break;
  8282. case TARGET_TYPE_QCA8074V2:
  8283. case TARGET_TYPE_QCA6018:
  8284. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8285. REO_DST_RING_SIZE_QCA8074);
  8286. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8287. soc->hw_nac_monitor_support = 1;
  8288. soc->ast_override_support = 1;
  8289. soc->per_tid_basize_max_tid = 8;
  8290. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8291. break;
  8292. default:
  8293. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8294. qdf_assert_always(0);
  8295. break;
  8296. }
  8297. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8298. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8299. soc->cce_disable = false;
  8300. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8301. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8302. CDP_CFG_MAX_PEER_ID);
  8303. if (ret != -EINVAL) {
  8304. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8305. }
  8306. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8307. CDP_CFG_CCE_DISABLE);
  8308. if (ret == 1)
  8309. soc->cce_disable = true;
  8310. }
  8311. qdf_spinlock_create(&soc->peer_ref_mutex);
  8312. qdf_spinlock_create(&soc->ast_lock);
  8313. dp_soc_wds_attach(soc);
  8314. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8315. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8316. /* fill the tx/rx cpu ring map*/
  8317. dp_soc_set_txrx_ring_map(soc);
  8318. qdf_spinlock_create(&soc->htt_stats.lock);
  8319. /* initialize work queue for stats processing */
  8320. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8321. return soc;
  8322. }
  8323. /**
  8324. * dp_soc_init_wifi3() - Initialize txrx SOC
  8325. * @dp_soc: Opaque DP SOC handle
  8326. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8327. * @hif_handle: Opaque HIF handle
  8328. * @htc_handle: Opaque HTC handle
  8329. * @qdf_osdev: QDF device (Unused)
  8330. * @ol_ops: Offload Operations (Unused)
  8331. * @device_id: Device ID (Unused)
  8332. *
  8333. * Return: DP SOC handle on success, NULL on failure
  8334. */
  8335. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8336. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8337. struct ol_if_ops *ol_ops, uint16_t device_id)
  8338. {
  8339. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8340. }
  8341. #endif
  8342. /*
  8343. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8344. *
  8345. * @soc: handle to DP soc
  8346. * @mac_id: MAC id
  8347. *
  8348. * Return: Return pdev corresponding to MAC
  8349. */
  8350. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8351. {
  8352. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8353. return soc->pdev_list[mac_id];
  8354. /* Typically for MCL as there only 1 PDEV*/
  8355. return soc->pdev_list[0];
  8356. }
  8357. /*
  8358. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8359. * @soc: DP SoC context
  8360. * @max_mac_rings: No of MAC rings
  8361. *
  8362. * Return: None
  8363. */
  8364. static
  8365. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8366. int *max_mac_rings)
  8367. {
  8368. bool dbs_enable = false;
  8369. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8370. dbs_enable = soc->cdp_soc.ol_ops->
  8371. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8372. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8373. }
  8374. /*
  8375. * dp_set_pktlog_wifi3() - attach txrx vdev
  8376. * @pdev: Datapath PDEV handle
  8377. * @event: which event's notifications are being subscribed to
  8378. * @enable: WDI event subscribe or not. (True or False)
  8379. *
  8380. * Return: Success, NULL on failure
  8381. */
  8382. #ifdef WDI_EVENT_ENABLE
  8383. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8384. bool enable)
  8385. {
  8386. struct dp_soc *soc = NULL;
  8387. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8388. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8389. (pdev->wlan_cfg_ctx);
  8390. uint8_t mac_id = 0;
  8391. soc = pdev->soc;
  8392. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8393. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8394. FL("Max_mac_rings %d "),
  8395. max_mac_rings);
  8396. if (enable) {
  8397. switch (event) {
  8398. case WDI_EVENT_RX_DESC:
  8399. if (pdev->monitor_vdev) {
  8400. /* Nothing needs to be done if monitor mode is
  8401. * enabled
  8402. */
  8403. return 0;
  8404. }
  8405. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8406. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8407. htt_tlv_filter.mpdu_start = 1;
  8408. htt_tlv_filter.msdu_start = 1;
  8409. htt_tlv_filter.msdu_end = 1;
  8410. htt_tlv_filter.mpdu_end = 1;
  8411. htt_tlv_filter.packet_header = 1;
  8412. htt_tlv_filter.attention = 1;
  8413. htt_tlv_filter.ppdu_start = 1;
  8414. htt_tlv_filter.ppdu_end = 1;
  8415. htt_tlv_filter.ppdu_end_user_stats = 1;
  8416. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8417. htt_tlv_filter.ppdu_end_status_done = 1;
  8418. htt_tlv_filter.enable_fp = 1;
  8419. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8420. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8421. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8422. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8423. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8424. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8425. for (mac_id = 0; mac_id < max_mac_rings;
  8426. mac_id++) {
  8427. int mac_for_pdev =
  8428. dp_get_mac_id_for_pdev(mac_id,
  8429. pdev->pdev_id);
  8430. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8431. mac_for_pdev,
  8432. pdev->rxdma_mon_status_ring[mac_id]
  8433. .hal_srng,
  8434. RXDMA_MONITOR_STATUS,
  8435. RX_BUFFER_SIZE,
  8436. &htt_tlv_filter);
  8437. }
  8438. if (soc->reap_timer_init)
  8439. qdf_timer_mod(&soc->mon_reap_timer,
  8440. DP_INTR_POLL_TIMER_MS);
  8441. }
  8442. break;
  8443. case WDI_EVENT_LITE_RX:
  8444. if (pdev->monitor_vdev) {
  8445. /* Nothing needs to be done if monitor mode is
  8446. * enabled
  8447. */
  8448. return 0;
  8449. }
  8450. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8451. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8452. htt_tlv_filter.ppdu_start = 1;
  8453. htt_tlv_filter.ppdu_end = 1;
  8454. htt_tlv_filter.ppdu_end_user_stats = 1;
  8455. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8456. htt_tlv_filter.ppdu_end_status_done = 1;
  8457. htt_tlv_filter.mpdu_start = 1;
  8458. htt_tlv_filter.enable_fp = 1;
  8459. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8460. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8461. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8462. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8463. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8464. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8465. for (mac_id = 0; mac_id < max_mac_rings;
  8466. mac_id++) {
  8467. int mac_for_pdev =
  8468. dp_get_mac_id_for_pdev(mac_id,
  8469. pdev->pdev_id);
  8470. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8471. mac_for_pdev,
  8472. pdev->rxdma_mon_status_ring[mac_id]
  8473. .hal_srng,
  8474. RXDMA_MONITOR_STATUS,
  8475. RX_BUFFER_SIZE_PKTLOG_LITE,
  8476. &htt_tlv_filter);
  8477. }
  8478. if (soc->reap_timer_init)
  8479. qdf_timer_mod(&soc->mon_reap_timer,
  8480. DP_INTR_POLL_TIMER_MS);
  8481. }
  8482. break;
  8483. case WDI_EVENT_LITE_T2H:
  8484. if (pdev->monitor_vdev) {
  8485. /* Nothing needs to be done if monitor mode is
  8486. * enabled
  8487. */
  8488. return 0;
  8489. }
  8490. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8491. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8492. mac_id, pdev->pdev_id);
  8493. pdev->pktlog_ppdu_stats = true;
  8494. dp_h2t_cfg_stats_msg_send(pdev,
  8495. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8496. mac_for_pdev);
  8497. }
  8498. break;
  8499. default:
  8500. /* Nothing needs to be done for other pktlog types */
  8501. break;
  8502. }
  8503. } else {
  8504. switch (event) {
  8505. case WDI_EVENT_RX_DESC:
  8506. case WDI_EVENT_LITE_RX:
  8507. if (pdev->monitor_vdev) {
  8508. /* Nothing needs to be done if monitor mode is
  8509. * enabled
  8510. */
  8511. return 0;
  8512. }
  8513. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8514. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8515. for (mac_id = 0; mac_id < max_mac_rings;
  8516. mac_id++) {
  8517. int mac_for_pdev =
  8518. dp_get_mac_id_for_pdev(mac_id,
  8519. pdev->pdev_id);
  8520. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8521. mac_for_pdev,
  8522. pdev->rxdma_mon_status_ring[mac_id]
  8523. .hal_srng,
  8524. RXDMA_MONITOR_STATUS,
  8525. RX_BUFFER_SIZE,
  8526. &htt_tlv_filter);
  8527. }
  8528. if (soc->reap_timer_init)
  8529. qdf_timer_stop(&soc->mon_reap_timer);
  8530. }
  8531. break;
  8532. case WDI_EVENT_LITE_T2H:
  8533. if (pdev->monitor_vdev) {
  8534. /* Nothing needs to be done if monitor mode is
  8535. * enabled
  8536. */
  8537. return 0;
  8538. }
  8539. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8540. * passing value 0. Once these macros will define in htt
  8541. * header file will use proper macros
  8542. */
  8543. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8544. int mac_for_pdev =
  8545. dp_get_mac_id_for_pdev(mac_id,
  8546. pdev->pdev_id);
  8547. pdev->pktlog_ppdu_stats = false;
  8548. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8549. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8550. mac_for_pdev);
  8551. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8552. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8553. mac_for_pdev);
  8554. } else if (pdev->enhanced_stats_en) {
  8555. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8556. mac_for_pdev);
  8557. }
  8558. }
  8559. break;
  8560. default:
  8561. /* Nothing needs to be done for other pktlog types */
  8562. break;
  8563. }
  8564. }
  8565. return 0;
  8566. }
  8567. #endif