dp_main.c 226 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #ifdef CONFIG_MCL
  57. #ifndef REMOVE_PKT_LOG
  58. #include <pktlog_ac_api.h>
  59. #include <pktlog_ac.h>
  60. #endif
  61. #endif
  62. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  63. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  64. uint8_t *peer_mac_addr,
  65. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  66. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  67. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  68. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  69. #define DP_INTR_POLL_TIMER_MS 10
  70. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  71. #define DP_MCS_LENGTH (6*MAX_MCS)
  72. #define DP_NSS_LENGTH (6*SS_COUNT)
  73. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  74. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  75. #define DP_MAX_MCS_STRING_LEN 30
  76. #define DP_CURR_FW_STATS_AVAIL 19
  77. #define DP_HTT_DBG_EXT_STATS_MAX 256
  78. #define DP_MAX_SLEEP_TIME 100
  79. #ifdef IPA_OFFLOAD
  80. /* Exclude IPA rings from the interrupt context */
  81. #define TX_RING_MASK_VAL 0xb
  82. #define RX_RING_MASK_VAL 0x7
  83. #else
  84. #define TX_RING_MASK_VAL 0xF
  85. #define RX_RING_MASK_VAL 0xF
  86. #endif
  87. #define STR_MAXLEN 64
  88. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  89. /* PPDU stats mask sent to FW to enable enhanced stats */
  90. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  91. /* PPDU stats mask sent to FW to support debug sniffer feature */
  92. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  93. /* PPDU stats mask sent to FW to support BPR feature*/
  94. #define DP_PPDU_STATS_CFG_BPR 0x2000
  95. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  96. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  97. DP_PPDU_STATS_CFG_ENH_STATS)
  98. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  99. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  100. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  101. #define RNG_ERR "SRNG setup failed for"
  102. /**
  103. * default_dscp_tid_map - Default DSCP-TID mapping
  104. *
  105. * DSCP TID
  106. * 000000 0
  107. * 001000 1
  108. * 010000 2
  109. * 011000 3
  110. * 100000 4
  111. * 101000 5
  112. * 110000 6
  113. * 111000 7
  114. */
  115. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  116. 0, 0, 0, 0, 0, 0, 0, 0,
  117. 1, 1, 1, 1, 1, 1, 1, 1,
  118. 2, 2, 2, 2, 2, 2, 2, 2,
  119. 3, 3, 3, 3, 3, 3, 3, 3,
  120. 4, 4, 4, 4, 4, 4, 4, 4,
  121. 5, 5, 5, 5, 5, 5, 5, 5,
  122. 6, 6, 6, 6, 6, 6, 6, 6,
  123. 7, 7, 7, 7, 7, 7, 7, 7,
  124. };
  125. /*
  126. * struct dp_rate_debug
  127. *
  128. * @mcs_type: print string for a given mcs
  129. * @valid: valid mcs rate?
  130. */
  131. struct dp_rate_debug {
  132. char mcs_type[DP_MAX_MCS_STRING_LEN];
  133. uint8_t valid;
  134. };
  135. #define MCS_VALID 1
  136. #define MCS_INVALID 0
  137. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  138. {
  139. {"OFDM 48 Mbps", MCS_VALID},
  140. {"OFDM 24 Mbps", MCS_VALID},
  141. {"OFDM 12 Mbps", MCS_VALID},
  142. {"OFDM 6 Mbps ", MCS_VALID},
  143. {"OFDM 54 Mbps", MCS_VALID},
  144. {"OFDM 36 Mbps", MCS_VALID},
  145. {"OFDM 18 Mbps", MCS_VALID},
  146. {"OFDM 9 Mbps ", MCS_VALID},
  147. {"INVALID ", MCS_INVALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_VALID},
  152. },
  153. {
  154. {"CCK 11 Mbps Long ", MCS_VALID},
  155. {"CCK 5.5 Mbps Long ", MCS_VALID},
  156. {"CCK 2 Mbps Long ", MCS_VALID},
  157. {"CCK 1 Mbps Long ", MCS_VALID},
  158. {"CCK 11 Mbps Short ", MCS_VALID},
  159. {"CCK 5.5 Mbps Short", MCS_VALID},
  160. {"CCK 2 Mbps Short ", MCS_VALID},
  161. {"INVALID ", MCS_INVALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_VALID},
  167. },
  168. {
  169. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  170. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  171. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  172. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  173. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  174. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  175. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  176. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  177. {"INVALID ", MCS_INVALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_VALID},
  182. },
  183. {
  184. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  185. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  186. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  187. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  188. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  189. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  190. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  191. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  192. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  193. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  194. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  195. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  196. {"INVALID ", MCS_VALID},
  197. },
  198. {
  199. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  200. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  201. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  202. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  203. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  204. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  205. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  206. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  207. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  208. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  209. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  210. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  211. {"INVALID ", MCS_VALID},
  212. }
  213. };
  214. /**
  215. * @brief Cpu ring map types
  216. */
  217. enum dp_cpu_ring_map_types {
  218. DP_DEFAULT_MAP,
  219. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  220. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  221. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  222. DP_CPU_RING_MAP_MAX
  223. };
  224. /**
  225. * @brief Cpu to tx ring map
  226. */
  227. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  228. {0x0, 0x1, 0x2, 0x0},
  229. {0x1, 0x2, 0x1, 0x2},
  230. {0x0, 0x2, 0x0, 0x2},
  231. {0x2, 0x2, 0x2, 0x2}
  232. };
  233. /**
  234. * @brief Select the type of statistics
  235. */
  236. enum dp_stats_type {
  237. STATS_FW = 0,
  238. STATS_HOST = 1,
  239. STATS_TYPE_MAX = 2,
  240. };
  241. /**
  242. * @brief General Firmware statistics options
  243. *
  244. */
  245. enum dp_fw_stats {
  246. TXRX_FW_STATS_INVALID = -1,
  247. };
  248. /**
  249. * dp_stats_mapping_table - Firmware and Host statistics
  250. * currently supported
  251. */
  252. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  253. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  254. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  264. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  265. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  267. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  271. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  272. /* Last ENUM for HTT FW STATS */
  273. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  274. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  275. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  276. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  277. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  280. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  281. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  282. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  283. };
  284. /* MCL specific functions */
  285. #ifdef CONFIG_MCL
  286. /**
  287. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  288. * @soc: pointer to dp_soc handle
  289. * @intr_ctx_num: interrupt context number for which mon mask is needed
  290. *
  291. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  292. * This function is returning 0, since in interrupt mode(softirq based RX),
  293. * we donot want to process monitor mode rings in a softirq.
  294. *
  295. * So, in case packet log is enabled for SAP/STA/P2P modes,
  296. * regular interrupt processing will not process monitor mode rings. It would be
  297. * done in a separate timer context.
  298. *
  299. * Return: 0
  300. */
  301. static inline
  302. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  303. {
  304. return 0;
  305. }
  306. /*
  307. * dp_service_mon_rings()- timer to reap monitor rings
  308. * reqd as we are not getting ppdu end interrupts
  309. * @arg: SoC Handle
  310. *
  311. * Return:
  312. *
  313. */
  314. static void dp_service_mon_rings(void *arg)
  315. {
  316. struct dp_soc *soc = (struct dp_soc *)arg;
  317. int ring = 0, work_done, mac_id;
  318. struct dp_pdev *pdev = NULL;
  319. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  320. pdev = soc->pdev_list[ring];
  321. if (!pdev)
  322. continue;
  323. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  324. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  325. pdev->pdev_id);
  326. work_done = dp_mon_process(soc, mac_for_pdev,
  327. QCA_NAPI_BUDGET);
  328. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  329. FL("Reaped %d descs from Monitor rings"),
  330. work_done);
  331. }
  332. }
  333. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  334. }
  335. #ifndef REMOVE_PKT_LOG
  336. /**
  337. * dp_pkt_log_init() - API to initialize packet log
  338. * @ppdev: physical device handle
  339. * @scn: HIF context
  340. *
  341. * Return: none
  342. */
  343. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  344. {
  345. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  346. if (handle->pkt_log_init) {
  347. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  348. "%s: Packet log not initialized", __func__);
  349. return;
  350. }
  351. pktlog_sethandle(&handle->pl_dev, scn);
  352. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  353. if (pktlogmod_init(scn)) {
  354. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  355. "%s: pktlogmod_init failed", __func__);
  356. handle->pkt_log_init = false;
  357. } else {
  358. handle->pkt_log_init = true;
  359. }
  360. }
  361. /**
  362. * dp_pkt_log_con_service() - connect packet log service
  363. * @ppdev: physical device handle
  364. * @scn: device context
  365. *
  366. * Return: none
  367. */
  368. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  369. {
  370. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  371. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  372. pktlog_htc_attach();
  373. }
  374. /**
  375. * dp_pktlogmod_exit() - API to cleanup pktlog info
  376. * @handle: Pdev handle
  377. *
  378. * Return: none
  379. */
  380. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  381. {
  382. void *scn = (void *)handle->soc->hif_handle;
  383. if (!scn) {
  384. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  385. "%s: Invalid hif(scn) handle", __func__);
  386. return;
  387. }
  388. pktlogmod_exit(scn);
  389. handle->pkt_log_init = false;
  390. }
  391. #endif
  392. #else
  393. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  394. /**
  395. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  396. * @soc: pointer to dp_soc handle
  397. * @intr_ctx_num: interrupt context number for which mon mask is needed
  398. *
  399. * Return: mon mask value
  400. */
  401. static inline
  402. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  403. {
  404. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  405. }
  406. #endif
  407. /**
  408. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  409. * @cdp_opaque_vdev: pointer to cdp_vdev
  410. *
  411. * Return: pointer to dp_vdev
  412. */
  413. static
  414. struct dp_vdev * dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  415. {
  416. return (struct dp_vdev *)cdp_opaque_vdev;
  417. }
  418. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  419. struct cdp_peer *peer_hdl,
  420. uint8_t *mac_addr,
  421. enum cdp_txrx_ast_entry_type type,
  422. uint32_t flags)
  423. {
  424. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  425. (struct dp_peer *)peer_hdl,
  426. mac_addr,
  427. type,
  428. flags);
  429. }
  430. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  431. void *ast_entry_hdl)
  432. {
  433. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  434. qdf_spin_lock_bh(&soc->ast_lock);
  435. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  436. (struct dp_ast_entry *)ast_entry_hdl);
  437. qdf_spin_unlock_bh(&soc->ast_lock);
  438. }
  439. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  440. struct cdp_peer *peer_hdl,
  441. uint8_t *wds_macaddr,
  442. uint32_t flags)
  443. {
  444. int status = -1;
  445. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  446. struct dp_ast_entry *ast_entry = NULL;
  447. qdf_spin_lock_bh(&soc->ast_lock);
  448. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  449. if (ast_entry) {
  450. status = dp_peer_update_ast(soc,
  451. (struct dp_peer *)peer_hdl,
  452. ast_entry, flags);
  453. }
  454. qdf_spin_unlock_bh(&soc->ast_lock);
  455. return status;
  456. }
  457. /*
  458. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  459. * @soc_handle: Datapath SOC handle
  460. * @wds_macaddr: WDS entry MAC Address
  461. * Return: None
  462. */
  463. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  464. uint8_t *wds_macaddr, void *vdev_handle)
  465. {
  466. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  467. struct dp_ast_entry *ast_entry = NULL;
  468. qdf_spin_lock_bh(&soc->ast_lock);
  469. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  470. if (ast_entry) {
  471. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  472. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF)) {
  473. ast_entry->is_active = TRUE;
  474. }
  475. }
  476. qdf_spin_unlock_bh(&soc->ast_lock);
  477. }
  478. /*
  479. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  480. * @soc: Datapath SOC handle
  481. *
  482. * Return: None
  483. */
  484. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  485. void *vdev_hdl)
  486. {
  487. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  488. struct dp_pdev *pdev;
  489. struct dp_vdev *vdev;
  490. struct dp_peer *peer;
  491. struct dp_ast_entry *ase, *temp_ase;
  492. int i;
  493. qdf_spin_lock_bh(&soc->ast_lock);
  494. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  495. pdev = soc->pdev_list[i];
  496. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  497. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  498. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  499. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  500. if ((ase->type ==
  501. CDP_TXRX_AST_TYPE_STATIC) ||
  502. (ase->type ==
  503. CDP_TXRX_AST_TYPE_SELF))
  504. continue;
  505. ase->is_active = TRUE;
  506. }
  507. }
  508. }
  509. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  510. }
  511. qdf_spin_unlock_bh(&soc->ast_lock);
  512. }
  513. /*
  514. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  515. * @soc: Datapath SOC handle
  516. *
  517. * Return: None
  518. */
  519. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  520. {
  521. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  522. struct dp_pdev *pdev;
  523. struct dp_vdev *vdev;
  524. struct dp_peer *peer;
  525. struct dp_ast_entry *ase, *temp_ase;
  526. int i;
  527. qdf_spin_lock_bh(&soc->ast_lock);
  528. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  529. pdev = soc->pdev_list[i];
  530. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  531. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  532. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  533. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  534. if ((ase->type ==
  535. CDP_TXRX_AST_TYPE_STATIC) ||
  536. (ase->type ==
  537. CDP_TXRX_AST_TYPE_SELF))
  538. continue;
  539. dp_peer_del_ast(soc, ase);
  540. }
  541. }
  542. }
  543. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  544. }
  545. qdf_spin_unlock_bh(&soc->ast_lock);
  546. }
  547. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  548. uint8_t *ast_mac_addr)
  549. {
  550. struct dp_ast_entry *ast_entry;
  551. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  552. qdf_spin_lock_bh(&soc->ast_lock);
  553. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  554. qdf_spin_unlock_bh(&soc->ast_lock);
  555. return (void *)ast_entry;
  556. }
  557. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  558. void *ast_entry_hdl)
  559. {
  560. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  561. (struct dp_ast_entry *)ast_entry_hdl);
  562. }
  563. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  564. void *ast_entry_hdl)
  565. {
  566. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  567. (struct dp_ast_entry *)ast_entry_hdl);
  568. }
  569. static void dp_peer_ast_set_type_wifi3(
  570. struct cdp_soc_t *soc_hdl,
  571. void *ast_entry_hdl,
  572. enum cdp_txrx_ast_entry_type type)
  573. {
  574. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  575. (struct dp_ast_entry *)ast_entry_hdl,
  576. type);
  577. }
  578. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  579. struct cdp_soc_t *soc_hdl,
  580. void *ast_entry_hdl)
  581. {
  582. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  583. }
  584. /**
  585. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  586. * @ring_num: ring num of the ring being queried
  587. * @grp_mask: the grp_mask array for the ring type in question.
  588. *
  589. * The grp_mask array is indexed by group number and the bit fields correspond
  590. * to ring numbers. We are finding which interrupt group a ring belongs to.
  591. *
  592. * Return: the index in the grp_mask array with the ring number.
  593. * -QDF_STATUS_E_NOENT if no entry is found
  594. */
  595. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  596. {
  597. int ext_group_num;
  598. int mask = 1 << ring_num;
  599. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  600. ext_group_num++) {
  601. if (mask & grp_mask[ext_group_num])
  602. return ext_group_num;
  603. }
  604. return -QDF_STATUS_E_NOENT;
  605. }
  606. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  607. enum hal_ring_type ring_type,
  608. int ring_num)
  609. {
  610. int *grp_mask;
  611. switch (ring_type) {
  612. case WBM2SW_RELEASE:
  613. /* dp_tx_comp_handler - soc->tx_comp_ring */
  614. if (ring_num < 3)
  615. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  616. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  617. else if (ring_num == 3) {
  618. /* sw treats this as a separate ring type */
  619. grp_mask = &soc->wlan_cfg_ctx->
  620. int_rx_wbm_rel_ring_mask[0];
  621. ring_num = 0;
  622. } else {
  623. qdf_assert(0);
  624. return -QDF_STATUS_E_NOENT;
  625. }
  626. break;
  627. case REO_EXCEPTION:
  628. /* dp_rx_err_process - &soc->reo_exception_ring */
  629. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  630. break;
  631. case REO_DST:
  632. /* dp_rx_process - soc->reo_dest_ring */
  633. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  634. break;
  635. case REO_STATUS:
  636. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  637. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  638. break;
  639. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  640. case RXDMA_MONITOR_STATUS:
  641. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  642. case RXDMA_MONITOR_DST:
  643. /* dp_mon_process */
  644. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  645. break;
  646. case RXDMA_DST:
  647. /* dp_rxdma_err_process */
  648. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  649. break;
  650. case RXDMA_BUF:
  651. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  652. break;
  653. case RXDMA_MONITOR_BUF:
  654. /* TODO: support low_thresh interrupt */
  655. return -QDF_STATUS_E_NOENT;
  656. break;
  657. case TCL_DATA:
  658. case TCL_CMD:
  659. case REO_CMD:
  660. case SW2WBM_RELEASE:
  661. case WBM_IDLE_LINK:
  662. /* normally empty SW_TO_HW rings */
  663. return -QDF_STATUS_E_NOENT;
  664. break;
  665. case TCL_STATUS:
  666. case REO_REINJECT:
  667. /* misc unused rings */
  668. return -QDF_STATUS_E_NOENT;
  669. break;
  670. case CE_SRC:
  671. case CE_DST:
  672. case CE_DST_STATUS:
  673. /* CE_rings - currently handled by hif */
  674. default:
  675. return -QDF_STATUS_E_NOENT;
  676. break;
  677. }
  678. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  679. }
  680. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  681. *ring_params, int ring_type, int ring_num)
  682. {
  683. int msi_group_number;
  684. int msi_data_count;
  685. int ret;
  686. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  687. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  688. &msi_data_count, &msi_data_start,
  689. &msi_irq_start);
  690. if (ret)
  691. return;
  692. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  693. ring_num);
  694. if (msi_group_number < 0) {
  695. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  696. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  697. ring_type, ring_num);
  698. ring_params->msi_addr = 0;
  699. ring_params->msi_data = 0;
  700. return;
  701. }
  702. if (msi_group_number > msi_data_count) {
  703. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  704. FL("2 msi_groups will share an msi; msi_group_num %d"),
  705. msi_group_number);
  706. QDF_ASSERT(0);
  707. }
  708. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  709. ring_params->msi_addr = addr_low;
  710. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  711. ring_params->msi_data = (msi_group_number % msi_data_count)
  712. + msi_data_start;
  713. ring_params->flags |= HAL_SRNG_MSI_INTR;
  714. }
  715. /**
  716. * dp_print_ast_stats() - Dump AST table contents
  717. * @soc: Datapath soc handle
  718. *
  719. * return void
  720. */
  721. #ifdef FEATURE_AST
  722. static void dp_print_ast_stats(struct dp_soc *soc)
  723. {
  724. uint8_t i;
  725. uint8_t num_entries = 0;
  726. struct dp_vdev *vdev;
  727. struct dp_pdev *pdev;
  728. struct dp_peer *peer;
  729. struct dp_ast_entry *ase, *tmp_ase;
  730. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  731. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS"};
  732. DP_PRINT_STATS("AST Stats:");
  733. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  734. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  735. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  736. DP_PRINT_STATS("AST Table:");
  737. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  738. pdev = soc->pdev_list[i];
  739. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  740. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  741. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  742. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  743. DP_PRINT_STATS("%6d mac_addr = %pM"
  744. " peer_mac_addr = %pM"
  745. " type = %s"
  746. " next_hop = %d"
  747. " is_active = %d"
  748. " is_bss = %d"
  749. " ast_idx = %d"
  750. " pdev_id = %d"
  751. " vdev_id = %d",
  752. ++num_entries,
  753. ase->mac_addr.raw,
  754. ase->peer->mac_addr.raw,
  755. type[ase->type],
  756. ase->next_hop,
  757. ase->is_active,
  758. ase->is_bss,
  759. ase->ast_idx,
  760. ase->pdev_id,
  761. ase->vdev_id);
  762. }
  763. }
  764. }
  765. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  766. }
  767. }
  768. #else
  769. static void dp_print_ast_stats(struct dp_soc *soc)
  770. {
  771. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  772. return;
  773. }
  774. #endif
  775. static void dp_print_peer_table(struct dp_vdev *vdev)
  776. {
  777. struct dp_peer *peer = NULL;
  778. DP_PRINT_STATS("Dumping Peer Table Stats:");
  779. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  780. if (!peer) {
  781. DP_PRINT_STATS("Invalid Peer");
  782. return;
  783. }
  784. DP_PRINT_STATS(" peer_mac_addr = %pM"
  785. " nawds_enabled = %d"
  786. " bss_peer = %d"
  787. " wapi = %d"
  788. " wds_enabled = %d"
  789. " delete in progress = %d",
  790. peer->mac_addr.raw,
  791. peer->nawds_enabled,
  792. peer->bss_peer,
  793. peer->wapi,
  794. peer->wds_enabled,
  795. peer->delete_in_progress);
  796. }
  797. }
  798. /*
  799. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  800. */
  801. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  802. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  803. {
  804. void *hal_soc = soc->hal_soc;
  805. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  806. /* TODO: See if we should get align size from hal */
  807. uint32_t ring_base_align = 8;
  808. struct hal_srng_params ring_params;
  809. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  810. /* TODO: Currently hal layer takes care of endianness related settings.
  811. * See if these settings need to passed from DP layer
  812. */
  813. ring_params.flags = 0;
  814. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  815. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  816. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  817. srng->hal_srng = NULL;
  818. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  819. srng->num_entries = num_entries;
  820. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  821. soc->osdev, soc->osdev->dev, srng->alloc_size,
  822. &(srng->base_paddr_unaligned));
  823. if (!srng->base_vaddr_unaligned) {
  824. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  825. FL("alloc failed - ring_type: %d, ring_num %d"),
  826. ring_type, ring_num);
  827. return QDF_STATUS_E_NOMEM;
  828. }
  829. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  830. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  831. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  832. ((unsigned long)(ring_params.ring_base_vaddr) -
  833. (unsigned long)srng->base_vaddr_unaligned);
  834. ring_params.num_entries = num_entries;
  835. if (soc->intr_mode == DP_INTR_MSI) {
  836. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  837. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  838. FL("Using MSI for ring_type: %d, ring_num %d"),
  839. ring_type, ring_num);
  840. } else {
  841. ring_params.msi_data = 0;
  842. ring_params.msi_addr = 0;
  843. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  844. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  845. ring_type, ring_num);
  846. }
  847. /*
  848. * Setup interrupt timer and batch counter thresholds for
  849. * interrupt mitigation based on ring type
  850. */
  851. if (ring_type == REO_DST) {
  852. ring_params.intr_timer_thres_us =
  853. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  854. ring_params.intr_batch_cntr_thres_entries =
  855. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  856. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  857. ring_params.intr_timer_thres_us =
  858. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  859. ring_params.intr_batch_cntr_thres_entries =
  860. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  861. } else {
  862. ring_params.intr_timer_thres_us =
  863. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  864. ring_params.intr_batch_cntr_thres_entries =
  865. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  866. }
  867. /* Enable low threshold interrupts for rx buffer rings (regular and
  868. * monitor buffer rings.
  869. * TODO: See if this is required for any other ring
  870. */
  871. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  872. (ring_type == RXDMA_MONITOR_STATUS)) {
  873. /* TODO: Setting low threshold to 1/8th of ring size
  874. * see if this needs to be configurable
  875. */
  876. ring_params.low_threshold = num_entries >> 3;
  877. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  878. ring_params.intr_timer_thres_us =
  879. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  880. ring_params.intr_batch_cntr_thres_entries = 0;
  881. }
  882. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  883. mac_id, &ring_params);
  884. if (!srng->hal_srng) {
  885. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  886. srng->alloc_size,
  887. srng->base_vaddr_unaligned,
  888. srng->base_paddr_unaligned, 0);
  889. }
  890. return 0;
  891. }
  892. /**
  893. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  894. * Any buffers allocated and attached to ring entries are expected to be freed
  895. * before calling this function.
  896. */
  897. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  898. int ring_type, int ring_num)
  899. {
  900. if (!srng->hal_srng) {
  901. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  902. FL("Ring type: %d, num:%d not setup"),
  903. ring_type, ring_num);
  904. return;
  905. }
  906. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  907. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  908. srng->alloc_size,
  909. srng->base_vaddr_unaligned,
  910. srng->base_paddr_unaligned, 0);
  911. srng->hal_srng = NULL;
  912. }
  913. /* TODO: Need this interface from HIF */
  914. void *hif_get_hal_handle(void *hif_handle);
  915. /*
  916. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  917. * @dp_ctx: DP SOC handle
  918. * @budget: Number of frames/descriptors that can be processed in one shot
  919. *
  920. * Return: remaining budget/quota for the soc device
  921. */
  922. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  923. {
  924. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  925. struct dp_soc *soc = int_ctx->soc;
  926. int ring = 0;
  927. uint32_t work_done = 0;
  928. int budget = dp_budget;
  929. uint8_t tx_mask = int_ctx->tx_ring_mask;
  930. uint8_t rx_mask = int_ctx->rx_ring_mask;
  931. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  932. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  933. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  934. uint32_t remaining_quota = dp_budget;
  935. struct dp_pdev *pdev = NULL;
  936. int mac_id;
  937. /* Process Tx completion interrupts first to return back buffers */
  938. while (tx_mask) {
  939. if (tx_mask & 0x1) {
  940. work_done = dp_tx_comp_handler(soc,
  941. soc->tx_comp_ring[ring].hal_srng,
  942. remaining_quota);
  943. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  944. "tx mask 0x%x ring %d, budget %d, work_done %d",
  945. tx_mask, ring, budget, work_done);
  946. budget -= work_done;
  947. if (budget <= 0)
  948. goto budget_done;
  949. remaining_quota = budget;
  950. }
  951. tx_mask = tx_mask >> 1;
  952. ring++;
  953. }
  954. /* Process REO Exception ring interrupt */
  955. if (rx_err_mask) {
  956. work_done = dp_rx_err_process(soc,
  957. soc->reo_exception_ring.hal_srng,
  958. remaining_quota);
  959. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  960. "REO Exception Ring: work_done %d budget %d",
  961. work_done, budget);
  962. budget -= work_done;
  963. if (budget <= 0) {
  964. goto budget_done;
  965. }
  966. remaining_quota = budget;
  967. }
  968. /* Process Rx WBM release ring interrupt */
  969. if (rx_wbm_rel_mask) {
  970. work_done = dp_rx_wbm_err_process(soc,
  971. soc->rx_rel_ring.hal_srng, remaining_quota);
  972. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  973. "WBM Release Ring: work_done %d budget %d",
  974. work_done, budget);
  975. budget -= work_done;
  976. if (budget <= 0) {
  977. goto budget_done;
  978. }
  979. remaining_quota = budget;
  980. }
  981. /* Process Rx interrupts */
  982. if (rx_mask) {
  983. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  984. if (rx_mask & (1 << ring)) {
  985. work_done = dp_rx_process(int_ctx,
  986. soc->reo_dest_ring[ring].hal_srng,
  987. ring,
  988. remaining_quota);
  989. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  990. "rx mask 0x%x ring %d, work_done %d budget %d",
  991. rx_mask, ring, work_done, budget);
  992. budget -= work_done;
  993. if (budget <= 0)
  994. goto budget_done;
  995. remaining_quota = budget;
  996. }
  997. }
  998. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  999. work_done = dp_rxdma_err_process(soc, ring,
  1000. remaining_quota);
  1001. budget -= work_done;
  1002. }
  1003. }
  1004. if (reo_status_mask)
  1005. dp_reo_status_ring_handler(soc);
  1006. /* Process LMAC interrupts */
  1007. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1008. pdev = soc->pdev_list[ring];
  1009. if (pdev == NULL)
  1010. continue;
  1011. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1012. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1013. pdev->pdev_id);
  1014. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1015. work_done = dp_mon_process(soc, mac_for_pdev,
  1016. remaining_quota);
  1017. budget -= work_done;
  1018. if (budget <= 0)
  1019. goto budget_done;
  1020. remaining_quota = budget;
  1021. }
  1022. if (int_ctx->rxdma2host_ring_mask &
  1023. (1 << mac_for_pdev)) {
  1024. work_done = dp_rxdma_err_process(soc,
  1025. mac_for_pdev,
  1026. remaining_quota);
  1027. budget -= work_done;
  1028. if (budget <= 0)
  1029. goto budget_done;
  1030. remaining_quota = budget;
  1031. }
  1032. if (int_ctx->host2rxdma_ring_mask &
  1033. (1 << mac_for_pdev)) {
  1034. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1035. union dp_rx_desc_list_elem_t *tail = NULL;
  1036. struct dp_srng *rx_refill_buf_ring =
  1037. &pdev->rx_refill_buf_ring;
  1038. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1039. 1);
  1040. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1041. rx_refill_buf_ring,
  1042. &soc->rx_desc_buf[mac_for_pdev], 0,
  1043. &desc_list, &tail);
  1044. }
  1045. }
  1046. }
  1047. qdf_lro_flush(int_ctx->lro_ctx);
  1048. budget_done:
  1049. return dp_budget - budget;
  1050. }
  1051. #ifdef DP_INTR_POLL_BASED
  1052. /* dp_interrupt_timer()- timer poll for interrupts
  1053. *
  1054. * @arg: SoC Handle
  1055. *
  1056. * Return:
  1057. *
  1058. */
  1059. static void dp_interrupt_timer(void *arg)
  1060. {
  1061. struct dp_soc *soc = (struct dp_soc *) arg;
  1062. int i;
  1063. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1064. for (i = 0;
  1065. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1066. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1067. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1068. }
  1069. }
  1070. /*
  1071. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  1072. * @txrx_soc: DP SOC handle
  1073. *
  1074. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1075. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1076. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1077. *
  1078. * Return: 0 for success. nonzero for failure.
  1079. */
  1080. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1081. {
  1082. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1083. int i;
  1084. soc->intr_mode = DP_INTR_POLL;
  1085. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1086. soc->intr_ctx[i].dp_intr_id = i;
  1087. soc->intr_ctx[i].tx_ring_mask =
  1088. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1089. soc->intr_ctx[i].rx_ring_mask =
  1090. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1091. soc->intr_ctx[i].rx_mon_ring_mask =
  1092. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1093. soc->intr_ctx[i].rx_err_ring_mask =
  1094. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1095. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1096. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1097. soc->intr_ctx[i].reo_status_ring_mask =
  1098. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1099. soc->intr_ctx[i].rxdma2host_ring_mask =
  1100. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1101. soc->intr_ctx[i].soc = soc;
  1102. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1103. }
  1104. qdf_timer_init(soc->osdev, &soc->int_timer,
  1105. dp_interrupt_timer, (void *)soc,
  1106. QDF_TIMER_TYPE_WAKE_APPS);
  1107. return QDF_STATUS_SUCCESS;
  1108. }
  1109. #else
  1110. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1111. {
  1112. return -QDF_STATUS_E_NOSUPPORT;
  1113. }
  1114. #endif
  1115. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1116. #if defined(CONFIG_MCL)
  1117. extern int con_mode_monitor;
  1118. /*
  1119. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1120. * @txrx_soc: DP SOC handle
  1121. *
  1122. * Call the appropriate attach function based on the mode of operation.
  1123. * This is a WAR for enabling monitor mode.
  1124. *
  1125. * Return: 0 for success. nonzero for failure.
  1126. */
  1127. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1128. {
  1129. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1130. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1131. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1132. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1133. "%s: Poll mode", __func__);
  1134. return dp_soc_attach_poll(txrx_soc);
  1135. } else {
  1136. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1137. "%s: Interrupt mode", __func__);
  1138. return dp_soc_interrupt_attach(txrx_soc);
  1139. }
  1140. }
  1141. #else
  1142. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1143. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1144. {
  1145. return dp_soc_attach_poll(txrx_soc);
  1146. }
  1147. #else
  1148. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1149. {
  1150. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1151. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1152. return dp_soc_attach_poll(txrx_soc);
  1153. else
  1154. return dp_soc_interrupt_attach(txrx_soc);
  1155. }
  1156. #endif
  1157. #endif
  1158. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1159. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1160. {
  1161. int j;
  1162. int num_irq = 0;
  1163. int tx_mask =
  1164. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1165. int rx_mask =
  1166. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1167. int rx_mon_mask =
  1168. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1169. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1170. soc->wlan_cfg_ctx, intr_ctx_num);
  1171. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1172. soc->wlan_cfg_ctx, intr_ctx_num);
  1173. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1174. soc->wlan_cfg_ctx, intr_ctx_num);
  1175. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1176. soc->wlan_cfg_ctx, intr_ctx_num);
  1177. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1178. soc->wlan_cfg_ctx, intr_ctx_num);
  1179. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1180. if (tx_mask & (1 << j)) {
  1181. irq_id_map[num_irq++] =
  1182. (wbm2host_tx_completions_ring1 - j);
  1183. }
  1184. if (rx_mask & (1 << j)) {
  1185. irq_id_map[num_irq++] =
  1186. (reo2host_destination_ring1 - j);
  1187. }
  1188. if (rxdma2host_ring_mask & (1 << j)) {
  1189. irq_id_map[num_irq++] =
  1190. rxdma2host_destination_ring_mac1 -
  1191. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1192. }
  1193. if (host2rxdma_ring_mask & (1 << j)) {
  1194. irq_id_map[num_irq++] =
  1195. host2rxdma_host_buf_ring_mac1 -
  1196. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1197. }
  1198. if (rx_mon_mask & (1 << j)) {
  1199. irq_id_map[num_irq++] =
  1200. ppdu_end_interrupts_mac1 -
  1201. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1202. irq_id_map[num_irq++] =
  1203. rxdma2host_monitor_status_ring_mac1 -
  1204. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1205. }
  1206. if (rx_wbm_rel_ring_mask & (1 << j))
  1207. irq_id_map[num_irq++] = wbm2host_rx_release;
  1208. if (rx_err_ring_mask & (1 << j))
  1209. irq_id_map[num_irq++] = reo2host_exception;
  1210. if (reo_status_ring_mask & (1 << j))
  1211. irq_id_map[num_irq++] = reo2host_status;
  1212. }
  1213. *num_irq_r = num_irq;
  1214. }
  1215. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1216. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1217. int msi_vector_count, int msi_vector_start)
  1218. {
  1219. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1220. soc->wlan_cfg_ctx, intr_ctx_num);
  1221. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1222. soc->wlan_cfg_ctx, intr_ctx_num);
  1223. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1224. soc->wlan_cfg_ctx, intr_ctx_num);
  1225. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1226. soc->wlan_cfg_ctx, intr_ctx_num);
  1227. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1228. soc->wlan_cfg_ctx, intr_ctx_num);
  1229. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1230. soc->wlan_cfg_ctx, intr_ctx_num);
  1231. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1232. soc->wlan_cfg_ctx, intr_ctx_num);
  1233. unsigned int vector =
  1234. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1235. int num_irq = 0;
  1236. soc->intr_mode = DP_INTR_MSI;
  1237. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1238. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1239. irq_id_map[num_irq++] =
  1240. pld_get_msi_irq(soc->osdev->dev, vector);
  1241. *num_irq_r = num_irq;
  1242. }
  1243. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1244. int *irq_id_map, int *num_irq)
  1245. {
  1246. int msi_vector_count, ret;
  1247. uint32_t msi_base_data, msi_vector_start;
  1248. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1249. &msi_vector_count,
  1250. &msi_base_data,
  1251. &msi_vector_start);
  1252. if (ret)
  1253. return dp_soc_interrupt_map_calculate_integrated(soc,
  1254. intr_ctx_num, irq_id_map, num_irq);
  1255. else
  1256. dp_soc_interrupt_map_calculate_msi(soc,
  1257. intr_ctx_num, irq_id_map, num_irq,
  1258. msi_vector_count, msi_vector_start);
  1259. }
  1260. /*
  1261. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1262. * @txrx_soc: DP SOC handle
  1263. *
  1264. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1265. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1266. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1267. *
  1268. * Return: 0 for success. nonzero for failure.
  1269. */
  1270. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1271. {
  1272. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1273. int i = 0;
  1274. int num_irq = 0;
  1275. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1276. int ret = 0;
  1277. /* Map of IRQ ids registered with one interrupt context */
  1278. int irq_id_map[HIF_MAX_GRP_IRQ];
  1279. int tx_mask =
  1280. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1281. int rx_mask =
  1282. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1283. int rx_mon_mask =
  1284. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1285. int rx_err_ring_mask =
  1286. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1287. int rx_wbm_rel_ring_mask =
  1288. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1289. int reo_status_ring_mask =
  1290. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1291. int rxdma2host_ring_mask =
  1292. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1293. int host2rxdma_ring_mask =
  1294. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1295. soc->intr_ctx[i].dp_intr_id = i;
  1296. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1297. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1298. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1299. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1300. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1301. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1302. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1303. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1304. soc->intr_ctx[i].soc = soc;
  1305. num_irq = 0;
  1306. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1307. &num_irq);
  1308. ret = hif_register_ext_group(soc->hif_handle,
  1309. num_irq, irq_id_map, dp_service_srngs,
  1310. &soc->intr_ctx[i], "dp_intr",
  1311. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1312. if (ret) {
  1313. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1314. FL("failed, ret = %d"), ret);
  1315. return QDF_STATUS_E_FAILURE;
  1316. }
  1317. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1318. }
  1319. hif_configure_ext_group_interrupts(soc->hif_handle);
  1320. return QDF_STATUS_SUCCESS;
  1321. }
  1322. /*
  1323. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1324. * @txrx_soc: DP SOC handle
  1325. *
  1326. * Return: void
  1327. */
  1328. static void dp_soc_interrupt_detach(void *txrx_soc)
  1329. {
  1330. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1331. int i;
  1332. if (soc->intr_mode == DP_INTR_POLL) {
  1333. qdf_timer_stop(&soc->int_timer);
  1334. qdf_timer_free(&soc->int_timer);
  1335. } else {
  1336. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1337. }
  1338. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1339. soc->intr_ctx[i].tx_ring_mask = 0;
  1340. soc->intr_ctx[i].rx_ring_mask = 0;
  1341. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1342. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1343. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1344. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1345. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1346. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1347. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1348. }
  1349. }
  1350. #define AVG_MAX_MPDUS_PER_TID 128
  1351. #define AVG_TIDS_PER_CLIENT 2
  1352. #define AVG_FLOWS_PER_TID 2
  1353. #define AVG_MSDUS_PER_FLOW 128
  1354. #define AVG_MSDUS_PER_MPDU 4
  1355. /*
  1356. * Allocate and setup link descriptor pool that will be used by HW for
  1357. * various link and queue descriptors and managed by WBM
  1358. */
  1359. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1360. {
  1361. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1362. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1363. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1364. uint32_t num_mpdus_per_link_desc =
  1365. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1366. uint32_t num_msdus_per_link_desc =
  1367. hal_num_msdus_per_link_desc(soc->hal_soc);
  1368. uint32_t num_mpdu_links_per_queue_desc =
  1369. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1370. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1371. uint32_t total_link_descs, total_mem_size;
  1372. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1373. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1374. uint32_t num_link_desc_banks;
  1375. uint32_t last_bank_size = 0;
  1376. uint32_t entry_size, num_entries;
  1377. int i;
  1378. uint32_t desc_id = 0;
  1379. /* Only Tx queue descriptors are allocated from common link descriptor
  1380. * pool Rx queue descriptors are not included in this because (REO queue
  1381. * extension descriptors) they are expected to be allocated contiguously
  1382. * with REO queue descriptors
  1383. */
  1384. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1385. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1386. num_mpdu_queue_descs = num_mpdu_link_descs /
  1387. num_mpdu_links_per_queue_desc;
  1388. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1389. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1390. num_msdus_per_link_desc;
  1391. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1392. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1393. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1394. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1395. /* Round up to power of 2 */
  1396. total_link_descs = 1;
  1397. while (total_link_descs < num_entries)
  1398. total_link_descs <<= 1;
  1399. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1400. FL("total_link_descs: %u, link_desc_size: %d"),
  1401. total_link_descs, link_desc_size);
  1402. total_mem_size = total_link_descs * link_desc_size;
  1403. total_mem_size += link_desc_align;
  1404. if (total_mem_size <= max_alloc_size) {
  1405. num_link_desc_banks = 0;
  1406. last_bank_size = total_mem_size;
  1407. } else {
  1408. num_link_desc_banks = (total_mem_size) /
  1409. (max_alloc_size - link_desc_align);
  1410. last_bank_size = total_mem_size %
  1411. (max_alloc_size - link_desc_align);
  1412. }
  1413. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1414. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1415. total_mem_size, num_link_desc_banks);
  1416. for (i = 0; i < num_link_desc_banks; i++) {
  1417. soc->link_desc_banks[i].base_vaddr_unaligned =
  1418. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1419. max_alloc_size,
  1420. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1421. soc->link_desc_banks[i].size = max_alloc_size;
  1422. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1423. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1424. ((unsigned long)(
  1425. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1426. link_desc_align));
  1427. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1428. soc->link_desc_banks[i].base_paddr_unaligned) +
  1429. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1430. (unsigned long)(
  1431. soc->link_desc_banks[i].base_vaddr_unaligned));
  1432. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1433. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1434. FL("Link descriptor memory alloc failed"));
  1435. goto fail;
  1436. }
  1437. }
  1438. if (last_bank_size) {
  1439. /* Allocate last bank in case total memory required is not exact
  1440. * multiple of max_alloc_size
  1441. */
  1442. soc->link_desc_banks[i].base_vaddr_unaligned =
  1443. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1444. last_bank_size,
  1445. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1446. soc->link_desc_banks[i].size = last_bank_size;
  1447. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1448. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1449. ((unsigned long)(
  1450. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1451. link_desc_align));
  1452. soc->link_desc_banks[i].base_paddr =
  1453. (unsigned long)(
  1454. soc->link_desc_banks[i].base_paddr_unaligned) +
  1455. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1456. (unsigned long)(
  1457. soc->link_desc_banks[i].base_vaddr_unaligned));
  1458. }
  1459. /* Allocate and setup link descriptor idle list for HW internal use */
  1460. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1461. total_mem_size = entry_size * total_link_descs;
  1462. if (total_mem_size <= max_alloc_size) {
  1463. void *desc;
  1464. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1465. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1466. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1467. FL("Link desc idle ring setup failed"));
  1468. goto fail;
  1469. }
  1470. hal_srng_access_start_unlocked(soc->hal_soc,
  1471. soc->wbm_idle_link_ring.hal_srng);
  1472. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1473. soc->link_desc_banks[i].base_paddr; i++) {
  1474. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1475. ((unsigned long)(
  1476. soc->link_desc_banks[i].base_vaddr) -
  1477. (unsigned long)(
  1478. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1479. / link_desc_size;
  1480. unsigned long paddr = (unsigned long)(
  1481. soc->link_desc_banks[i].base_paddr);
  1482. while (num_entries && (desc = hal_srng_src_get_next(
  1483. soc->hal_soc,
  1484. soc->wbm_idle_link_ring.hal_srng))) {
  1485. hal_set_link_desc_addr(desc,
  1486. LINK_DESC_COOKIE(desc_id, i), paddr);
  1487. num_entries--;
  1488. desc_id++;
  1489. paddr += link_desc_size;
  1490. }
  1491. }
  1492. hal_srng_access_end_unlocked(soc->hal_soc,
  1493. soc->wbm_idle_link_ring.hal_srng);
  1494. } else {
  1495. uint32_t num_scatter_bufs;
  1496. uint32_t num_entries_per_buf;
  1497. uint32_t rem_entries;
  1498. uint8_t *scatter_buf_ptr;
  1499. uint16_t scatter_buf_num;
  1500. soc->wbm_idle_scatter_buf_size =
  1501. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1502. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1503. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1504. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1505. soc->hal_soc, total_mem_size,
  1506. soc->wbm_idle_scatter_buf_size);
  1507. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1508. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1509. FL("scatter bufs size out of bounds"));
  1510. goto fail;
  1511. }
  1512. for (i = 0; i < num_scatter_bufs; i++) {
  1513. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1514. qdf_mem_alloc_consistent(soc->osdev,
  1515. soc->osdev->dev,
  1516. soc->wbm_idle_scatter_buf_size,
  1517. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1518. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1519. QDF_TRACE(QDF_MODULE_ID_DP,
  1520. QDF_TRACE_LEVEL_ERROR,
  1521. FL("Scatter list memory alloc failed"));
  1522. goto fail;
  1523. }
  1524. }
  1525. /* Populate idle list scatter buffers with link descriptor
  1526. * pointers
  1527. */
  1528. scatter_buf_num = 0;
  1529. scatter_buf_ptr = (uint8_t *)(
  1530. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1531. rem_entries = num_entries_per_buf;
  1532. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1533. soc->link_desc_banks[i].base_paddr; i++) {
  1534. uint32_t num_link_descs =
  1535. (soc->link_desc_banks[i].size -
  1536. ((unsigned long)(
  1537. soc->link_desc_banks[i].base_vaddr) -
  1538. (unsigned long)(
  1539. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1540. / link_desc_size;
  1541. unsigned long paddr = (unsigned long)(
  1542. soc->link_desc_banks[i].base_paddr);
  1543. while (num_link_descs) {
  1544. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1545. LINK_DESC_COOKIE(desc_id, i), paddr);
  1546. num_link_descs--;
  1547. desc_id++;
  1548. paddr += link_desc_size;
  1549. rem_entries--;
  1550. if (rem_entries) {
  1551. scatter_buf_ptr += entry_size;
  1552. } else {
  1553. rem_entries = num_entries_per_buf;
  1554. scatter_buf_num++;
  1555. if (scatter_buf_num >= num_scatter_bufs)
  1556. break;
  1557. scatter_buf_ptr = (uint8_t *)(
  1558. soc->wbm_idle_scatter_buf_base_vaddr[
  1559. scatter_buf_num]);
  1560. }
  1561. }
  1562. }
  1563. /* Setup link descriptor idle list in HW */
  1564. hal_setup_link_idle_list(soc->hal_soc,
  1565. soc->wbm_idle_scatter_buf_base_paddr,
  1566. soc->wbm_idle_scatter_buf_base_vaddr,
  1567. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1568. (uint32_t)(scatter_buf_ptr -
  1569. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1570. scatter_buf_num-1])), total_link_descs);
  1571. }
  1572. return 0;
  1573. fail:
  1574. if (soc->wbm_idle_link_ring.hal_srng) {
  1575. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1576. WBM_IDLE_LINK, 0);
  1577. }
  1578. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1579. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1580. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1581. soc->wbm_idle_scatter_buf_size,
  1582. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1583. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1584. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1585. }
  1586. }
  1587. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1588. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1589. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1590. soc->link_desc_banks[i].size,
  1591. soc->link_desc_banks[i].base_vaddr_unaligned,
  1592. soc->link_desc_banks[i].base_paddr_unaligned,
  1593. 0);
  1594. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1595. }
  1596. }
  1597. return QDF_STATUS_E_FAILURE;
  1598. }
  1599. /*
  1600. * Free link descriptor pool that was setup HW
  1601. */
  1602. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1603. {
  1604. int i;
  1605. if (soc->wbm_idle_link_ring.hal_srng) {
  1606. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1607. WBM_IDLE_LINK, 0);
  1608. }
  1609. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1610. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1611. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1612. soc->wbm_idle_scatter_buf_size,
  1613. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1614. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1615. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1616. }
  1617. }
  1618. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1619. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1620. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1621. soc->link_desc_banks[i].size,
  1622. soc->link_desc_banks[i].base_vaddr_unaligned,
  1623. soc->link_desc_banks[i].base_paddr_unaligned,
  1624. 0);
  1625. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1626. }
  1627. }
  1628. }
  1629. #define REO_DST_RING_SIZE_QCA6290 1024
  1630. #define REO_DST_RING_SIZE_QCA8074 2048
  1631. /*
  1632. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1633. * @soc: Datapath SOC handle
  1634. *
  1635. * This is a timer function used to age out stale AST nodes from
  1636. * AST table
  1637. */
  1638. #ifdef FEATURE_WDS
  1639. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1640. {
  1641. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1642. struct dp_pdev *pdev;
  1643. struct dp_vdev *vdev;
  1644. struct dp_peer *peer;
  1645. struct dp_ast_entry *ase, *temp_ase;
  1646. int i;
  1647. qdf_spin_lock_bh(&soc->ast_lock);
  1648. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1649. pdev = soc->pdev_list[i];
  1650. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1651. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1652. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1653. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1654. /*
  1655. * Do not expire static ast entries
  1656. * and HM WDS entries
  1657. */
  1658. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1659. continue;
  1660. if (ase->is_active) {
  1661. ase->is_active = FALSE;
  1662. continue;
  1663. }
  1664. DP_STATS_INC(soc, ast.aged_out, 1);
  1665. dp_peer_del_ast(soc, ase);
  1666. }
  1667. }
  1668. }
  1669. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1670. }
  1671. qdf_spin_unlock_bh(&soc->ast_lock);
  1672. if (qdf_atomic_read(&soc->cmn_init_done))
  1673. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1674. }
  1675. /*
  1676. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1677. * @soc: Datapath SOC handle
  1678. *
  1679. * Return: None
  1680. */
  1681. static void dp_soc_wds_attach(struct dp_soc *soc)
  1682. {
  1683. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1684. dp_wds_aging_timer_fn, (void *)soc,
  1685. QDF_TIMER_TYPE_WAKE_APPS);
  1686. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1687. }
  1688. /*
  1689. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1690. * @txrx_soc: DP SOC handle
  1691. *
  1692. * Return: None
  1693. */
  1694. static void dp_soc_wds_detach(struct dp_soc *soc)
  1695. {
  1696. qdf_timer_stop(&soc->wds_aging_timer);
  1697. qdf_timer_free(&soc->wds_aging_timer);
  1698. }
  1699. #else
  1700. static void dp_soc_wds_attach(struct dp_soc *soc)
  1701. {
  1702. }
  1703. static void dp_soc_wds_detach(struct dp_soc *soc)
  1704. {
  1705. }
  1706. #endif
  1707. /*
  1708. * dp_soc_reset_ring_map() - Reset cpu ring map
  1709. * @soc: Datapath soc handler
  1710. *
  1711. * This api resets the default cpu ring map
  1712. */
  1713. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1714. {
  1715. uint8_t i;
  1716. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1717. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1718. if (nss_config == 1) {
  1719. /*
  1720. * Setting Tx ring map for one nss offloaded radio
  1721. */
  1722. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1723. } else if (nss_config == 2) {
  1724. /*
  1725. * Setting Tx ring for two nss offloaded radios
  1726. */
  1727. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1728. } else {
  1729. /*
  1730. * Setting Tx ring map for all nss offloaded radios
  1731. */
  1732. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1733. }
  1734. }
  1735. }
  1736. /*
  1737. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1738. * @dp_soc - DP soc handle
  1739. * @ring_type - ring type
  1740. * @ring_num - ring_num
  1741. *
  1742. * return 0 or 1
  1743. */
  1744. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1745. {
  1746. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1747. uint8_t status = 0;
  1748. switch (ring_type) {
  1749. case WBM2SW_RELEASE:
  1750. case REO_DST:
  1751. case RXDMA_BUF:
  1752. status = ((nss_config) & (1 << ring_num));
  1753. break;
  1754. default:
  1755. break;
  1756. }
  1757. return status;
  1758. }
  1759. /*
  1760. * dp_soc_reset_intr_mask() - reset interrupt mask
  1761. * @dp_soc - DP Soc handle
  1762. *
  1763. * Return: Return void
  1764. */
  1765. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1766. {
  1767. uint8_t j;
  1768. int *grp_mask = NULL;
  1769. int group_number, mask, num_ring;
  1770. /* number of tx ring */
  1771. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1772. /*
  1773. * group mask for tx completion ring.
  1774. */
  1775. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1776. /* loop and reset the mask for only offloaded ring */
  1777. for (j = 0; j < num_ring; j++) {
  1778. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1779. continue;
  1780. }
  1781. /*
  1782. * Group number corresponding to tx offloaded ring.
  1783. */
  1784. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1785. if (group_number < 0) {
  1786. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1787. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1788. WBM2SW_RELEASE, j);
  1789. return;
  1790. }
  1791. /* reset the tx mask for offloaded ring */
  1792. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1793. mask &= (~(1 << j));
  1794. /*
  1795. * reset the interrupt mask for offloaded ring.
  1796. */
  1797. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1798. }
  1799. /* number of rx rings */
  1800. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1801. /*
  1802. * group mask for reo destination ring.
  1803. */
  1804. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1805. /* loop and reset the mask for only offloaded ring */
  1806. for (j = 0; j < num_ring; j++) {
  1807. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1808. continue;
  1809. }
  1810. /*
  1811. * Group number corresponding to rx offloaded ring.
  1812. */
  1813. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1814. if (group_number < 0) {
  1815. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1816. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1817. REO_DST, j);
  1818. return;
  1819. }
  1820. /* set the interrupt mask for offloaded ring */
  1821. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1822. mask &= (~(1 << j));
  1823. /*
  1824. * set the interrupt mask to zero for rx offloaded radio.
  1825. */
  1826. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1827. }
  1828. /*
  1829. * group mask for Rx buffer refill ring
  1830. */
  1831. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1832. /* loop and reset the mask for only offloaded ring */
  1833. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1834. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1835. continue;
  1836. }
  1837. /*
  1838. * Group number corresponding to rx offloaded ring.
  1839. */
  1840. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1841. if (group_number < 0) {
  1842. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1843. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1844. REO_DST, j);
  1845. return;
  1846. }
  1847. /* set the interrupt mask for offloaded ring */
  1848. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1849. group_number);
  1850. mask &= (~(1 << j));
  1851. /*
  1852. * set the interrupt mask to zero for rx offloaded radio.
  1853. */
  1854. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1855. group_number, mask);
  1856. }
  1857. }
  1858. #ifdef IPA_OFFLOAD
  1859. /**
  1860. * dp_reo_remap_config() - configure reo remap register value based
  1861. * nss configuration.
  1862. * based on offload_radio value below remap configuration
  1863. * get applied.
  1864. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1865. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1866. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1867. * 3 - both Radios handled by NSS (remap not required)
  1868. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1869. *
  1870. * @remap1: output parameter indicates reo remap 1 register value
  1871. * @remap2: output parameter indicates reo remap 2 register value
  1872. * Return: bool type, true if remap is configured else false.
  1873. */
  1874. static bool dp_reo_remap_config(struct dp_soc *soc,
  1875. uint32_t *remap1,
  1876. uint32_t *remap2)
  1877. {
  1878. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1879. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1880. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1881. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1882. return true;
  1883. }
  1884. #else
  1885. static bool dp_reo_remap_config(struct dp_soc *soc,
  1886. uint32_t *remap1,
  1887. uint32_t *remap2)
  1888. {
  1889. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1890. switch (offload_radio) {
  1891. case 0:
  1892. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1893. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1894. (0x3 << 18) | (0x4 << 21)) << 8;
  1895. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1896. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1897. (0x3 << 18) | (0x4 << 21)) << 8;
  1898. break;
  1899. case 1:
  1900. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1901. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1902. (0x2 << 18) | (0x3 << 21)) << 8;
  1903. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1904. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1905. (0x4 << 18) | (0x2 << 21)) << 8;
  1906. break;
  1907. case 2:
  1908. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1909. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1910. (0x1 << 18) | (0x3 << 21)) << 8;
  1911. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1912. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1913. (0x4 << 18) | (0x1 << 21)) << 8;
  1914. break;
  1915. case 3:
  1916. /* return false if both radios are offloaded to NSS */
  1917. return false;
  1918. }
  1919. return true;
  1920. }
  1921. #endif
  1922. /*
  1923. * dp_reo_frag_dst_set() - configure reo register to set the
  1924. * fragment destination ring
  1925. * @soc : Datapath soc
  1926. * @frag_dst_ring : output parameter to set fragment destination ring
  1927. *
  1928. * Based on offload_radio below fragment destination rings is selected
  1929. * 0 - TCL
  1930. * 1 - SW1
  1931. * 2 - SW2
  1932. * 3 - SW3
  1933. * 4 - SW4
  1934. * 5 - Release
  1935. * 6 - FW
  1936. * 7 - alternate select
  1937. *
  1938. * return: void
  1939. */
  1940. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1941. {
  1942. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1943. switch (offload_radio) {
  1944. case 0:
  1945. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1946. break;
  1947. case 3:
  1948. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1949. break;
  1950. default:
  1951. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1952. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1953. break;
  1954. }
  1955. }
  1956. /*
  1957. * dp_soc_cmn_setup() - Common SoC level initializion
  1958. * @soc: Datapath SOC handle
  1959. *
  1960. * This is an internal function used to setup common SOC data structures,
  1961. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1962. */
  1963. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1964. {
  1965. int i;
  1966. struct hal_reo_params reo_params;
  1967. int tx_ring_size;
  1968. int tx_comp_ring_size;
  1969. int reo_dst_ring_size;
  1970. uint32_t entries;
  1971. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1972. if (qdf_atomic_read(&soc->cmn_init_done))
  1973. return 0;
  1974. if (dp_hw_link_desc_pool_setup(soc))
  1975. goto fail1;
  1976. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1977. /* Setup SRNG rings */
  1978. /* Common rings */
  1979. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1980. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  1981. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1982. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1983. goto fail1;
  1984. }
  1985. soc->num_tcl_data_rings = 0;
  1986. /* Tx data rings */
  1987. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  1988. soc->num_tcl_data_rings =
  1989. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  1990. tx_comp_ring_size =
  1991. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  1992. tx_ring_size =
  1993. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  1994. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1995. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1996. TCL_DATA, i, 0, tx_ring_size)) {
  1997. QDF_TRACE(QDF_MODULE_ID_DP,
  1998. QDF_TRACE_LEVEL_ERROR,
  1999. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2000. goto fail1;
  2001. }
  2002. /*
  2003. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2004. * count
  2005. */
  2006. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2007. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2008. QDF_TRACE(QDF_MODULE_ID_DP,
  2009. QDF_TRACE_LEVEL_ERROR,
  2010. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2011. goto fail1;
  2012. }
  2013. }
  2014. } else {
  2015. /* This will be incremented during per pdev ring setup */
  2016. soc->num_tcl_data_rings = 0;
  2017. }
  2018. if (dp_tx_soc_attach(soc)) {
  2019. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2020. FL("dp_tx_soc_attach failed"));
  2021. goto fail1;
  2022. }
  2023. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2024. /* TCL command and status rings */
  2025. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2026. entries)) {
  2027. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2028. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2029. goto fail1;
  2030. }
  2031. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2032. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2033. entries)) {
  2034. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2035. FL("dp_srng_setup failed for tcl_status_ring"));
  2036. goto fail1;
  2037. }
  2038. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2039. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2040. * descriptors
  2041. */
  2042. /* Rx data rings */
  2043. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2044. soc->num_reo_dest_rings =
  2045. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2046. QDF_TRACE(QDF_MODULE_ID_DP,
  2047. QDF_TRACE_LEVEL_INFO,
  2048. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2049. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2050. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2051. i, 0, reo_dst_ring_size)) {
  2052. QDF_TRACE(QDF_MODULE_ID_DP,
  2053. QDF_TRACE_LEVEL_ERROR,
  2054. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2055. goto fail1;
  2056. }
  2057. }
  2058. } else {
  2059. /* This will be incremented during per pdev ring setup */
  2060. soc->num_reo_dest_rings = 0;
  2061. }
  2062. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2063. /* LMAC RxDMA to SW Rings configuration */
  2064. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2065. /* Only valid for MCL */
  2066. struct dp_pdev *pdev = soc->pdev_list[0];
  2067. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2068. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2069. RXDMA_DST, 0, i,
  2070. entries)) {
  2071. QDF_TRACE(QDF_MODULE_ID_DP,
  2072. QDF_TRACE_LEVEL_ERROR,
  2073. FL(RNG_ERR "rxdma_err_dst_ring"));
  2074. goto fail1;
  2075. }
  2076. }
  2077. }
  2078. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2079. /* REO reinjection ring */
  2080. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2081. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2082. entries)) {
  2083. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2084. FL("dp_srng_setup failed for reo_reinject_ring"));
  2085. goto fail1;
  2086. }
  2087. /* Rx release ring */
  2088. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2089. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2090. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2091. FL("dp_srng_setup failed for rx_rel_ring"));
  2092. goto fail1;
  2093. }
  2094. /* Rx exception ring */
  2095. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2096. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2097. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2098. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2099. FL("dp_srng_setup failed for reo_exception_ring"));
  2100. goto fail1;
  2101. }
  2102. /* REO command and status rings */
  2103. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2104. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2105. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2106. FL("dp_srng_setup failed for reo_cmd_ring"));
  2107. goto fail1;
  2108. }
  2109. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2110. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2111. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2112. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2113. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2114. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2115. FL("dp_srng_setup failed for reo_status_ring"));
  2116. goto fail1;
  2117. }
  2118. qdf_spinlock_create(&soc->ast_lock);
  2119. dp_soc_wds_attach(soc);
  2120. /* Reset the cpu ring map if radio is NSS offloaded */
  2121. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2122. dp_soc_reset_cpu_ring_map(soc);
  2123. dp_soc_reset_intr_mask(soc);
  2124. }
  2125. /* Setup HW REO */
  2126. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2127. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2128. /*
  2129. * Reo ring remap is not required if both radios
  2130. * are offloaded to NSS
  2131. */
  2132. if (!dp_reo_remap_config(soc,
  2133. &reo_params.remap1,
  2134. &reo_params.remap2))
  2135. goto out;
  2136. reo_params.rx_hash_enabled = true;
  2137. }
  2138. /* setup the global rx defrag waitlist */
  2139. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2140. soc->rx.defrag.timeout_ms =
  2141. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2142. soc->rx.flags.defrag_timeout_check =
  2143. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2144. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2145. out:
  2146. /*
  2147. * set the fragment destination ring
  2148. */
  2149. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2150. hal_reo_setup(soc->hal_soc, &reo_params);
  2151. qdf_atomic_set(&soc->cmn_init_done, 1);
  2152. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2153. return 0;
  2154. fail1:
  2155. /*
  2156. * Cleanup will be done as part of soc_detach, which will
  2157. * be called on pdev attach failure
  2158. */
  2159. return QDF_STATUS_E_FAILURE;
  2160. }
  2161. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2162. static void dp_lro_hash_setup(struct dp_soc *soc)
  2163. {
  2164. struct cdp_lro_hash_config lro_hash;
  2165. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2166. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2167. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2168. FL("LRO disabled RX hash disabled"));
  2169. return;
  2170. }
  2171. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2172. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2173. lro_hash.lro_enable = 1;
  2174. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2175. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2176. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2177. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2178. }
  2179. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2180. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2181. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2182. LRO_IPV4_SEED_ARR_SZ));
  2183. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2184. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2185. LRO_IPV6_SEED_ARR_SZ));
  2186. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2187. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2188. lro_hash.lro_enable, lro_hash.tcp_flag,
  2189. lro_hash.tcp_flag_mask);
  2190. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2191. QDF_TRACE_LEVEL_ERROR,
  2192. (void *)lro_hash.toeplitz_hash_ipv4,
  2193. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2194. LRO_IPV4_SEED_ARR_SZ));
  2195. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2196. QDF_TRACE_LEVEL_ERROR,
  2197. (void *)lro_hash.toeplitz_hash_ipv6,
  2198. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2199. LRO_IPV6_SEED_ARR_SZ));
  2200. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2201. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2202. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2203. (soc->ctrl_psoc, &lro_hash);
  2204. }
  2205. /*
  2206. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2207. * @soc: data path SoC handle
  2208. * @pdev: Physical device handle
  2209. *
  2210. * Return: 0 - success, > 0 - failure
  2211. */
  2212. #ifdef QCA_HOST2FW_RXBUF_RING
  2213. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2214. struct dp_pdev *pdev)
  2215. {
  2216. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2217. int max_mac_rings;
  2218. int i;
  2219. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2220. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2221. for (i = 0; i < max_mac_rings; i++) {
  2222. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2223. "%s: pdev_id %d mac_id %d",
  2224. __func__, pdev->pdev_id, i);
  2225. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2226. RXDMA_BUF, 1, i,
  2227. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2228. QDF_TRACE(QDF_MODULE_ID_DP,
  2229. QDF_TRACE_LEVEL_ERROR,
  2230. FL("failed rx mac ring setup"));
  2231. return QDF_STATUS_E_FAILURE;
  2232. }
  2233. }
  2234. return QDF_STATUS_SUCCESS;
  2235. }
  2236. #else
  2237. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2238. struct dp_pdev *pdev)
  2239. {
  2240. return QDF_STATUS_SUCCESS;
  2241. }
  2242. #endif
  2243. /**
  2244. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2245. * @pdev - DP_PDEV handle
  2246. *
  2247. * Return: void
  2248. */
  2249. static inline void
  2250. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2251. {
  2252. uint8_t map_id;
  2253. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2254. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  2255. sizeof(default_dscp_tid_map));
  2256. }
  2257. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  2258. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  2259. pdev->dscp_tid_map[map_id],
  2260. map_id);
  2261. }
  2262. }
  2263. #ifdef QCA_SUPPORT_SON
  2264. /**
  2265. * dp_mark_peer_inact(): Update peer inactivity status
  2266. * @peer_handle - datapath peer handle
  2267. *
  2268. * Return: void
  2269. */
  2270. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2271. {
  2272. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2273. struct dp_pdev *pdev;
  2274. struct dp_soc *soc;
  2275. bool inactive_old;
  2276. if (!peer)
  2277. return;
  2278. pdev = peer->vdev->pdev;
  2279. soc = pdev->soc;
  2280. inactive_old = peer->peer_bs_inact_flag == 1;
  2281. if (!inactive)
  2282. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2283. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2284. if (inactive_old != inactive) {
  2285. /**
  2286. * Note: a node lookup can happen in RX datapath context
  2287. * when a node changes from inactive to active (at most once
  2288. * per inactivity timeout threshold)
  2289. */
  2290. if (soc->cdp_soc.ol_ops->record_act_change) {
  2291. soc->cdp_soc.ol_ops->record_act_change(
  2292. (void *)pdev->ctrl_pdev,
  2293. peer->mac_addr.raw, !inactive);
  2294. }
  2295. }
  2296. }
  2297. /**
  2298. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2299. *
  2300. * Periodically checks the inactivity status
  2301. */
  2302. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2303. {
  2304. struct dp_pdev *pdev;
  2305. struct dp_vdev *vdev;
  2306. struct dp_peer *peer;
  2307. struct dp_soc *soc;
  2308. int i;
  2309. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2310. qdf_spin_lock(&soc->peer_ref_mutex);
  2311. for (i = 0; i < soc->pdev_count; i++) {
  2312. pdev = soc->pdev_list[i];
  2313. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2314. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2315. if (vdev->opmode != wlan_op_mode_ap)
  2316. continue;
  2317. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2318. if (!peer->authorize) {
  2319. /**
  2320. * Inactivity check only interested in
  2321. * connected node
  2322. */
  2323. continue;
  2324. }
  2325. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2326. /**
  2327. * This check ensures we do not wait extra long
  2328. * due to the potential race condition
  2329. */
  2330. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2331. }
  2332. if (peer->peer_bs_inact > 0) {
  2333. /* Do not let it wrap around */
  2334. peer->peer_bs_inact--;
  2335. }
  2336. if (peer->peer_bs_inact == 0)
  2337. dp_mark_peer_inact(peer, true);
  2338. }
  2339. }
  2340. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2341. }
  2342. qdf_spin_unlock(&soc->peer_ref_mutex);
  2343. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2344. soc->pdev_bs_inact_interval * 1000);
  2345. }
  2346. /**
  2347. * dp_free_inact_timer(): free inact timer
  2348. * @timer - inact timer handle
  2349. *
  2350. * Return: bool
  2351. */
  2352. void dp_free_inact_timer(struct dp_soc *soc)
  2353. {
  2354. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2355. }
  2356. #else
  2357. void dp_mark_peer_inact(void *peer, bool inactive)
  2358. {
  2359. return;
  2360. }
  2361. void dp_free_inact_timer(struct dp_soc *soc)
  2362. {
  2363. return;
  2364. }
  2365. #endif
  2366. #ifdef IPA_OFFLOAD
  2367. /**
  2368. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2369. * @soc: data path instance
  2370. * @pdev: core txrx pdev context
  2371. *
  2372. * Return: QDF_STATUS_SUCCESS: success
  2373. * QDF_STATUS_E_RESOURCES: Error return
  2374. */
  2375. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2376. struct dp_pdev *pdev)
  2377. {
  2378. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2379. int entries;
  2380. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2381. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2382. /* Setup second Rx refill buffer ring */
  2383. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2384. IPA_RX_REFILL_BUF_RING_IDX,
  2385. pdev->pdev_id,
  2386. entries)) {
  2387. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2388. FL("dp_srng_setup failed second rx refill ring"));
  2389. return QDF_STATUS_E_FAILURE;
  2390. }
  2391. return QDF_STATUS_SUCCESS;
  2392. }
  2393. /**
  2394. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2395. * @soc: data path instance
  2396. * @pdev: core txrx pdev context
  2397. *
  2398. * Return: void
  2399. */
  2400. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2401. struct dp_pdev *pdev)
  2402. {
  2403. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2404. IPA_RX_REFILL_BUF_RING_IDX);
  2405. }
  2406. #else
  2407. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2408. struct dp_pdev *pdev)
  2409. {
  2410. return QDF_STATUS_SUCCESS;
  2411. }
  2412. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2413. struct dp_pdev *pdev)
  2414. {
  2415. }
  2416. #endif
  2417. #ifndef QCA_WIFI_QCA6390
  2418. static
  2419. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2420. {
  2421. int mac_id = 0;
  2422. int pdev_id = pdev->pdev_id;
  2423. int entries;
  2424. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2425. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2426. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2427. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2428. entries = wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2429. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2430. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2431. entries)) {
  2432. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2433. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2434. return QDF_STATUS_E_NOMEM;
  2435. }
  2436. entries = wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2437. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2438. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2439. entries)) {
  2440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2441. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2442. return QDF_STATUS_E_NOMEM;
  2443. }
  2444. entries = wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2445. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2446. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2447. entries)) {
  2448. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2449. FL(RNG_ERR "rxdma_mon_status_ring"));
  2450. return QDF_STATUS_E_NOMEM;
  2451. }
  2452. entries = wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2453. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2454. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2455. entries)) {
  2456. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2457. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2458. return QDF_STATUS_E_NOMEM;
  2459. }
  2460. }
  2461. return QDF_STATUS_SUCCESS;
  2462. }
  2463. #else
  2464. static QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2465. {
  2466. return QDF_STATUS_SUCCESS;
  2467. }
  2468. #endif
  2469. /*
  2470. * dp_pdev_attach_wifi3() - attach txrx pdev
  2471. * @ctrl_pdev: Opaque PDEV object
  2472. * @txrx_soc: Datapath SOC handle
  2473. * @htc_handle: HTC handle for host-target interface
  2474. * @qdf_osdev: QDF OS device
  2475. * @pdev_id: PDEV ID
  2476. *
  2477. * Return: DP PDEV handle on success, NULL on failure
  2478. */
  2479. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2480. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2481. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2482. {
  2483. int tx_ring_size;
  2484. int tx_comp_ring_size;
  2485. int reo_dst_ring_size;
  2486. int entries;
  2487. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2488. int nss_cfg;
  2489. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2490. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2491. if (!pdev) {
  2492. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2493. FL("DP PDEV memory allocation failed"));
  2494. goto fail0;
  2495. }
  2496. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2497. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2498. if (!pdev->wlan_cfg_ctx) {
  2499. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2500. FL("pdev cfg_attach failed"));
  2501. qdf_mem_free(pdev);
  2502. goto fail0;
  2503. }
  2504. /*
  2505. * set nss pdev config based on soc config
  2506. */
  2507. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2508. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2509. (nss_cfg & (1 << pdev_id)));
  2510. pdev->soc = soc;
  2511. pdev->ctrl_pdev = ctrl_pdev;
  2512. pdev->pdev_id = pdev_id;
  2513. soc->pdev_list[pdev_id] = pdev;
  2514. soc->pdev_count++;
  2515. TAILQ_INIT(&pdev->vdev_list);
  2516. qdf_spinlock_create(&pdev->vdev_list_lock);
  2517. pdev->vdev_count = 0;
  2518. qdf_spinlock_create(&pdev->tx_mutex);
  2519. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2520. TAILQ_INIT(&pdev->neighbour_peers_list);
  2521. pdev->neighbour_peers_added = false;
  2522. if (dp_soc_cmn_setup(soc)) {
  2523. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2524. FL("dp_soc_cmn_setup failed"));
  2525. goto fail1;
  2526. }
  2527. /* Setup per PDEV TCL rings if configured */
  2528. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2529. tx_ring_size =
  2530. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2531. tx_comp_ring_size =
  2532. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2533. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2534. pdev_id, pdev_id, tx_ring_size)) {
  2535. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2536. FL("dp_srng_setup failed for tcl_data_ring"));
  2537. goto fail1;
  2538. }
  2539. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2540. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2541. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2542. FL("dp_srng_setup failed for tx_comp_ring"));
  2543. goto fail1;
  2544. }
  2545. soc->num_tcl_data_rings++;
  2546. }
  2547. /* Tx specific init */
  2548. if (dp_tx_pdev_attach(pdev)) {
  2549. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2550. FL("dp_tx_pdev_attach failed"));
  2551. goto fail1;
  2552. }
  2553. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2554. /* Setup per PDEV REO rings if configured */
  2555. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2556. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2557. pdev_id, pdev_id, reo_dst_ring_size)) {
  2558. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2559. FL("dp_srng_setup failed for reo_dest_ringn"));
  2560. goto fail1;
  2561. }
  2562. soc->num_reo_dest_rings++;
  2563. }
  2564. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2565. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2566. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2567. FL("dp_srng_setup failed rx refill ring"));
  2568. goto fail1;
  2569. }
  2570. if (dp_rxdma_ring_setup(soc, pdev)) {
  2571. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2572. FL("RXDMA ring config failed"));
  2573. goto fail1;
  2574. }
  2575. if (dp_mon_rings_setup(soc, pdev)) {
  2576. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2577. FL("MONITOR rings setup failed"));
  2578. goto fail1;
  2579. }
  2580. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2581. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2582. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2583. 0, pdev_id,
  2584. entries)) {
  2585. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2586. FL(RNG_ERR "rxdma_err_dst_ring"));
  2587. goto fail1;
  2588. }
  2589. }
  2590. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2591. goto fail1;
  2592. if (dp_ipa_ring_resource_setup(soc, pdev))
  2593. goto fail1;
  2594. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2595. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2596. FL("dp_ipa_uc_attach failed"));
  2597. goto fail1;
  2598. }
  2599. /* Rx specific init */
  2600. if (dp_rx_pdev_attach(pdev)) {
  2601. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2602. FL("dp_rx_pdev_attach failed"));
  2603. goto fail0;
  2604. }
  2605. DP_STATS_INIT(pdev);
  2606. /* Monitor filter init */
  2607. pdev->mon_filter_mode = MON_FILTER_ALL;
  2608. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2609. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2610. pdev->fp_data_filter = FILTER_DATA_ALL;
  2611. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2612. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2613. pdev->mo_data_filter = FILTER_DATA_ALL;
  2614. dp_local_peer_id_pool_init(pdev);
  2615. dp_dscp_tid_map_setup(pdev);
  2616. /* Rx monitor mode specific init */
  2617. if (dp_rx_pdev_mon_attach(pdev)) {
  2618. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2619. "dp_rx_pdev_attach failed");
  2620. goto fail1;
  2621. }
  2622. if (dp_wdi_event_attach(pdev)) {
  2623. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2624. "dp_wdi_evet_attach failed");
  2625. goto fail1;
  2626. }
  2627. /* set the reo destination during initialization */
  2628. pdev->reo_dest = pdev->pdev_id + 1;
  2629. /*
  2630. * initialize ppdu tlv list
  2631. */
  2632. TAILQ_INIT(&pdev->ppdu_info_list);
  2633. pdev->tlv_count = 0;
  2634. pdev->list_depth = 0;
  2635. return (struct cdp_pdev *)pdev;
  2636. fail1:
  2637. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2638. fail0:
  2639. return NULL;
  2640. }
  2641. /*
  2642. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2643. * @soc: data path SoC handle
  2644. * @pdev: Physical device handle
  2645. *
  2646. * Return: void
  2647. */
  2648. #ifdef QCA_HOST2FW_RXBUF_RING
  2649. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2650. struct dp_pdev *pdev)
  2651. {
  2652. int max_mac_rings =
  2653. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2654. int i;
  2655. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2656. max_mac_rings : MAX_RX_MAC_RINGS;
  2657. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2658. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2659. RXDMA_BUF, 1);
  2660. qdf_timer_free(&soc->mon_reap_timer);
  2661. }
  2662. #else
  2663. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2664. struct dp_pdev *pdev)
  2665. {
  2666. }
  2667. #endif
  2668. /*
  2669. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2670. * @pdev: device object
  2671. *
  2672. * Return: void
  2673. */
  2674. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2675. {
  2676. struct dp_neighbour_peer *peer = NULL;
  2677. struct dp_neighbour_peer *temp_peer = NULL;
  2678. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2679. neighbour_peer_list_elem, temp_peer) {
  2680. /* delete this peer from the list */
  2681. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2682. peer, neighbour_peer_list_elem);
  2683. qdf_mem_free(peer);
  2684. }
  2685. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2686. }
  2687. /**
  2688. * dp_htt_ppdu_stats_detach() - detach stats resources
  2689. * @pdev: Datapath PDEV handle
  2690. *
  2691. * Return: void
  2692. */
  2693. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2694. {
  2695. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2696. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2697. ppdu_info_list_elem, ppdu_info_next) {
  2698. if (!ppdu_info)
  2699. break;
  2700. qdf_assert_always(ppdu_info->nbuf);
  2701. qdf_nbuf_free(ppdu_info->nbuf);
  2702. qdf_mem_free(ppdu_info);
  2703. }
  2704. }
  2705. #ifndef QCA_WIFI_QCA6390
  2706. static
  2707. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2708. int mac_id)
  2709. {
  2710. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2711. RXDMA_MONITOR_BUF, 0);
  2712. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2713. RXDMA_MONITOR_DST, 0);
  2714. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2715. RXDMA_MONITOR_STATUS, 0);
  2716. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2717. RXDMA_MONITOR_DESC, 0);
  2718. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2719. RXDMA_DST, 0);
  2720. }
  2721. #else
  2722. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2723. int mac_id)
  2724. {
  2725. }
  2726. #endif
  2727. /*
  2728. * dp_pdev_detach_wifi3() - detach txrx pdev
  2729. * @txrx_pdev: Datapath PDEV handle
  2730. * @force: Force detach
  2731. *
  2732. */
  2733. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2734. {
  2735. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2736. struct dp_soc *soc = pdev->soc;
  2737. qdf_nbuf_t curr_nbuf, next_nbuf;
  2738. int mac_id;
  2739. dp_wdi_event_detach(pdev);
  2740. dp_tx_pdev_detach(pdev);
  2741. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2742. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2743. TCL_DATA, pdev->pdev_id);
  2744. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2745. WBM2SW_RELEASE, pdev->pdev_id);
  2746. }
  2747. dp_pktlogmod_exit(pdev);
  2748. dp_rx_pdev_detach(pdev);
  2749. dp_rx_pdev_mon_detach(pdev);
  2750. dp_neighbour_peers_detach(pdev);
  2751. qdf_spinlock_destroy(&pdev->tx_mutex);
  2752. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2753. dp_ipa_uc_detach(soc, pdev);
  2754. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2755. /* Cleanup per PDEV REO rings if configured */
  2756. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2757. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2758. REO_DST, pdev->pdev_id);
  2759. }
  2760. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2761. dp_rxdma_ring_cleanup(soc, pdev);
  2762. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2763. dp_mon_ring_deinit(soc, pdev, mac_id);
  2764. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2765. RXDMA_DST, 0);
  2766. }
  2767. curr_nbuf = pdev->invalid_peer_head_msdu;
  2768. while (curr_nbuf) {
  2769. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2770. qdf_nbuf_free(curr_nbuf);
  2771. curr_nbuf = next_nbuf;
  2772. }
  2773. dp_htt_ppdu_stats_detach(pdev);
  2774. soc->pdev_list[pdev->pdev_id] = NULL;
  2775. soc->pdev_count--;
  2776. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2777. qdf_mem_free(pdev->dp_txrx_handle);
  2778. qdf_mem_free(pdev);
  2779. }
  2780. /*
  2781. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2782. * @soc: DP SOC handle
  2783. */
  2784. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2785. {
  2786. struct reo_desc_list_node *desc;
  2787. struct dp_rx_tid *rx_tid;
  2788. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2789. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2790. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2791. rx_tid = &desc->rx_tid;
  2792. qdf_mem_unmap_nbytes_single(soc->osdev,
  2793. rx_tid->hw_qdesc_paddr,
  2794. QDF_DMA_BIDIRECTIONAL,
  2795. rx_tid->hw_qdesc_alloc_size);
  2796. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2797. qdf_mem_free(desc);
  2798. }
  2799. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2800. qdf_list_destroy(&soc->reo_desc_freelist);
  2801. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2802. }
  2803. /*
  2804. * dp_soc_detach_wifi3() - Detach txrx SOC
  2805. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2806. */
  2807. static void dp_soc_detach_wifi3(void *txrx_soc)
  2808. {
  2809. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2810. int i;
  2811. qdf_atomic_set(&soc->cmn_init_done, 0);
  2812. qdf_flush_work(&soc->htt_stats.work);
  2813. qdf_disable_work(&soc->htt_stats.work);
  2814. /* Free pending htt stats messages */
  2815. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2816. dp_free_inact_timer(soc);
  2817. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2818. if (soc->pdev_list[i])
  2819. dp_pdev_detach_wifi3(
  2820. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2821. }
  2822. dp_peer_find_detach(soc);
  2823. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2824. * SW descriptors
  2825. */
  2826. /* Free the ring memories */
  2827. /* Common rings */
  2828. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2829. dp_tx_soc_detach(soc);
  2830. /* Tx data rings */
  2831. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2832. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2833. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2834. TCL_DATA, i);
  2835. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2836. WBM2SW_RELEASE, i);
  2837. }
  2838. }
  2839. /* TCL command and status rings */
  2840. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2841. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2842. /* Rx data rings */
  2843. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2844. soc->num_reo_dest_rings =
  2845. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2846. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2847. /* TODO: Get number of rings and ring sizes
  2848. * from wlan_cfg
  2849. */
  2850. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2851. REO_DST, i);
  2852. }
  2853. }
  2854. /* REO reinjection ring */
  2855. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2856. /* Rx release ring */
  2857. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2858. /* Rx exception ring */
  2859. /* TODO: Better to store ring_type and ring_num in
  2860. * dp_srng during setup
  2861. */
  2862. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2863. /* REO command and status rings */
  2864. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2865. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2866. dp_hw_link_desc_pool_cleanup(soc);
  2867. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2868. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2869. htt_soc_detach(soc->htt_handle);
  2870. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2871. dp_reo_cmdlist_destroy(soc);
  2872. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2873. dp_reo_desc_freelist_destroy(soc);
  2874. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2875. dp_soc_wds_detach(soc);
  2876. qdf_spinlock_destroy(&soc->ast_lock);
  2877. qdf_mem_free(soc);
  2878. }
  2879. #ifndef QCA_WIFI_QCA6390
  2880. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2881. struct dp_pdev *pdev,
  2882. int mac_id,
  2883. int mac_for_pdev)
  2884. {
  2885. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2886. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2887. RXDMA_MONITOR_BUF);
  2888. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2889. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2890. RXDMA_MONITOR_DST);
  2891. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2892. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2893. RXDMA_MONITOR_STATUS);
  2894. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2895. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2896. RXDMA_MONITOR_DESC);
  2897. }
  2898. #else
  2899. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2900. struct dp_pdev *pdev,
  2901. int mac_id,
  2902. int mac_for_pdev)
  2903. {
  2904. }
  2905. #endif
  2906. /*
  2907. * dp_rxdma_ring_config() - configure the RX DMA rings
  2908. *
  2909. * This function is used to configure the MAC rings.
  2910. * On MCL host provides buffers in Host2FW ring
  2911. * FW refills (copies) buffers to the ring and updates
  2912. * ring_idx in register
  2913. *
  2914. * @soc: data path SoC handle
  2915. *
  2916. * Return: void
  2917. */
  2918. #ifdef QCA_HOST2FW_RXBUF_RING
  2919. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2920. {
  2921. int i;
  2922. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2923. struct dp_pdev *pdev = soc->pdev_list[i];
  2924. if (pdev) {
  2925. int mac_id;
  2926. bool dbs_enable = 0;
  2927. int max_mac_rings =
  2928. wlan_cfg_get_num_mac_rings
  2929. (pdev->wlan_cfg_ctx);
  2930. htt_srng_setup(soc->htt_handle, 0,
  2931. pdev->rx_refill_buf_ring.hal_srng,
  2932. RXDMA_BUF);
  2933. if (pdev->rx_refill_buf_ring2.hal_srng)
  2934. htt_srng_setup(soc->htt_handle, 0,
  2935. pdev->rx_refill_buf_ring2.hal_srng,
  2936. RXDMA_BUF);
  2937. if (soc->cdp_soc.ol_ops->
  2938. is_hw_dbs_2x2_capable) {
  2939. dbs_enable = soc->cdp_soc.ol_ops->
  2940. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2941. }
  2942. if (dbs_enable) {
  2943. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2944. QDF_TRACE_LEVEL_ERROR,
  2945. FL("DBS enabled max_mac_rings %d"),
  2946. max_mac_rings);
  2947. } else {
  2948. max_mac_rings = 1;
  2949. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2950. QDF_TRACE_LEVEL_ERROR,
  2951. FL("DBS disabled, max_mac_rings %d"),
  2952. max_mac_rings);
  2953. }
  2954. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2955. FL("pdev_id %d max_mac_rings %d"),
  2956. pdev->pdev_id, max_mac_rings);
  2957. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  2958. int mac_for_pdev = dp_get_mac_id_for_pdev(
  2959. mac_id, pdev->pdev_id);
  2960. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2961. QDF_TRACE_LEVEL_ERROR,
  2962. FL("mac_id %d"), mac_for_pdev);
  2963. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2964. pdev->rx_mac_buf_ring[mac_id]
  2965. .hal_srng,
  2966. RXDMA_BUF);
  2967. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2968. pdev->rxdma_err_dst_ring[mac_id]
  2969. .hal_srng,
  2970. RXDMA_DST);
  2971. /* Configure monitor mode rings */
  2972. dp_mon_htt_srng_setup(soc, pdev, mac_id,
  2973. mac_for_pdev);
  2974. }
  2975. }
  2976. }
  2977. /*
  2978. * Timer to reap rxdma status rings.
  2979. * Needed until we enable ppdu end interrupts
  2980. */
  2981. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2982. dp_service_mon_rings, (void *)soc,
  2983. QDF_TIMER_TYPE_WAKE_APPS);
  2984. soc->reap_timer_init = 1;
  2985. }
  2986. #else
  2987. /* This is only for WIN */
  2988. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2989. {
  2990. int i;
  2991. int mac_id;
  2992. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2993. struct dp_pdev *pdev = soc->pdev_list[i];
  2994. if (pdev == NULL)
  2995. continue;
  2996. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2997. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  2998. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2999. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3000. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3001. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3002. RXDMA_MONITOR_BUF);
  3003. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3004. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3005. RXDMA_MONITOR_DST);
  3006. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3007. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3008. RXDMA_MONITOR_STATUS);
  3009. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3010. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3011. RXDMA_MONITOR_DESC);
  3012. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3013. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3014. RXDMA_DST);
  3015. }
  3016. }
  3017. }
  3018. #endif
  3019. /*
  3020. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3021. * @txrx_soc: Datapath SOC handle
  3022. */
  3023. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3024. {
  3025. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3026. htt_soc_attach_target(soc->htt_handle);
  3027. dp_rxdma_ring_config(soc);
  3028. DP_STATS_INIT(soc);
  3029. /* initialize work queue for stats processing */
  3030. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3031. return 0;
  3032. }
  3033. /*
  3034. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3035. * @txrx_soc: Datapath SOC handle
  3036. */
  3037. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3038. {
  3039. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3040. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3041. }
  3042. /*
  3043. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3044. * @txrx_soc: Datapath SOC handle
  3045. * @nss_cfg: nss config
  3046. */
  3047. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3048. {
  3049. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3050. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3051. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3052. /*
  3053. * TODO: masked out based on the per offloaded radio
  3054. */
  3055. if (config == dp_nss_cfg_dbdc) {
  3056. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3057. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3058. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3059. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3060. }
  3061. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3062. FL("nss-wifi<0> nss config is enabled"));
  3063. }
  3064. /*
  3065. * dp_vdev_attach_wifi3() - attach txrx vdev
  3066. * @txrx_pdev: Datapath PDEV handle
  3067. * @vdev_mac_addr: MAC address of the virtual interface
  3068. * @vdev_id: VDEV Id
  3069. * @wlan_op_mode: VDEV operating mode
  3070. *
  3071. * Return: DP VDEV handle on success, NULL on failure
  3072. */
  3073. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3074. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3075. {
  3076. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3077. struct dp_soc *soc = pdev->soc;
  3078. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3079. if (!vdev) {
  3080. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3081. FL("DP VDEV memory allocation failed"));
  3082. goto fail0;
  3083. }
  3084. vdev->pdev = pdev;
  3085. vdev->vdev_id = vdev_id;
  3086. vdev->opmode = op_mode;
  3087. vdev->osdev = soc->osdev;
  3088. vdev->osif_rx = NULL;
  3089. vdev->osif_rsim_rx_decap = NULL;
  3090. vdev->osif_get_key = NULL;
  3091. vdev->osif_rx_mon = NULL;
  3092. vdev->osif_tx_free_ext = NULL;
  3093. vdev->osif_vdev = NULL;
  3094. vdev->delete.pending = 0;
  3095. vdev->safemode = 0;
  3096. vdev->drop_unenc = 1;
  3097. vdev->sec_type = cdp_sec_type_none;
  3098. #ifdef notyet
  3099. vdev->filters_num = 0;
  3100. #endif
  3101. qdf_mem_copy(
  3102. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3103. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3104. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3105. vdev->dscp_tid_map_id = 0;
  3106. vdev->mcast_enhancement_en = 0;
  3107. /* TODO: Initialize default HTT meta data that will be used in
  3108. * TCL descriptors for packets transmitted from this VDEV
  3109. */
  3110. TAILQ_INIT(&vdev->peer_list);
  3111. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3112. /* add this vdev into the pdev's list */
  3113. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3114. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3115. pdev->vdev_count++;
  3116. dp_tx_vdev_attach(vdev);
  3117. if ((soc->intr_mode == DP_INTR_POLL) &&
  3118. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3119. if (pdev->vdev_count == 1)
  3120. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3121. }
  3122. dp_lro_hash_setup(soc);
  3123. /* LRO */
  3124. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3125. wlan_op_mode_sta == vdev->opmode)
  3126. vdev->lro_enable = true;
  3127. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3128. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3129. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3130. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3131. DP_STATS_INIT(vdev);
  3132. if (wlan_op_mode_sta == vdev->opmode)
  3133. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3134. vdev->mac_addr.raw,
  3135. NULL);
  3136. return (struct cdp_vdev *)vdev;
  3137. fail0:
  3138. return NULL;
  3139. }
  3140. /**
  3141. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3142. * @vdev: Datapath VDEV handle
  3143. * @osif_vdev: OSIF vdev handle
  3144. * @ctrl_vdev: UMAC vdev handle
  3145. * @txrx_ops: Tx and Rx operations
  3146. *
  3147. * Return: DP VDEV handle on success, NULL on failure
  3148. */
  3149. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3150. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3151. struct ol_txrx_ops *txrx_ops)
  3152. {
  3153. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3154. vdev->osif_vdev = osif_vdev;
  3155. vdev->ctrl_vdev = ctrl_vdev;
  3156. vdev->osif_rx = txrx_ops->rx.rx;
  3157. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3158. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3159. vdev->osif_get_key = txrx_ops->get_key;
  3160. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3161. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3162. #ifdef notyet
  3163. #if ATH_SUPPORT_WAPI
  3164. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3165. #endif
  3166. #endif
  3167. #ifdef UMAC_SUPPORT_PROXY_ARP
  3168. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3169. #endif
  3170. vdev->me_convert = txrx_ops->me_convert;
  3171. /* TODO: Enable the following once Tx code is integrated */
  3172. if (vdev->mesh_vdev)
  3173. txrx_ops->tx.tx = dp_tx_send_mesh;
  3174. else
  3175. txrx_ops->tx.tx = dp_tx_send;
  3176. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3177. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3178. "DP Vdev Register success");
  3179. }
  3180. /**
  3181. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3182. * @vdev: Datapath VDEV handle
  3183. *
  3184. * Return: void
  3185. */
  3186. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3187. {
  3188. struct dp_pdev *pdev = vdev->pdev;
  3189. struct dp_soc *soc = pdev->soc;
  3190. struct dp_peer *peer;
  3191. uint16_t *peer_ids;
  3192. uint8_t i = 0, j = 0;
  3193. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3194. if (!peer_ids) {
  3195. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3196. "DP alloc failure - unable to flush peers");
  3197. return;
  3198. }
  3199. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3200. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3201. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3202. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3203. if (j < soc->max_peers)
  3204. peer_ids[j++] = peer->peer_ids[i];
  3205. }
  3206. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3207. for (i = 0; i < j ; i++)
  3208. dp_rx_peer_unmap_handler(soc, peer_ids[i]);
  3209. qdf_mem_free(peer_ids);
  3210. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3211. FL("Flushed peers for vdev object %pK "), vdev);
  3212. }
  3213. /*
  3214. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3215. * @txrx_vdev: Datapath VDEV handle
  3216. * @callback: Callback OL_IF on completion of detach
  3217. * @cb_context: Callback context
  3218. *
  3219. */
  3220. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3221. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3222. {
  3223. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3224. struct dp_pdev *pdev = vdev->pdev;
  3225. struct dp_soc *soc = pdev->soc;
  3226. struct dp_neighbour_peer *peer = NULL;
  3227. /* preconditions */
  3228. qdf_assert(vdev);
  3229. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3230. /* remove the vdev from its parent pdev's list */
  3231. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3232. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3233. if (wlan_op_mode_sta == vdev->opmode)
  3234. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3235. /*
  3236. * If Target is hung, flush all peers before detaching vdev
  3237. * this will free all references held due to missing
  3238. * unmap commands from Target
  3239. */
  3240. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3241. dp_vdev_flush_peers(vdev);
  3242. /*
  3243. * Use peer_ref_mutex while accessing peer_list, in case
  3244. * a peer is in the process of being removed from the list.
  3245. */
  3246. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3247. /* check that the vdev has no peers allocated */
  3248. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3249. /* debug print - will be removed later */
  3250. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3251. FL("not deleting vdev object %pK (%pM)"
  3252. "until deletion finishes for all its peers"),
  3253. vdev, vdev->mac_addr.raw);
  3254. /* indicate that the vdev needs to be deleted */
  3255. vdev->delete.pending = 1;
  3256. vdev->delete.callback = callback;
  3257. vdev->delete.context = cb_context;
  3258. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3259. return;
  3260. }
  3261. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3262. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3263. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3264. neighbour_peer_list_elem) {
  3265. QDF_ASSERT(peer->vdev != vdev);
  3266. }
  3267. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3268. dp_tx_vdev_detach(vdev);
  3269. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3270. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3271. qdf_mem_free(vdev);
  3272. if (callback)
  3273. callback(cb_context);
  3274. }
  3275. /*
  3276. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3277. * @soc - datapath soc handle
  3278. * @peer - datapath peer handle
  3279. *
  3280. * Delete the AST entries belonging to a peer
  3281. */
  3282. #ifdef FEATURE_AST
  3283. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3284. struct dp_peer *peer)
  3285. {
  3286. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3287. qdf_spin_lock_bh(&soc->ast_lock);
  3288. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3289. dp_peer_del_ast(soc, ast_entry);
  3290. peer->self_ast_entry = NULL;
  3291. TAILQ_INIT(&peer->ast_entry_list);
  3292. qdf_spin_unlock_bh(&soc->ast_lock);
  3293. }
  3294. #else
  3295. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3296. struct dp_peer *peer)
  3297. {
  3298. }
  3299. #endif
  3300. #if ATH_SUPPORT_WRAP
  3301. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3302. uint8_t *peer_mac_addr)
  3303. {
  3304. struct dp_peer *peer;
  3305. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3306. 0, vdev->vdev_id);
  3307. if (!peer)
  3308. return NULL;
  3309. if (peer->bss_peer)
  3310. return peer;
  3311. qdf_atomic_dec(&peer->ref_cnt);
  3312. return NULL;
  3313. }
  3314. #else
  3315. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3316. uint8_t *peer_mac_addr)
  3317. {
  3318. struct dp_peer *peer;
  3319. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3320. 0, vdev->vdev_id);
  3321. if (!peer)
  3322. return NULL;
  3323. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3324. return peer;
  3325. qdf_atomic_dec(&peer->ref_cnt);
  3326. return NULL;
  3327. }
  3328. #endif
  3329. /*
  3330. * dp_peer_create_wifi3() - attach txrx peer
  3331. * @txrx_vdev: Datapath VDEV handle
  3332. * @peer_mac_addr: Peer MAC address
  3333. *
  3334. * Return: DP peeer handle on success, NULL on failure
  3335. */
  3336. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3337. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3338. {
  3339. struct dp_peer *peer;
  3340. int i;
  3341. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3342. struct dp_pdev *pdev;
  3343. struct dp_soc *soc;
  3344. struct dp_ast_entry *ast_entry;
  3345. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3346. /* preconditions */
  3347. qdf_assert(vdev);
  3348. qdf_assert(peer_mac_addr);
  3349. pdev = vdev->pdev;
  3350. soc = pdev->soc;
  3351. /*
  3352. * If a peer entry with given MAC address already exists,
  3353. * reuse the peer and reset the state of peer.
  3354. */
  3355. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3356. if (peer) {
  3357. peer->delete_in_progress = false;
  3358. dp_peer_delete_ast_entries(soc, peer);
  3359. if ((vdev->opmode == wlan_op_mode_sta) &&
  3360. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3361. DP_MAC_ADDR_LEN)) {
  3362. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3363. }
  3364. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3365. /*
  3366. * Control path maintains a node count which is incremented
  3367. * for every new peer create command. Since new peer is not being
  3368. * created and earlier reference is reused here,
  3369. * peer_unref_delete event is sent to control path to
  3370. * increment the count back.
  3371. */
  3372. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3373. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3374. vdev->vdev_id, peer->mac_addr.raw);
  3375. }
  3376. peer->ctrl_peer = ctrl_peer;
  3377. dp_local_peer_id_alloc(pdev, peer);
  3378. DP_STATS_INIT(peer);
  3379. return (void *)peer;
  3380. } else {
  3381. /*
  3382. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3383. * need to remove the AST entry which was earlier added as a WDS
  3384. * entry.
  3385. * If an AST entry exists, but no peer entry exists with a given
  3386. * MAC addresses, we could deduce it as a WDS entry
  3387. */
  3388. qdf_spin_lock_bh(&soc->ast_lock);
  3389. ast_entry = dp_peer_ast_hash_find(soc, peer_mac_addr);
  3390. if (ast_entry)
  3391. dp_peer_del_ast(soc, ast_entry);
  3392. qdf_spin_unlock_bh(&soc->ast_lock);
  3393. }
  3394. #ifdef notyet
  3395. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3396. soc->mempool_ol_ath_peer);
  3397. #else
  3398. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3399. #endif
  3400. if (!peer)
  3401. return NULL; /* failure */
  3402. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3403. TAILQ_INIT(&peer->ast_entry_list);
  3404. /* store provided params */
  3405. peer->vdev = vdev;
  3406. peer->ctrl_peer = ctrl_peer;
  3407. if ((vdev->opmode == wlan_op_mode_sta) &&
  3408. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3409. DP_MAC_ADDR_LEN)) {
  3410. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3411. }
  3412. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3413. qdf_spinlock_create(&peer->peer_info_lock);
  3414. qdf_mem_copy(
  3415. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3416. /* TODO: See of rx_opt_proc is really required */
  3417. peer->rx_opt_proc = soc->rx_opt_proc;
  3418. /* initialize the peer_id */
  3419. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3420. peer->peer_ids[i] = HTT_INVALID_PEER;
  3421. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3422. qdf_atomic_init(&peer->ref_cnt);
  3423. /* keep one reference for attach */
  3424. qdf_atomic_inc(&peer->ref_cnt);
  3425. /* add this peer into the vdev's list */
  3426. if (wlan_op_mode_sta == vdev->opmode)
  3427. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3428. else
  3429. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3430. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3431. /* TODO: See if hash based search is required */
  3432. dp_peer_find_hash_add(soc, peer);
  3433. /* Initialize the peer state */
  3434. peer->state = OL_TXRX_PEER_STATE_DISC;
  3435. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3436. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3437. vdev, peer, peer->mac_addr.raw,
  3438. qdf_atomic_read(&peer->ref_cnt));
  3439. /*
  3440. * For every peer MAp message search and set if bss_peer
  3441. */
  3442. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3443. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3444. "vdev bss_peer!!!!");
  3445. peer->bss_peer = 1;
  3446. vdev->vap_bss_peer = peer;
  3447. }
  3448. for (i = 0; i < DP_MAX_TIDS; i++)
  3449. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3450. dp_local_peer_id_alloc(pdev, peer);
  3451. DP_STATS_INIT(peer);
  3452. return (void *)peer;
  3453. }
  3454. /*
  3455. * dp_peer_setup_wifi3() - initialize the peer
  3456. * @vdev_hdl: virtual device object
  3457. * @peer: Peer object
  3458. *
  3459. * Return: void
  3460. */
  3461. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3462. {
  3463. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3464. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3465. struct dp_pdev *pdev;
  3466. struct dp_soc *soc;
  3467. bool hash_based = 0;
  3468. enum cdp_host_reo_dest_ring reo_dest;
  3469. /* preconditions */
  3470. qdf_assert(vdev);
  3471. qdf_assert(peer);
  3472. pdev = vdev->pdev;
  3473. soc = pdev->soc;
  3474. peer->last_assoc_rcvd = 0;
  3475. peer->last_disassoc_rcvd = 0;
  3476. peer->last_deauth_rcvd = 0;
  3477. /*
  3478. * hash based steering is disabled for Radios which are offloaded
  3479. * to NSS
  3480. */
  3481. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3482. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3483. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3484. FL("hash based steering for pdev: %d is %d"),
  3485. pdev->pdev_id, hash_based);
  3486. /*
  3487. * Below line of code will ensure the proper reo_dest ring is chosen
  3488. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3489. */
  3490. reo_dest = pdev->reo_dest;
  3491. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3492. /* TODO: Check the destination ring number to be passed to FW */
  3493. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3494. pdev->ctrl_pdev, peer->mac_addr.raw,
  3495. peer->vdev->vdev_id, hash_based, reo_dest);
  3496. }
  3497. dp_peer_rx_init(pdev, peer);
  3498. return;
  3499. }
  3500. /*
  3501. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3502. * @vdev_handle: virtual device object
  3503. * @htt_pkt_type: type of pkt
  3504. *
  3505. * Return: void
  3506. */
  3507. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3508. enum htt_cmn_pkt_type val)
  3509. {
  3510. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3511. vdev->tx_encap_type = val;
  3512. }
  3513. /*
  3514. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3515. * @vdev_handle: virtual device object
  3516. * @htt_pkt_type: type of pkt
  3517. *
  3518. * Return: void
  3519. */
  3520. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3521. enum htt_cmn_pkt_type val)
  3522. {
  3523. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3524. vdev->rx_decap_type = val;
  3525. }
  3526. /*
  3527. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3528. * @pdev_handle: physical device object
  3529. * @val: reo destination ring index (1 - 4)
  3530. *
  3531. * Return: void
  3532. */
  3533. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3534. enum cdp_host_reo_dest_ring val)
  3535. {
  3536. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3537. if (pdev)
  3538. pdev->reo_dest = val;
  3539. }
  3540. /*
  3541. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3542. * @pdev_handle: physical device object
  3543. *
  3544. * Return: reo destination ring index
  3545. */
  3546. static enum cdp_host_reo_dest_ring
  3547. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3548. {
  3549. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3550. if (pdev)
  3551. return pdev->reo_dest;
  3552. else
  3553. return cdp_host_reo_dest_ring_unknown;
  3554. }
  3555. #ifdef QCA_SUPPORT_SON
  3556. static void dp_son_peer_authorize(struct dp_peer *peer)
  3557. {
  3558. struct dp_soc *soc;
  3559. soc = peer->vdev->pdev->soc;
  3560. peer->peer_bs_inact_flag = 0;
  3561. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3562. return;
  3563. }
  3564. #else
  3565. static void dp_son_peer_authorize(struct dp_peer *peer)
  3566. {
  3567. return;
  3568. }
  3569. #endif
  3570. /*
  3571. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3572. * @pdev_handle: device object
  3573. * @val: value to be set
  3574. *
  3575. * Return: void
  3576. */
  3577. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3578. uint32_t val)
  3579. {
  3580. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3581. /* Enable/Disable smart mesh filtering. This flag will be checked
  3582. * during rx processing to check if packets are from NAC clients.
  3583. */
  3584. pdev->filter_neighbour_peers = val;
  3585. return 0;
  3586. }
  3587. /*
  3588. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3589. * address for smart mesh filtering
  3590. * @vdev_handle: virtual device object
  3591. * @cmd: Add/Del command
  3592. * @macaddr: nac client mac address
  3593. *
  3594. * Return: void
  3595. */
  3596. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3597. uint32_t cmd, uint8_t *macaddr)
  3598. {
  3599. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3600. struct dp_pdev *pdev = vdev->pdev;
  3601. struct dp_neighbour_peer *peer = NULL;
  3602. if (!macaddr)
  3603. goto fail0;
  3604. /* Store address of NAC (neighbour peer) which will be checked
  3605. * against TA of received packets.
  3606. */
  3607. if (cmd == DP_NAC_PARAM_ADD) {
  3608. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3609. sizeof(*peer));
  3610. if (!peer) {
  3611. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3612. FL("DP neighbour peer node memory allocation failed"));
  3613. goto fail0;
  3614. }
  3615. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3616. macaddr, DP_MAC_ADDR_LEN);
  3617. peer->vdev = vdev;
  3618. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3619. /* add this neighbour peer into the list */
  3620. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3621. neighbour_peer_list_elem);
  3622. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3623. /* first neighbour */
  3624. if (!pdev->neighbour_peers_added) {
  3625. if (!pdev->mcopy_mode && !pdev->enhanced_stats_en)
  3626. dp_ppdu_ring_cfg(pdev);
  3627. pdev->neighbour_peers_added = true;
  3628. }
  3629. return 1;
  3630. } else if (cmd == DP_NAC_PARAM_DEL) {
  3631. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3632. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3633. neighbour_peer_list_elem) {
  3634. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3635. macaddr, DP_MAC_ADDR_LEN)) {
  3636. /* delete this peer from the list */
  3637. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3638. peer, neighbour_peer_list_elem);
  3639. qdf_mem_free(peer);
  3640. break;
  3641. }
  3642. }
  3643. /* last neighbour deleted */
  3644. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3645. pdev->neighbour_peers_added = false;
  3646. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3647. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3648. !pdev->enhanced_stats_en)
  3649. dp_ppdu_ring_reset(pdev);
  3650. return 1;
  3651. }
  3652. fail0:
  3653. return 0;
  3654. }
  3655. /*
  3656. * dp_get_sec_type() - Get the security type
  3657. * @peer: Datapath peer handle
  3658. * @sec_idx: Security id (mcast, ucast)
  3659. *
  3660. * return sec_type: Security type
  3661. */
  3662. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3663. {
  3664. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3665. return dpeer->security[sec_idx].sec_type;
  3666. }
  3667. /*
  3668. * dp_peer_authorize() - authorize txrx peer
  3669. * @peer_handle: Datapath peer handle
  3670. * @authorize
  3671. *
  3672. */
  3673. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3674. {
  3675. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3676. struct dp_soc *soc;
  3677. if (peer != NULL) {
  3678. soc = peer->vdev->pdev->soc;
  3679. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3680. dp_son_peer_authorize(peer);
  3681. peer->authorize = authorize ? 1 : 0;
  3682. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3683. }
  3684. }
  3685. #ifdef QCA_SUPPORT_SON
  3686. /*
  3687. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3688. * @pdev_handle: Device handle
  3689. * @new_threshold : updated threshold value
  3690. *
  3691. */
  3692. static void
  3693. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3694. u_int16_t new_threshold)
  3695. {
  3696. struct dp_vdev *vdev;
  3697. struct dp_peer *peer;
  3698. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3699. struct dp_soc *soc = pdev->soc;
  3700. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3701. if (old_threshold == new_threshold)
  3702. return;
  3703. soc->pdev_bs_inact_reload = new_threshold;
  3704. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3705. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3706. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3707. if (vdev->opmode != wlan_op_mode_ap)
  3708. continue;
  3709. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3710. if (!peer->authorize)
  3711. continue;
  3712. if (old_threshold - peer->peer_bs_inact >=
  3713. new_threshold) {
  3714. dp_mark_peer_inact((void *)peer, true);
  3715. peer->peer_bs_inact = 0;
  3716. } else {
  3717. peer->peer_bs_inact = new_threshold -
  3718. (old_threshold - peer->peer_bs_inact);
  3719. }
  3720. }
  3721. }
  3722. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3723. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3724. }
  3725. /**
  3726. * dp_txrx_reset_inact_count(): Reset inact count
  3727. * @pdev_handle - device handle
  3728. *
  3729. * Return: void
  3730. */
  3731. static void
  3732. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3733. {
  3734. struct dp_vdev *vdev = NULL;
  3735. struct dp_peer *peer = NULL;
  3736. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3737. struct dp_soc *soc = pdev->soc;
  3738. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3739. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3740. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3741. if (vdev->opmode != wlan_op_mode_ap)
  3742. continue;
  3743. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3744. if (!peer->authorize)
  3745. continue;
  3746. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3747. }
  3748. }
  3749. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3750. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3751. }
  3752. /**
  3753. * dp_set_inact_params(): set inactivity params
  3754. * @pdev_handle - device handle
  3755. * @inact_check_interval - inactivity interval
  3756. * @inact_normal - Inactivity normal
  3757. * @inact_overload - Inactivity overload
  3758. *
  3759. * Return: bool
  3760. */
  3761. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3762. u_int16_t inact_check_interval,
  3763. u_int16_t inact_normal, u_int16_t inact_overload)
  3764. {
  3765. struct dp_soc *soc;
  3766. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3767. if (!pdev)
  3768. return false;
  3769. soc = pdev->soc;
  3770. if (!soc)
  3771. return false;
  3772. soc->pdev_bs_inact_interval = inact_check_interval;
  3773. soc->pdev_bs_inact_normal = inact_normal;
  3774. soc->pdev_bs_inact_overload = inact_overload;
  3775. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3776. soc->pdev_bs_inact_normal);
  3777. return true;
  3778. }
  3779. /**
  3780. * dp_start_inact_timer(): Inactivity timer start
  3781. * @pdev_handle - device handle
  3782. * @enable - Inactivity timer start/stop
  3783. *
  3784. * Return: bool
  3785. */
  3786. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3787. {
  3788. struct dp_soc *soc;
  3789. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3790. if (!pdev)
  3791. return false;
  3792. soc = pdev->soc;
  3793. if (!soc)
  3794. return false;
  3795. if (enable) {
  3796. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3797. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3798. soc->pdev_bs_inact_interval * 1000);
  3799. } else {
  3800. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3801. }
  3802. return true;
  3803. }
  3804. /**
  3805. * dp_set_overload(): Set inactivity overload
  3806. * @pdev_handle - device handle
  3807. * @overload - overload status
  3808. *
  3809. * Return: void
  3810. */
  3811. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3812. {
  3813. struct dp_soc *soc;
  3814. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3815. if (!pdev)
  3816. return;
  3817. soc = pdev->soc;
  3818. if (!soc)
  3819. return;
  3820. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3821. overload ? soc->pdev_bs_inact_overload :
  3822. soc->pdev_bs_inact_normal);
  3823. }
  3824. /**
  3825. * dp_peer_is_inact(): check whether peer is inactive
  3826. * @peer_handle - datapath peer handle
  3827. *
  3828. * Return: bool
  3829. */
  3830. bool dp_peer_is_inact(void *peer_handle)
  3831. {
  3832. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3833. if (!peer)
  3834. return false;
  3835. return peer->peer_bs_inact_flag == 1;
  3836. }
  3837. /**
  3838. * dp_init_inact_timer: initialize the inact timer
  3839. * @soc - SOC handle
  3840. *
  3841. * Return: void
  3842. */
  3843. void dp_init_inact_timer(struct dp_soc *soc)
  3844. {
  3845. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3846. dp_txrx_peer_find_inact_timeout_handler,
  3847. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3848. }
  3849. #else
  3850. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3851. u_int16_t inact_normal, u_int16_t inact_overload)
  3852. {
  3853. return false;
  3854. }
  3855. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3856. {
  3857. return false;
  3858. }
  3859. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3860. {
  3861. return;
  3862. }
  3863. void dp_init_inact_timer(struct dp_soc *soc)
  3864. {
  3865. return;
  3866. }
  3867. bool dp_peer_is_inact(void *peer)
  3868. {
  3869. return false;
  3870. }
  3871. #endif
  3872. /*
  3873. * dp_peer_unref_delete() - unref and delete peer
  3874. * @peer_handle: Datapath peer handle
  3875. *
  3876. */
  3877. void dp_peer_unref_delete(void *peer_handle)
  3878. {
  3879. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3880. struct dp_peer *bss_peer = NULL;
  3881. struct dp_vdev *vdev = peer->vdev;
  3882. struct dp_pdev *pdev = vdev->pdev;
  3883. struct dp_soc *soc = pdev->soc;
  3884. struct dp_peer *tmppeer;
  3885. int found = 0;
  3886. uint16_t peer_id;
  3887. uint16_t vdev_id;
  3888. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3889. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3890. peer, qdf_atomic_read(&peer->ref_cnt));
  3891. /*
  3892. * Hold the lock all the way from checking if the peer ref count
  3893. * is zero until the peer references are removed from the hash
  3894. * table and vdev list (if the peer ref count is zero).
  3895. * This protects against a new HL tx operation starting to use the
  3896. * peer object just after this function concludes it's done being used.
  3897. * Furthermore, the lock needs to be held while checking whether the
  3898. * vdev's list of peers is empty, to make sure that list is not modified
  3899. * concurrently with the empty check.
  3900. */
  3901. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3902. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3903. peer_id = peer->peer_ids[0];
  3904. vdev_id = vdev->vdev_id;
  3905. /*
  3906. * Make sure that the reference to the peer in
  3907. * peer object map is removed
  3908. */
  3909. if (peer_id != HTT_INVALID_PEER)
  3910. soc->peer_id_to_obj_map[peer_id] = NULL;
  3911. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3912. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3913. /* remove the reference to the peer from the hash table */
  3914. dp_peer_find_hash_remove(soc, peer);
  3915. qdf_spin_lock_bh(&soc->ast_lock);
  3916. if (peer->self_ast_entry) {
  3917. dp_peer_del_ast(soc, peer->self_ast_entry);
  3918. peer->self_ast_entry = NULL;
  3919. }
  3920. qdf_spin_unlock_bh(&soc->ast_lock);
  3921. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3922. if (tmppeer == peer) {
  3923. found = 1;
  3924. break;
  3925. }
  3926. }
  3927. if (found) {
  3928. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3929. peer_list_elem);
  3930. } else {
  3931. /*Ignoring the remove operation as peer not found*/
  3932. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3933. "peer:%pK not found in vdev:%pK peerlist:%pK",
  3934. peer, vdev, &peer->vdev->peer_list);
  3935. }
  3936. /* cleanup the peer data */
  3937. dp_peer_cleanup(vdev, peer);
  3938. /* check whether the parent vdev has no peers left */
  3939. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3940. /*
  3941. * Now that there are no references to the peer, we can
  3942. * release the peer reference lock.
  3943. */
  3944. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3945. /*
  3946. * Check if the parent vdev was waiting for its peers
  3947. * to be deleted, in order for it to be deleted too.
  3948. */
  3949. if (vdev->delete.pending) {
  3950. ol_txrx_vdev_delete_cb vdev_delete_cb =
  3951. vdev->delete.callback;
  3952. void *vdev_delete_context =
  3953. vdev->delete.context;
  3954. QDF_TRACE(QDF_MODULE_ID_DP,
  3955. QDF_TRACE_LEVEL_INFO_HIGH,
  3956. FL("deleting vdev object %pK (%pM)"
  3957. " - its last peer is done"),
  3958. vdev, vdev->mac_addr.raw);
  3959. /* all peers are gone, go ahead and delete it */
  3960. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  3961. FLOW_TYPE_VDEV,
  3962. vdev_id);
  3963. dp_tx_vdev_detach(vdev);
  3964. QDF_TRACE(QDF_MODULE_ID_DP,
  3965. QDF_TRACE_LEVEL_INFO_HIGH,
  3966. FL("deleting vdev object %pK (%pM)"),
  3967. vdev, vdev->mac_addr.raw);
  3968. qdf_mem_free(vdev);
  3969. vdev = NULL;
  3970. if (vdev_delete_cb)
  3971. vdev_delete_cb(vdev_delete_context);
  3972. }
  3973. } else {
  3974. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3975. }
  3976. if (vdev) {
  3977. if (vdev->vap_bss_peer == peer) {
  3978. vdev->vap_bss_peer = NULL;
  3979. }
  3980. }
  3981. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3982. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3983. vdev_id, peer->mac_addr.raw);
  3984. }
  3985. if (!vdev || !vdev->vap_bss_peer) {
  3986. goto free_peer;
  3987. }
  3988. #ifdef notyet
  3989. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  3990. #else
  3991. bss_peer = vdev->vap_bss_peer;
  3992. DP_UPDATE_STATS(vdev, peer);
  3993. free_peer:
  3994. qdf_mem_free(peer);
  3995. #endif
  3996. } else {
  3997. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3998. }
  3999. }
  4000. /*
  4001. * dp_peer_detach_wifi3() – Detach txrx peer
  4002. * @peer_handle: Datapath peer handle
  4003. * @bitmap: bitmap indicating special handling of request.
  4004. *
  4005. */
  4006. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4007. {
  4008. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4009. /* redirect the peer's rx delivery function to point to a
  4010. * discard func
  4011. */
  4012. peer->rx_opt_proc = dp_rx_discard;
  4013. peer->ctrl_peer = NULL;
  4014. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4015. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4016. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4017. qdf_spinlock_destroy(&peer->peer_info_lock);
  4018. /*
  4019. * Remove the reference added during peer_attach.
  4020. * The peer will still be left allocated until the
  4021. * PEER_UNMAP message arrives to remove the other
  4022. * reference, added by the PEER_MAP message.
  4023. */
  4024. dp_peer_unref_delete(peer_handle);
  4025. }
  4026. /*
  4027. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4028. * @peer_handle: Datapath peer handle
  4029. *
  4030. */
  4031. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4032. {
  4033. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4034. return vdev->mac_addr.raw;
  4035. }
  4036. /*
  4037. * dp_vdev_set_wds() - Enable per packet stats
  4038. * @vdev_handle: DP VDEV handle
  4039. * @val: value
  4040. *
  4041. * Return: none
  4042. */
  4043. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4044. {
  4045. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4046. vdev->wds_enabled = val;
  4047. return 0;
  4048. }
  4049. /*
  4050. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4051. * @peer_handle: Datapath peer handle
  4052. *
  4053. */
  4054. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4055. uint8_t vdev_id)
  4056. {
  4057. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4058. struct dp_vdev *vdev = NULL;
  4059. if (qdf_unlikely(!pdev))
  4060. return NULL;
  4061. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4062. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4063. if (vdev->vdev_id == vdev_id)
  4064. break;
  4065. }
  4066. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4067. return (struct cdp_vdev *)vdev;
  4068. }
  4069. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4070. {
  4071. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4072. return vdev->opmode;
  4073. }
  4074. static
  4075. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4076. ol_txrx_rx_fp *stack_fn_p,
  4077. ol_osif_vdev_handle *osif_vdev_p)
  4078. {
  4079. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4080. qdf_assert(vdev);
  4081. *stack_fn_p = vdev->osif_rx_stack;
  4082. *osif_vdev_p = vdev->osif_vdev;
  4083. }
  4084. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4085. {
  4086. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4087. struct dp_pdev *pdev = vdev->pdev;
  4088. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4089. }
  4090. /**
  4091. * dp_reset_monitor_mode() - Disable monitor mode
  4092. * @pdev_handle: Datapath PDEV handle
  4093. *
  4094. * Return: 0 on success, not 0 on failure
  4095. */
  4096. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4097. {
  4098. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4099. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4100. struct dp_soc *soc = pdev->soc;
  4101. uint8_t pdev_id;
  4102. int mac_id;
  4103. pdev_id = pdev->pdev_id;
  4104. soc = pdev->soc;
  4105. qdf_spin_lock_bh(&pdev->mon_lock);
  4106. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4107. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4108. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4109. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4110. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4111. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4112. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4113. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4114. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4115. }
  4116. pdev->monitor_vdev = NULL;
  4117. qdf_spin_unlock_bh(&pdev->mon_lock);
  4118. return 0;
  4119. }
  4120. /**
  4121. * dp_set_nac() - set peer_nac
  4122. * @peer_handle: Datapath PEER handle
  4123. *
  4124. * Return: void
  4125. */
  4126. static void dp_set_nac(struct cdp_peer *peer_handle)
  4127. {
  4128. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4129. peer->nac = 1;
  4130. }
  4131. /**
  4132. * dp_get_tx_pending() - read pending tx
  4133. * @pdev_handle: Datapath PDEV handle
  4134. *
  4135. * Return: outstanding tx
  4136. */
  4137. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4138. {
  4139. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4140. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4141. }
  4142. /**
  4143. * dp_get_peer_mac_from_peer_id() - get peer mac
  4144. * @pdev_handle: Datapath PDEV handle
  4145. * @peer_id: Peer ID
  4146. * @peer_mac: MAC addr of PEER
  4147. *
  4148. * Return: void
  4149. */
  4150. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4151. uint32_t peer_id, uint8_t *peer_mac)
  4152. {
  4153. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4154. struct dp_peer *peer;
  4155. if (pdev && peer_mac) {
  4156. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4157. if (peer && peer->mac_addr.raw) {
  4158. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4159. DP_MAC_ADDR_LEN);
  4160. }
  4161. }
  4162. }
  4163. /**
  4164. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4165. * @vdev_handle: Datapath VDEV handle
  4166. * @smart_monitor: Flag to denote if its smart monitor mode
  4167. *
  4168. * Return: 0 on success, not 0 on failure
  4169. */
  4170. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4171. uint8_t smart_monitor)
  4172. {
  4173. /* Many monitor VAPs can exists in a system but only one can be up at
  4174. * anytime
  4175. */
  4176. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4177. struct dp_pdev *pdev;
  4178. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4179. struct dp_soc *soc;
  4180. uint8_t pdev_id;
  4181. int mac_id;
  4182. qdf_assert(vdev);
  4183. pdev = vdev->pdev;
  4184. pdev_id = pdev->pdev_id;
  4185. soc = pdev->soc;
  4186. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4187. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4188. pdev, pdev_id, soc, vdev);
  4189. /*Check if current pdev's monitor_vdev exists */
  4190. if (pdev->monitor_vdev) {
  4191. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4192. "vdev=%pK", vdev);
  4193. qdf_assert(vdev);
  4194. }
  4195. pdev->monitor_vdev = vdev;
  4196. /* If smart monitor mode, do not configure monitor ring */
  4197. if (smart_monitor)
  4198. return QDF_STATUS_SUCCESS;
  4199. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4200. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4201. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4202. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4203. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4204. pdev->mo_data_filter);
  4205. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4206. htt_tlv_filter.mpdu_start = 1;
  4207. htt_tlv_filter.msdu_start = 1;
  4208. htt_tlv_filter.packet = 1;
  4209. htt_tlv_filter.msdu_end = 1;
  4210. htt_tlv_filter.mpdu_end = 1;
  4211. htt_tlv_filter.packet_header = 1;
  4212. htt_tlv_filter.attention = 1;
  4213. htt_tlv_filter.ppdu_start = 0;
  4214. htt_tlv_filter.ppdu_end = 0;
  4215. htt_tlv_filter.ppdu_end_user_stats = 0;
  4216. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4217. htt_tlv_filter.ppdu_end_status_done = 0;
  4218. htt_tlv_filter.header_per_msdu = 1;
  4219. htt_tlv_filter.enable_fp =
  4220. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4221. htt_tlv_filter.enable_md = 0;
  4222. htt_tlv_filter.enable_mo =
  4223. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4224. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4225. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4226. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4227. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4228. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4229. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4230. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4231. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4232. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4233. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4234. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4235. }
  4236. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4237. htt_tlv_filter.mpdu_start = 1;
  4238. htt_tlv_filter.msdu_start = 0;
  4239. htt_tlv_filter.packet = 0;
  4240. htt_tlv_filter.msdu_end = 0;
  4241. htt_tlv_filter.mpdu_end = 0;
  4242. htt_tlv_filter.attention = 0;
  4243. htt_tlv_filter.ppdu_start = 1;
  4244. htt_tlv_filter.ppdu_end = 1;
  4245. htt_tlv_filter.ppdu_end_user_stats = 1;
  4246. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4247. htt_tlv_filter.ppdu_end_status_done = 1;
  4248. htt_tlv_filter.enable_fp = 1;
  4249. htt_tlv_filter.enable_md = 0;
  4250. htt_tlv_filter.enable_mo = 1;
  4251. if (pdev->mcopy_mode) {
  4252. htt_tlv_filter.packet_header = 1;
  4253. }
  4254. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4255. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4256. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4257. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4258. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4259. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4260. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4261. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4262. pdev->pdev_id);
  4263. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4264. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4265. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4266. }
  4267. return QDF_STATUS_SUCCESS;
  4268. }
  4269. /**
  4270. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4271. * @pdev_handle: Datapath PDEV handle
  4272. * @filter_val: Flag to select Filter for monitor mode
  4273. * Return: 0 on success, not 0 on failure
  4274. */
  4275. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4276. struct cdp_monitor_filter *filter_val)
  4277. {
  4278. /* Many monitor VAPs can exists in a system but only one can be up at
  4279. * anytime
  4280. */
  4281. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4282. struct dp_vdev *vdev = pdev->monitor_vdev;
  4283. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4284. struct dp_soc *soc;
  4285. uint8_t pdev_id;
  4286. int mac_id;
  4287. pdev_id = pdev->pdev_id;
  4288. soc = pdev->soc;
  4289. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4290. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4291. pdev, pdev_id, soc, vdev);
  4292. /*Check if current pdev's monitor_vdev exists */
  4293. if (!pdev->monitor_vdev) {
  4294. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4295. "vdev=%pK", vdev);
  4296. qdf_assert(vdev);
  4297. }
  4298. /* update filter mode, type in pdev structure */
  4299. pdev->mon_filter_mode = filter_val->mode;
  4300. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4301. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4302. pdev->fp_data_filter = filter_val->fp_data;
  4303. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4304. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4305. pdev->mo_data_filter = filter_val->mo_data;
  4306. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4307. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4308. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4309. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4310. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4311. pdev->mo_data_filter);
  4312. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4313. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4314. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4315. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4316. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4317. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4318. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4319. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4320. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4321. }
  4322. htt_tlv_filter.mpdu_start = 1;
  4323. htt_tlv_filter.msdu_start = 1;
  4324. htt_tlv_filter.packet = 1;
  4325. htt_tlv_filter.msdu_end = 1;
  4326. htt_tlv_filter.mpdu_end = 1;
  4327. htt_tlv_filter.packet_header = 1;
  4328. htt_tlv_filter.attention = 1;
  4329. htt_tlv_filter.ppdu_start = 0;
  4330. htt_tlv_filter.ppdu_end = 0;
  4331. htt_tlv_filter.ppdu_end_user_stats = 0;
  4332. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4333. htt_tlv_filter.ppdu_end_status_done = 0;
  4334. htt_tlv_filter.header_per_msdu = 1;
  4335. htt_tlv_filter.enable_fp =
  4336. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4337. htt_tlv_filter.enable_md = 0;
  4338. htt_tlv_filter.enable_mo =
  4339. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4340. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4341. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4342. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4343. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4344. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4345. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4346. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4347. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4348. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4349. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4350. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4351. }
  4352. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4353. htt_tlv_filter.mpdu_start = 1;
  4354. htt_tlv_filter.msdu_start = 0;
  4355. htt_tlv_filter.packet = 0;
  4356. htt_tlv_filter.msdu_end = 0;
  4357. htt_tlv_filter.mpdu_end = 0;
  4358. htt_tlv_filter.attention = 0;
  4359. htt_tlv_filter.ppdu_start = 1;
  4360. htt_tlv_filter.ppdu_end = 1;
  4361. htt_tlv_filter.ppdu_end_user_stats = 1;
  4362. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4363. htt_tlv_filter.ppdu_end_status_done = 1;
  4364. htt_tlv_filter.enable_fp = 1;
  4365. htt_tlv_filter.enable_md = 0;
  4366. htt_tlv_filter.enable_mo = 1;
  4367. if (pdev->mcopy_mode) {
  4368. htt_tlv_filter.packet_header = 1;
  4369. }
  4370. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4371. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4372. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4373. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4374. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4375. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4376. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4377. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4378. pdev->pdev_id);
  4379. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4380. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4381. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4382. }
  4383. return QDF_STATUS_SUCCESS;
  4384. }
  4385. /**
  4386. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4387. * @pdev_handle: Datapath PDEV handle
  4388. *
  4389. * Return: pdev_id
  4390. */
  4391. static
  4392. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4393. {
  4394. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4395. return pdev->pdev_id;
  4396. }
  4397. /**
  4398. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4399. * @pdev_handle: Datapath PDEV handle
  4400. * @chan_noise_floor: Channel Noise Floor
  4401. *
  4402. * Return: void
  4403. */
  4404. static
  4405. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4406. int16_t chan_noise_floor)
  4407. {
  4408. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4409. pdev->chan_noise_floor = chan_noise_floor;
  4410. }
  4411. /**
  4412. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4413. * @vdev_handle: Datapath VDEV handle
  4414. * Return: true on ucast filter flag set
  4415. */
  4416. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4417. {
  4418. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4419. struct dp_pdev *pdev;
  4420. pdev = vdev->pdev;
  4421. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4422. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4423. return true;
  4424. return false;
  4425. }
  4426. /**
  4427. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4428. * @vdev_handle: Datapath VDEV handle
  4429. * Return: true on mcast filter flag set
  4430. */
  4431. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4432. {
  4433. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4434. struct dp_pdev *pdev;
  4435. pdev = vdev->pdev;
  4436. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4437. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4438. return true;
  4439. return false;
  4440. }
  4441. /**
  4442. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4443. * @vdev_handle: Datapath VDEV handle
  4444. * Return: true on non data filter flag set
  4445. */
  4446. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4447. {
  4448. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4449. struct dp_pdev *pdev;
  4450. pdev = vdev->pdev;
  4451. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4452. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4453. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4454. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4455. return true;
  4456. }
  4457. }
  4458. return false;
  4459. }
  4460. #ifdef MESH_MODE_SUPPORT
  4461. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4462. {
  4463. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4464. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4465. FL("val %d"), val);
  4466. vdev->mesh_vdev = val;
  4467. }
  4468. /*
  4469. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4470. * @vdev_hdl: virtual device object
  4471. * @val: value to be set
  4472. *
  4473. * Return: void
  4474. */
  4475. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4476. {
  4477. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4478. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4479. FL("val %d"), val);
  4480. vdev->mesh_rx_filter = val;
  4481. }
  4482. #endif
  4483. /*
  4484. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4485. * Current scope is bar received count
  4486. *
  4487. * @pdev_handle: DP_PDEV handle
  4488. *
  4489. * Return: void
  4490. */
  4491. #define STATS_PROC_TIMEOUT (HZ/1000)
  4492. static void
  4493. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4494. {
  4495. struct dp_vdev *vdev;
  4496. struct dp_peer *peer;
  4497. uint32_t waitcnt;
  4498. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4499. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4500. if (!peer) {
  4501. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4502. FL("DP Invalid Peer refernce"));
  4503. return;
  4504. }
  4505. if (peer->delete_in_progress) {
  4506. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4507. FL("DP Peer deletion in progress"));
  4508. continue;
  4509. }
  4510. qdf_atomic_inc(&peer->ref_cnt);
  4511. waitcnt = 0;
  4512. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4513. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4514. && waitcnt < 10) {
  4515. schedule_timeout_interruptible(
  4516. STATS_PROC_TIMEOUT);
  4517. waitcnt++;
  4518. }
  4519. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4520. dp_peer_unref_delete(peer);
  4521. }
  4522. }
  4523. }
  4524. /**
  4525. * dp_rx_bar_stats_cb(): BAR received stats callback
  4526. * @soc: SOC handle
  4527. * @cb_ctxt: Call back context
  4528. * @reo_status: Reo status
  4529. *
  4530. * return: void
  4531. */
  4532. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4533. union hal_reo_status *reo_status)
  4534. {
  4535. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4536. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4537. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4538. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4539. queue_status->header.status);
  4540. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4541. return;
  4542. }
  4543. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4544. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4545. }
  4546. /**
  4547. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4548. * @vdev: DP VDEV handle
  4549. *
  4550. * return: void
  4551. */
  4552. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4553. struct cdp_vdev_stats *vdev_stats)
  4554. {
  4555. struct dp_peer *peer = NULL;
  4556. struct dp_soc *soc = vdev->pdev->soc;
  4557. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4558. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4559. dp_update_vdev_stats(vdev_stats, peer);
  4560. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4561. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4562. &vdev->stats, (uint16_t) vdev->vdev_id,
  4563. UPDATE_VDEV_STATS);
  4564. }
  4565. /**
  4566. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4567. * @pdev: DP PDEV handle
  4568. *
  4569. * return: void
  4570. */
  4571. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4572. {
  4573. struct dp_vdev *vdev = NULL;
  4574. struct dp_soc *soc = pdev->soc;
  4575. struct cdp_vdev_stats *vdev_stats =
  4576. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4577. if (!vdev_stats) {
  4578. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4579. "DP alloc failure - unable to get alloc vdev stats");
  4580. return;
  4581. }
  4582. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4583. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4584. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4585. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4586. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4587. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4588. dp_update_pdev_stats(pdev, vdev_stats);
  4589. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4590. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4591. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4592. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4593. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4594. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4595. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4596. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4597. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4598. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4599. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4600. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4601. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4602. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4603. DP_STATS_AGGR(pdev, vdev,
  4604. tx_i.mcast_en.dropped_map_error);
  4605. DP_STATS_AGGR(pdev, vdev,
  4606. tx_i.mcast_en.dropped_self_mac);
  4607. DP_STATS_AGGR(pdev, vdev,
  4608. tx_i.mcast_en.dropped_send_fail);
  4609. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4610. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4611. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4612. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4613. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4614. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4615. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4616. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4617. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4618. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4619. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4620. pdev->stats.tx_i.dropped.dma_error +
  4621. pdev->stats.tx_i.dropped.ring_full +
  4622. pdev->stats.tx_i.dropped.enqueue_fail +
  4623. pdev->stats.tx_i.dropped.desc_na.num +
  4624. pdev->stats.tx_i.dropped.res_full;
  4625. pdev->stats.tx.last_ack_rssi =
  4626. vdev->stats.tx.last_ack_rssi;
  4627. pdev->stats.tx_i.tso.num_seg =
  4628. vdev->stats.tx_i.tso.num_seg;
  4629. }
  4630. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4631. qdf_mem_free(vdev_stats);
  4632. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4633. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  4634. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4635. }
  4636. /**
  4637. * dp_vdev_getstats() - get vdev packet level stats
  4638. * @vdev_handle: Datapath VDEV handle
  4639. * @stats: cdp network device stats structure
  4640. *
  4641. * Return: void
  4642. */
  4643. static void dp_vdev_getstats(void *vdev_handle,
  4644. struct cdp_dev_stats *stats)
  4645. {
  4646. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4647. struct cdp_vdev_stats *vdev_stats =
  4648. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4649. if (!vdev_stats) {
  4650. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4651. "DP alloc failure - unable to get alloc vdev stats");
  4652. return;
  4653. }
  4654. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4655. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4656. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4657. stats->tx_errors = vdev_stats->tx.tx_failed +
  4658. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4659. stats->tx_dropped = stats->tx_errors;
  4660. stats->rx_packets = vdev_stats->rx.unicast.num +
  4661. vdev_stats->rx.multicast.num +
  4662. vdev_stats->rx.bcast.num;
  4663. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4664. vdev_stats->rx.multicast.bytes +
  4665. vdev_stats->rx.bcast.bytes;
  4666. }
  4667. /**
  4668. * dp_pdev_getstats() - get pdev packet level stats
  4669. * @pdev_handle: Datapath PDEV handle
  4670. * @stats: cdp network device stats structure
  4671. *
  4672. * Return: void
  4673. */
  4674. static void dp_pdev_getstats(void *pdev_handle,
  4675. struct cdp_dev_stats *stats)
  4676. {
  4677. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4678. dp_aggregate_pdev_stats(pdev);
  4679. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4680. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4681. stats->tx_errors = pdev->stats.tx.tx_failed +
  4682. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4683. stats->tx_dropped = stats->tx_errors;
  4684. stats->rx_packets = pdev->stats.rx.unicast.num +
  4685. pdev->stats.rx.multicast.num +
  4686. pdev->stats.rx.bcast.num;
  4687. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4688. pdev->stats.rx.multicast.bytes +
  4689. pdev->stats.rx.bcast.bytes;
  4690. }
  4691. /**
  4692. * dp_get_device_stats() - get interface level packet stats
  4693. * @handle: device handle
  4694. * @stats: cdp network device stats structure
  4695. * @type: device type pdev/vdev
  4696. *
  4697. * Return: void
  4698. */
  4699. static void dp_get_device_stats(void *handle,
  4700. struct cdp_dev_stats *stats, uint8_t type)
  4701. {
  4702. switch (type) {
  4703. case UPDATE_VDEV_STATS:
  4704. dp_vdev_getstats(handle, stats);
  4705. break;
  4706. case UPDATE_PDEV_STATS:
  4707. dp_pdev_getstats(handle, stats);
  4708. break;
  4709. default:
  4710. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4711. "apstats cannot be updated for this input "
  4712. "type %d", type);
  4713. break;
  4714. }
  4715. }
  4716. /**
  4717. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4718. * @pdev: DP_PDEV Handle
  4719. *
  4720. * Return:void
  4721. */
  4722. static inline void
  4723. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4724. {
  4725. uint8_t index = 0;
  4726. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4727. DP_PRINT_STATS("Received From Stack:");
  4728. DP_PRINT_STATS(" Packets = %d",
  4729. pdev->stats.tx_i.rcvd.num);
  4730. DP_PRINT_STATS(" Bytes = %llu",
  4731. pdev->stats.tx_i.rcvd.bytes);
  4732. DP_PRINT_STATS("Processed:");
  4733. DP_PRINT_STATS(" Packets = %d",
  4734. pdev->stats.tx_i.processed.num);
  4735. DP_PRINT_STATS(" Bytes = %llu",
  4736. pdev->stats.tx_i.processed.bytes);
  4737. DP_PRINT_STATS("Total Completions:");
  4738. DP_PRINT_STATS(" Packets = %u",
  4739. pdev->stats.tx.comp_pkt.num);
  4740. DP_PRINT_STATS(" Bytes = %llu",
  4741. pdev->stats.tx.comp_pkt.bytes);
  4742. DP_PRINT_STATS("Successful Completions:");
  4743. DP_PRINT_STATS(" Packets = %u",
  4744. pdev->stats.tx.tx_success.num);
  4745. DP_PRINT_STATS(" Bytes = %llu",
  4746. pdev->stats.tx.tx_success.bytes);
  4747. DP_PRINT_STATS("Dropped:");
  4748. DP_PRINT_STATS(" Total = %d",
  4749. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4750. DP_PRINT_STATS(" Dma_map_error = %d",
  4751. pdev->stats.tx_i.dropped.dma_error);
  4752. DP_PRINT_STATS(" Ring Full = %d",
  4753. pdev->stats.tx_i.dropped.ring_full);
  4754. DP_PRINT_STATS(" Descriptor Not available = %d",
  4755. pdev->stats.tx_i.dropped.desc_na.num);
  4756. DP_PRINT_STATS(" HW enqueue failed= %d",
  4757. pdev->stats.tx_i.dropped.enqueue_fail);
  4758. DP_PRINT_STATS(" Resources Full = %d",
  4759. pdev->stats.tx_i.dropped.res_full);
  4760. DP_PRINT_STATS(" FW removed = %d",
  4761. pdev->stats.tx.dropped.fw_rem);
  4762. DP_PRINT_STATS(" FW removed transmitted = %d",
  4763. pdev->stats.tx.dropped.fw_rem_tx);
  4764. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4765. pdev->stats.tx.dropped.fw_rem_notx);
  4766. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4767. pdev->stats.tx.dropped.fw_reason1);
  4768. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4769. pdev->stats.tx.dropped.fw_reason2);
  4770. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4771. pdev->stats.tx.dropped.fw_reason3);
  4772. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4773. pdev->stats.tx.dropped.age_out);
  4774. DP_PRINT_STATS(" Multicast:");
  4775. DP_PRINT_STATS(" Packets: %u",
  4776. pdev->stats.tx.mcast.num);
  4777. DP_PRINT_STATS(" Bytes: %llu",
  4778. pdev->stats.tx.mcast.bytes);
  4779. DP_PRINT_STATS("Scatter Gather:");
  4780. DP_PRINT_STATS(" Packets = %d",
  4781. pdev->stats.tx_i.sg.sg_pkt.num);
  4782. DP_PRINT_STATS(" Bytes = %llu",
  4783. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4784. DP_PRINT_STATS(" Dropped By Host = %d",
  4785. pdev->stats.tx_i.sg.dropped_host.num);
  4786. DP_PRINT_STATS(" Dropped By Target = %d",
  4787. pdev->stats.tx_i.sg.dropped_target);
  4788. DP_PRINT_STATS("TSO:");
  4789. DP_PRINT_STATS(" Number of Segments = %d",
  4790. pdev->stats.tx_i.tso.num_seg);
  4791. DP_PRINT_STATS(" Packets = %d",
  4792. pdev->stats.tx_i.tso.tso_pkt.num);
  4793. DP_PRINT_STATS(" Bytes = %llu",
  4794. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4795. DP_PRINT_STATS(" Dropped By Host = %d",
  4796. pdev->stats.tx_i.tso.dropped_host.num);
  4797. DP_PRINT_STATS("Mcast Enhancement:");
  4798. DP_PRINT_STATS(" Packets = %d",
  4799. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4800. DP_PRINT_STATS(" Bytes = %llu",
  4801. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4802. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4803. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4804. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4805. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4806. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4807. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4808. DP_PRINT_STATS(" Unicast sent = %d",
  4809. pdev->stats.tx_i.mcast_en.ucast);
  4810. DP_PRINT_STATS("Raw:");
  4811. DP_PRINT_STATS(" Packets = %d",
  4812. pdev->stats.tx_i.raw.raw_pkt.num);
  4813. DP_PRINT_STATS(" Bytes = %llu",
  4814. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4815. DP_PRINT_STATS(" DMA map error = %d",
  4816. pdev->stats.tx_i.raw.dma_map_error);
  4817. DP_PRINT_STATS("Reinjected:");
  4818. DP_PRINT_STATS(" Packets = %d",
  4819. pdev->stats.tx_i.reinject_pkts.num);
  4820. DP_PRINT_STATS(" Bytes = %llu\n",
  4821. pdev->stats.tx_i.reinject_pkts.bytes);
  4822. DP_PRINT_STATS("Inspected:");
  4823. DP_PRINT_STATS(" Packets = %d",
  4824. pdev->stats.tx_i.inspect_pkts.num);
  4825. DP_PRINT_STATS(" Bytes = %llu",
  4826. pdev->stats.tx_i.inspect_pkts.bytes);
  4827. DP_PRINT_STATS("Nawds Multicast:");
  4828. DP_PRINT_STATS(" Packets = %d",
  4829. pdev->stats.tx_i.nawds_mcast.num);
  4830. DP_PRINT_STATS(" Bytes = %llu",
  4831. pdev->stats.tx_i.nawds_mcast.bytes);
  4832. DP_PRINT_STATS("CCE Classified:");
  4833. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4834. pdev->stats.tx_i.cce_classified);
  4835. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4836. pdev->stats.tx_i.cce_classified_raw);
  4837. DP_PRINT_STATS("Mesh stats:");
  4838. DP_PRINT_STATS(" frames to firmware: %u",
  4839. pdev->stats.tx_i.mesh.exception_fw);
  4840. DP_PRINT_STATS(" completions from fw: %u",
  4841. pdev->stats.tx_i.mesh.completion_fw);
  4842. DP_PRINT_STATS("PPDU stats counter");
  4843. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4844. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4845. pdev->stats.ppdu_stats_counter[index]);
  4846. }
  4847. }
  4848. /**
  4849. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4850. * @pdev: DP_PDEV Handle
  4851. *
  4852. * Return: void
  4853. */
  4854. static inline void
  4855. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4856. {
  4857. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4858. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4859. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4860. pdev->stats.rx.rcvd_reo[0].num,
  4861. pdev->stats.rx.rcvd_reo[1].num,
  4862. pdev->stats.rx.rcvd_reo[2].num,
  4863. pdev->stats.rx.rcvd_reo[3].num);
  4864. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4865. pdev->stats.rx.rcvd_reo[0].bytes,
  4866. pdev->stats.rx.rcvd_reo[1].bytes,
  4867. pdev->stats.rx.rcvd_reo[2].bytes,
  4868. pdev->stats.rx.rcvd_reo[3].bytes);
  4869. DP_PRINT_STATS("Replenished:");
  4870. DP_PRINT_STATS(" Packets = %d",
  4871. pdev->stats.replenish.pkts.num);
  4872. DP_PRINT_STATS(" Bytes = %llu",
  4873. pdev->stats.replenish.pkts.bytes);
  4874. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4875. pdev->stats.buf_freelist);
  4876. DP_PRINT_STATS(" Low threshold intr = %d",
  4877. pdev->stats.replenish.low_thresh_intrs);
  4878. DP_PRINT_STATS("Dropped:");
  4879. DP_PRINT_STATS(" msdu_not_done = %d",
  4880. pdev->stats.dropped.msdu_not_done);
  4881. DP_PRINT_STATS(" mon_rx_drop = %d",
  4882. pdev->stats.dropped.mon_rx_drop);
  4883. DP_PRINT_STATS("Sent To Stack:");
  4884. DP_PRINT_STATS(" Packets = %d",
  4885. pdev->stats.rx.to_stack.num);
  4886. DP_PRINT_STATS(" Bytes = %llu",
  4887. pdev->stats.rx.to_stack.bytes);
  4888. DP_PRINT_STATS("Multicast/Broadcast:");
  4889. DP_PRINT_STATS(" Packets = %d",
  4890. (pdev->stats.rx.multicast.num +
  4891. pdev->stats.rx.bcast.num));
  4892. DP_PRINT_STATS(" Bytes = %llu",
  4893. (pdev->stats.rx.multicast.bytes +
  4894. pdev->stats.rx.bcast.bytes));
  4895. DP_PRINT_STATS("Errors:");
  4896. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4897. pdev->stats.replenish.rxdma_err);
  4898. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4899. pdev->stats.err.desc_alloc_fail);
  4900. DP_PRINT_STATS(" IP checksum error = %d",
  4901. pdev->stats.err.ip_csum_err);
  4902. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  4903. pdev->stats.err.tcp_udp_csum_err);
  4904. /* Get bar_recv_cnt */
  4905. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4906. DP_PRINT_STATS("BAR Received Count: = %d",
  4907. pdev->stats.rx.bar_recv_cnt);
  4908. }
  4909. /**
  4910. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  4911. * @pdev: DP_PDEV Handle
  4912. *
  4913. * Return: void
  4914. */
  4915. static inline void
  4916. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  4917. {
  4918. struct cdp_pdev_mon_stats *rx_mon_stats;
  4919. rx_mon_stats = &pdev->rx_mon_stats;
  4920. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  4921. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  4922. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  4923. rx_mon_stats->status_ppdu_done);
  4924. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  4925. rx_mon_stats->dest_ppdu_done);
  4926. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  4927. rx_mon_stats->dest_mpdu_done);
  4928. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  4929. rx_mon_stats->dest_mpdu_drop);
  4930. }
  4931. /**
  4932. * dp_print_soc_tx_stats(): Print SOC level stats
  4933. * @soc DP_SOC Handle
  4934. *
  4935. * Return: void
  4936. */
  4937. static inline void
  4938. dp_print_soc_tx_stats(struct dp_soc *soc)
  4939. {
  4940. uint8_t desc_pool_id;
  4941. soc->stats.tx.desc_in_use = 0;
  4942. DP_PRINT_STATS("SOC Tx Stats:\n");
  4943. for (desc_pool_id = 0;
  4944. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  4945. desc_pool_id++)
  4946. soc->stats.tx.desc_in_use +=
  4947. soc->tx_desc[desc_pool_id].num_allocated;
  4948. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  4949. soc->stats.tx.desc_in_use);
  4950. DP_PRINT_STATS("Invalid peer:");
  4951. DP_PRINT_STATS(" Packets = %d",
  4952. soc->stats.tx.tx_invalid_peer.num);
  4953. DP_PRINT_STATS(" Bytes = %llu",
  4954. soc->stats.tx.tx_invalid_peer.bytes);
  4955. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  4956. soc->stats.tx.tcl_ring_full[0],
  4957. soc->stats.tx.tcl_ring_full[1],
  4958. soc->stats.tx.tcl_ring_full[2]);
  4959. }
  4960. /**
  4961. * dp_print_soc_rx_stats: Print SOC level Rx stats
  4962. * @soc: DP_SOC Handle
  4963. *
  4964. * Return:void
  4965. */
  4966. static inline void
  4967. dp_print_soc_rx_stats(struct dp_soc *soc)
  4968. {
  4969. uint32_t i;
  4970. char reo_error[DP_REO_ERR_LENGTH];
  4971. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  4972. uint8_t index = 0;
  4973. DP_PRINT_STATS("SOC Rx Stats:\n");
  4974. DP_PRINT_STATS("Errors:\n");
  4975. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  4976. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  4977. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  4978. DP_PRINT_STATS("Invalid RBM = %d",
  4979. soc->stats.rx.err.invalid_rbm);
  4980. DP_PRINT_STATS("Invalid Vdev = %d",
  4981. soc->stats.rx.err.invalid_vdev);
  4982. DP_PRINT_STATS("Invalid Pdev = %d",
  4983. soc->stats.rx.err.invalid_pdev);
  4984. DP_PRINT_STATS("Invalid Peer = %d",
  4985. soc->stats.rx.err.rx_invalid_peer.num);
  4986. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  4987. soc->stats.rx.err.hal_ring_access_fail);
  4988. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  4989. index += qdf_snprint(&rxdma_error[index],
  4990. DP_RXDMA_ERR_LENGTH - index,
  4991. " %d", soc->stats.rx.err.rxdma_error[i]);
  4992. }
  4993. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  4994. rxdma_error);
  4995. index = 0;
  4996. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  4997. index += qdf_snprint(&reo_error[index],
  4998. DP_REO_ERR_LENGTH - index,
  4999. " %d", soc->stats.rx.err.reo_error[i]);
  5000. }
  5001. DP_PRINT_STATS("REO Error(0-14):%s",
  5002. reo_error);
  5003. }
  5004. /**
  5005. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5006. * @soc: DP_SOC handle
  5007. * @srng: DP_SRNG handle
  5008. * @ring_name: SRNG name
  5009. *
  5010. * Return: void
  5011. */
  5012. static inline void
  5013. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5014. char *ring_name)
  5015. {
  5016. uint32_t tailp;
  5017. uint32_t headp;
  5018. if (srng->hal_srng != NULL) {
  5019. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5020. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  5021. ring_name, headp, tailp);
  5022. }
  5023. }
  5024. /**
  5025. * dp_print_ring_stats(): Print tail and head pointer
  5026. * @pdev: DP_PDEV handle
  5027. *
  5028. * Return:void
  5029. */
  5030. static inline void
  5031. dp_print_ring_stats(struct dp_pdev *pdev)
  5032. {
  5033. uint32_t i;
  5034. char ring_name[STR_MAXLEN + 1];
  5035. int mac_id;
  5036. dp_print_ring_stat_from_hal(pdev->soc,
  5037. &pdev->soc->reo_exception_ring,
  5038. "Reo Exception Ring");
  5039. dp_print_ring_stat_from_hal(pdev->soc,
  5040. &pdev->soc->reo_reinject_ring,
  5041. "Reo Inject Ring");
  5042. dp_print_ring_stat_from_hal(pdev->soc,
  5043. &pdev->soc->reo_cmd_ring,
  5044. "Reo Command Ring");
  5045. dp_print_ring_stat_from_hal(pdev->soc,
  5046. &pdev->soc->reo_status_ring,
  5047. "Reo Status Ring");
  5048. dp_print_ring_stat_from_hal(pdev->soc,
  5049. &pdev->soc->rx_rel_ring,
  5050. "Rx Release ring");
  5051. dp_print_ring_stat_from_hal(pdev->soc,
  5052. &pdev->soc->tcl_cmd_ring,
  5053. "Tcl command Ring");
  5054. dp_print_ring_stat_from_hal(pdev->soc,
  5055. &pdev->soc->tcl_status_ring,
  5056. "Tcl Status Ring");
  5057. dp_print_ring_stat_from_hal(pdev->soc,
  5058. &pdev->soc->wbm_desc_rel_ring,
  5059. "Wbm Desc Rel Ring");
  5060. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  5061. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  5062. dp_print_ring_stat_from_hal(pdev->soc,
  5063. &pdev->soc->reo_dest_ring[i],
  5064. ring_name);
  5065. }
  5066. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  5067. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  5068. dp_print_ring_stat_from_hal(pdev->soc,
  5069. &pdev->soc->tcl_data_ring[i],
  5070. ring_name);
  5071. }
  5072. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5073. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  5074. dp_print_ring_stat_from_hal(pdev->soc,
  5075. &pdev->soc->tx_comp_ring[i],
  5076. ring_name);
  5077. }
  5078. dp_print_ring_stat_from_hal(pdev->soc,
  5079. &pdev->rx_refill_buf_ring,
  5080. "Rx Refill Buf Ring");
  5081. dp_print_ring_stat_from_hal(pdev->soc,
  5082. &pdev->rx_refill_buf_ring2,
  5083. "Second Rx Refill Buf Ring");
  5084. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5085. dp_print_ring_stat_from_hal(pdev->soc,
  5086. &pdev->rxdma_mon_buf_ring[mac_id],
  5087. "Rxdma Mon Buf Ring");
  5088. dp_print_ring_stat_from_hal(pdev->soc,
  5089. &pdev->rxdma_mon_dst_ring[mac_id],
  5090. "Rxdma Mon Dst Ring");
  5091. dp_print_ring_stat_from_hal(pdev->soc,
  5092. &pdev->rxdma_mon_status_ring[mac_id],
  5093. "Rxdma Mon Status Ring");
  5094. dp_print_ring_stat_from_hal(pdev->soc,
  5095. &pdev->rxdma_mon_desc_ring[mac_id],
  5096. "Rxdma mon desc Ring");
  5097. }
  5098. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  5099. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  5100. dp_print_ring_stat_from_hal(pdev->soc,
  5101. &pdev->rxdma_err_dst_ring[i],
  5102. ring_name);
  5103. }
  5104. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  5105. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  5106. dp_print_ring_stat_from_hal(pdev->soc,
  5107. &pdev->rx_mac_buf_ring[i],
  5108. ring_name);
  5109. }
  5110. }
  5111. /**
  5112. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5113. * @vdev: DP_VDEV handle
  5114. *
  5115. * Return:void
  5116. */
  5117. static inline void
  5118. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5119. {
  5120. struct dp_peer *peer = NULL;
  5121. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  5122. DP_STATS_CLR(vdev->pdev);
  5123. DP_STATS_CLR(vdev->pdev->soc);
  5124. DP_STATS_CLR(vdev);
  5125. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5126. if (!peer)
  5127. return;
  5128. DP_STATS_CLR(peer);
  5129. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  5130. soc->cdp_soc.ol_ops->update_dp_stats(
  5131. vdev->pdev->ctrl_pdev,
  5132. &peer->stats,
  5133. peer->peer_ids[0],
  5134. UPDATE_PEER_STATS);
  5135. }
  5136. }
  5137. if (soc->cdp_soc.ol_ops->update_dp_stats)
  5138. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  5139. &vdev->stats, (uint16_t)vdev->vdev_id,
  5140. UPDATE_VDEV_STATS);
  5141. }
  5142. /**
  5143. * dp_print_common_rates_info(): Print common rate for tx or rx
  5144. * @pkt_type_array: rate type array contains rate info
  5145. *
  5146. * Return:void
  5147. */
  5148. static inline void
  5149. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5150. {
  5151. uint8_t mcs, pkt_type;
  5152. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5153. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5154. if (!dp_rate_string[pkt_type][mcs].valid)
  5155. continue;
  5156. DP_PRINT_STATS(" %s = %d",
  5157. dp_rate_string[pkt_type][mcs].mcs_type,
  5158. pkt_type_array[pkt_type].mcs_count[mcs]);
  5159. }
  5160. DP_PRINT_STATS("\n");
  5161. }
  5162. }
  5163. /**
  5164. * dp_print_rx_rates(): Print Rx rate stats
  5165. * @vdev: DP_VDEV handle
  5166. *
  5167. * Return:void
  5168. */
  5169. static inline void
  5170. dp_print_rx_rates(struct dp_vdev *vdev)
  5171. {
  5172. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5173. uint8_t i;
  5174. uint8_t index = 0;
  5175. char nss[DP_NSS_LENGTH];
  5176. DP_PRINT_STATS("Rx Rate Info:\n");
  5177. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5178. index = 0;
  5179. for (i = 0; i < SS_COUNT; i++) {
  5180. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5181. " %d", pdev->stats.rx.nss[i]);
  5182. }
  5183. DP_PRINT_STATS("NSS(1-8) = %s",
  5184. nss);
  5185. DP_PRINT_STATS("SGI ="
  5186. " 0.8us %d,"
  5187. " 0.4us %d,"
  5188. " 1.6us %d,"
  5189. " 3.2us %d,",
  5190. pdev->stats.rx.sgi_count[0],
  5191. pdev->stats.rx.sgi_count[1],
  5192. pdev->stats.rx.sgi_count[2],
  5193. pdev->stats.rx.sgi_count[3]);
  5194. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5195. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5196. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5197. DP_PRINT_STATS("Reception Type ="
  5198. " SU: %d,"
  5199. " MU_MIMO:%d,"
  5200. " MU_OFDMA:%d,"
  5201. " MU_OFDMA_MIMO:%d\n",
  5202. pdev->stats.rx.reception_type[0],
  5203. pdev->stats.rx.reception_type[1],
  5204. pdev->stats.rx.reception_type[2],
  5205. pdev->stats.rx.reception_type[3]);
  5206. DP_PRINT_STATS("Aggregation:\n");
  5207. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5208. pdev->stats.rx.ampdu_cnt);
  5209. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5210. pdev->stats.rx.non_ampdu_cnt);
  5211. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5212. pdev->stats.rx.amsdu_cnt);
  5213. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5214. pdev->stats.rx.non_amsdu_cnt);
  5215. }
  5216. /**
  5217. * dp_print_tx_rates(): Print tx rates
  5218. * @vdev: DP_VDEV handle
  5219. *
  5220. * Return:void
  5221. */
  5222. static inline void
  5223. dp_print_tx_rates(struct dp_vdev *vdev)
  5224. {
  5225. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5226. uint8_t index;
  5227. char nss[DP_NSS_LENGTH];
  5228. int nss_index;
  5229. DP_PRINT_STATS("Tx Rate Info:\n");
  5230. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5231. DP_PRINT_STATS("SGI ="
  5232. " 0.8us %d"
  5233. " 0.4us %d"
  5234. " 1.6us %d"
  5235. " 3.2us %d",
  5236. pdev->stats.tx.sgi_count[0],
  5237. pdev->stats.tx.sgi_count[1],
  5238. pdev->stats.tx.sgi_count[2],
  5239. pdev->stats.tx.sgi_count[3]);
  5240. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5241. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5242. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5243. index = 0;
  5244. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5245. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5246. " %d", pdev->stats.tx.nss[nss_index]);
  5247. }
  5248. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5249. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5250. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5251. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5252. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5253. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5254. DP_PRINT_STATS("Aggregation:\n");
  5255. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5256. pdev->stats.tx.amsdu_cnt);
  5257. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5258. pdev->stats.tx.non_amsdu_cnt);
  5259. }
  5260. /**
  5261. * dp_print_peer_stats():print peer stats
  5262. * @peer: DP_PEER handle
  5263. *
  5264. * return void
  5265. */
  5266. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5267. {
  5268. uint8_t i;
  5269. uint32_t index;
  5270. char nss[DP_NSS_LENGTH];
  5271. DP_PRINT_STATS("Node Tx Stats:\n");
  5272. DP_PRINT_STATS("Total Packet Completions = %d",
  5273. peer->stats.tx.comp_pkt.num);
  5274. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5275. peer->stats.tx.comp_pkt.bytes);
  5276. DP_PRINT_STATS("Success Packets = %d",
  5277. peer->stats.tx.tx_success.num);
  5278. DP_PRINT_STATS("Success Bytes = %llu",
  5279. peer->stats.tx.tx_success.bytes);
  5280. DP_PRINT_STATS("Unicast Success Packets = %d",
  5281. peer->stats.tx.ucast.num);
  5282. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5283. peer->stats.tx.ucast.bytes);
  5284. DP_PRINT_STATS("Multicast Success Packets = %d",
  5285. peer->stats.tx.mcast.num);
  5286. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5287. peer->stats.tx.mcast.bytes);
  5288. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5289. peer->stats.tx.bcast.num);
  5290. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5291. peer->stats.tx.bcast.bytes);
  5292. DP_PRINT_STATS("Packets Failed = %d",
  5293. peer->stats.tx.tx_failed);
  5294. DP_PRINT_STATS("Packets In OFDMA = %d",
  5295. peer->stats.tx.ofdma);
  5296. DP_PRINT_STATS("Packets In STBC = %d",
  5297. peer->stats.tx.stbc);
  5298. DP_PRINT_STATS("Packets In LDPC = %d",
  5299. peer->stats.tx.ldpc);
  5300. DP_PRINT_STATS("Packet Retries = %d",
  5301. peer->stats.tx.retries);
  5302. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5303. peer->stats.tx.amsdu_cnt);
  5304. DP_PRINT_STATS("Last Packet RSSI = %d",
  5305. peer->stats.tx.last_ack_rssi);
  5306. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  5307. peer->stats.tx.dropped.fw_rem);
  5308. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5309. peer->stats.tx.dropped.fw_rem_tx);
  5310. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5311. peer->stats.tx.dropped.fw_rem_notx);
  5312. DP_PRINT_STATS("Dropped : Age Out = %d",
  5313. peer->stats.tx.dropped.age_out);
  5314. DP_PRINT_STATS("NAWDS : ");
  5315. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5316. peer->stats.tx.nawds_mcast_drop);
  5317. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5318. peer->stats.tx.nawds_mcast.num);
  5319. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5320. peer->stats.tx.nawds_mcast.bytes);
  5321. DP_PRINT_STATS("Rate Info:");
  5322. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5323. DP_PRINT_STATS("SGI = "
  5324. " 0.8us %d"
  5325. " 0.4us %d"
  5326. " 1.6us %d"
  5327. " 3.2us %d",
  5328. peer->stats.tx.sgi_count[0],
  5329. peer->stats.tx.sgi_count[1],
  5330. peer->stats.tx.sgi_count[2],
  5331. peer->stats.tx.sgi_count[3]);
  5332. DP_PRINT_STATS("Excess Retries per AC ");
  5333. DP_PRINT_STATS(" Best effort = %d",
  5334. peer->stats.tx.excess_retries_per_ac[0]);
  5335. DP_PRINT_STATS(" Background= %d",
  5336. peer->stats.tx.excess_retries_per_ac[1]);
  5337. DP_PRINT_STATS(" Video = %d",
  5338. peer->stats.tx.excess_retries_per_ac[2]);
  5339. DP_PRINT_STATS(" Voice = %d",
  5340. peer->stats.tx.excess_retries_per_ac[3]);
  5341. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5342. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5343. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5344. index = 0;
  5345. for (i = 0; i < SS_COUNT; i++) {
  5346. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5347. " %d", peer->stats.tx.nss[i]);
  5348. }
  5349. DP_PRINT_STATS("NSS(1-8) = %s",
  5350. nss);
  5351. DP_PRINT_STATS("Aggregation:");
  5352. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5353. peer->stats.tx.amsdu_cnt);
  5354. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5355. peer->stats.tx.non_amsdu_cnt);
  5356. DP_PRINT_STATS("Node Rx Stats:");
  5357. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5358. peer->stats.rx.to_stack.num);
  5359. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5360. peer->stats.rx.to_stack.bytes);
  5361. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5362. DP_PRINT_STATS("Ring Id = %d", i);
  5363. DP_PRINT_STATS(" Packets Received = %d",
  5364. peer->stats.rx.rcvd_reo[i].num);
  5365. DP_PRINT_STATS(" Bytes Received = %llu",
  5366. peer->stats.rx.rcvd_reo[i].bytes);
  5367. }
  5368. DP_PRINT_STATS("Multicast Packets Received = %d",
  5369. peer->stats.rx.multicast.num);
  5370. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5371. peer->stats.rx.multicast.bytes);
  5372. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5373. peer->stats.rx.bcast.num);
  5374. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5375. peer->stats.rx.bcast.bytes);
  5376. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5377. peer->stats.rx.intra_bss.pkts.num);
  5378. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5379. peer->stats.rx.intra_bss.pkts.bytes);
  5380. DP_PRINT_STATS("Raw Packets Received = %d",
  5381. peer->stats.rx.raw.num);
  5382. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5383. peer->stats.rx.raw.bytes);
  5384. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5385. peer->stats.rx.err.mic_err);
  5386. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5387. peer->stats.rx.err.decrypt_err);
  5388. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5389. peer->stats.rx.non_ampdu_cnt);
  5390. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5391. peer->stats.rx.ampdu_cnt);
  5392. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5393. peer->stats.rx.non_amsdu_cnt);
  5394. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5395. peer->stats.rx.amsdu_cnt);
  5396. DP_PRINT_STATS("NAWDS : ");
  5397. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5398. peer->stats.rx.nawds_mcast_drop);
  5399. DP_PRINT_STATS("SGI ="
  5400. " 0.8us %d"
  5401. " 0.4us %d"
  5402. " 1.6us %d"
  5403. " 3.2us %d",
  5404. peer->stats.rx.sgi_count[0],
  5405. peer->stats.rx.sgi_count[1],
  5406. peer->stats.rx.sgi_count[2],
  5407. peer->stats.rx.sgi_count[3]);
  5408. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5409. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5410. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5411. DP_PRINT_STATS("Reception Type ="
  5412. " SU %d,"
  5413. " MU_MIMO %d,"
  5414. " MU_OFDMA %d,"
  5415. " MU_OFDMA_MIMO %d",
  5416. peer->stats.rx.reception_type[0],
  5417. peer->stats.rx.reception_type[1],
  5418. peer->stats.rx.reception_type[2],
  5419. peer->stats.rx.reception_type[3]);
  5420. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5421. index = 0;
  5422. for (i = 0; i < SS_COUNT; i++) {
  5423. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5424. " %d", peer->stats.rx.nss[i]);
  5425. }
  5426. DP_PRINT_STATS("NSS(1-8) = %s",
  5427. nss);
  5428. DP_PRINT_STATS("Aggregation:");
  5429. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5430. peer->stats.rx.ampdu_cnt);
  5431. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5432. peer->stats.rx.non_ampdu_cnt);
  5433. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5434. peer->stats.rx.amsdu_cnt);
  5435. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5436. peer->stats.rx.non_amsdu_cnt);
  5437. }
  5438. /*
  5439. * dp_get_host_peer_stats()- function to print peer stats
  5440. * @pdev_handle: DP_PDEV handle
  5441. * @mac_addr: mac address of the peer
  5442. *
  5443. * Return: void
  5444. */
  5445. static void
  5446. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5447. {
  5448. struct dp_peer *peer;
  5449. uint8_t local_id;
  5450. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5451. &local_id);
  5452. if (!peer) {
  5453. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5454. "%s: Invalid peer\n", __func__);
  5455. return;
  5456. }
  5457. dp_print_peer_stats(peer);
  5458. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5459. }
  5460. /**
  5461. * dp_print_host_stats()- Function to print the stats aggregated at host
  5462. * @vdev_handle: DP_VDEV handle
  5463. * @type: host stats type
  5464. *
  5465. * Available Stat types
  5466. * TXRX_CLEAR_STATS : Clear the stats
  5467. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5468. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5469. * TXRX_TX_HOST_STATS: Print Tx Stats
  5470. * TXRX_RX_HOST_STATS: Print Rx Stats
  5471. * TXRX_AST_STATS: Print AST Stats
  5472. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5473. *
  5474. * Return: 0 on success, print error message in case of failure
  5475. */
  5476. static int
  5477. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5478. struct cdp_txrx_stats_req *req)
  5479. {
  5480. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5481. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5482. enum cdp_host_txrx_stats type =
  5483. dp_stats_mapping_table[req->stats][STATS_HOST];
  5484. dp_aggregate_pdev_stats(pdev);
  5485. switch (type) {
  5486. case TXRX_CLEAR_STATS:
  5487. dp_txrx_host_stats_clr(vdev);
  5488. break;
  5489. case TXRX_RX_RATE_STATS:
  5490. dp_print_rx_rates(vdev);
  5491. break;
  5492. case TXRX_TX_RATE_STATS:
  5493. dp_print_tx_rates(vdev);
  5494. break;
  5495. case TXRX_TX_HOST_STATS:
  5496. dp_print_pdev_tx_stats(pdev);
  5497. dp_print_soc_tx_stats(pdev->soc);
  5498. break;
  5499. case TXRX_RX_HOST_STATS:
  5500. dp_print_pdev_rx_stats(pdev);
  5501. dp_print_soc_rx_stats(pdev->soc);
  5502. break;
  5503. case TXRX_AST_STATS:
  5504. dp_print_ast_stats(pdev->soc);
  5505. dp_print_peer_table(vdev);
  5506. break;
  5507. case TXRX_SRNG_PTR_STATS:
  5508. dp_print_ring_stats(pdev);
  5509. break;
  5510. case TXRX_RX_MON_STATS:
  5511. dp_print_pdev_rx_mon_stats(pdev);
  5512. break;
  5513. case TXRX_REO_QUEUE_STATS:
  5514. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  5515. break;
  5516. default:
  5517. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5518. break;
  5519. }
  5520. return 0;
  5521. }
  5522. /*
  5523. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5524. * @pdev: DP_PDEV handle
  5525. *
  5526. * Return: void
  5527. */
  5528. static void
  5529. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5530. {
  5531. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5532. int mac_id;
  5533. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5534. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5535. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5536. pdev->pdev_id);
  5537. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5538. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5539. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5540. }
  5541. }
  5542. /*
  5543. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5544. * @pdev: DP_PDEV handle
  5545. *
  5546. * Return: void
  5547. */
  5548. static void
  5549. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5550. {
  5551. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5552. int mac_id;
  5553. htt_tlv_filter.mpdu_start = 1;
  5554. htt_tlv_filter.msdu_start = 0;
  5555. htt_tlv_filter.packet = 0;
  5556. htt_tlv_filter.msdu_end = 0;
  5557. htt_tlv_filter.mpdu_end = 0;
  5558. htt_tlv_filter.attention = 0;
  5559. htt_tlv_filter.ppdu_start = 1;
  5560. htt_tlv_filter.ppdu_end = 1;
  5561. htt_tlv_filter.ppdu_end_user_stats = 1;
  5562. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5563. htt_tlv_filter.ppdu_end_status_done = 1;
  5564. htt_tlv_filter.enable_fp = 1;
  5565. htt_tlv_filter.enable_md = 0;
  5566. if (pdev->mcopy_mode) {
  5567. htt_tlv_filter.packet_header = 1;
  5568. htt_tlv_filter.enable_mo = 1;
  5569. }
  5570. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5571. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5572. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5573. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5574. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5575. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5576. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5577. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5578. pdev->pdev_id);
  5579. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5580. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5581. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5582. }
  5583. }
  5584. /*
  5585. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  5586. * modes are enabled or not.
  5587. * @dp_pdev: dp pdev handle.
  5588. *
  5589. * Return: bool
  5590. */
  5591. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  5592. {
  5593. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  5594. !pdev->mcopy_mode)
  5595. return true;
  5596. else
  5597. return false;
  5598. }
  5599. /*
  5600. *dp_set_bpr_enable() - API to enable/disable bpr feature
  5601. *@pdev_handle: DP_PDEV handle.
  5602. *@val: Provided value.
  5603. *
  5604. *Return: void
  5605. */
  5606. static void
  5607. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  5608. {
  5609. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5610. switch (val) {
  5611. case CDP_BPR_DISABLE:
  5612. pdev->bpr_enable = CDP_BPR_DISABLE;
  5613. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5614. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  5615. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5616. } else if (pdev->enhanced_stats_en &&
  5617. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5618. !pdev->pktlog_ppdu_stats) {
  5619. dp_h2t_cfg_stats_msg_send(pdev,
  5620. DP_PPDU_STATS_CFG_ENH_STATS,
  5621. pdev->pdev_id);
  5622. }
  5623. break;
  5624. case CDP_BPR_ENABLE:
  5625. pdev->bpr_enable = CDP_BPR_ENABLE;
  5626. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  5627. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  5628. dp_h2t_cfg_stats_msg_send(pdev,
  5629. DP_PPDU_STATS_CFG_BPR,
  5630. pdev->pdev_id);
  5631. } else if (pdev->enhanced_stats_en &&
  5632. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5633. !pdev->pktlog_ppdu_stats) {
  5634. dp_h2t_cfg_stats_msg_send(pdev,
  5635. DP_PPDU_STATS_CFG_BPR_ENH,
  5636. pdev->pdev_id);
  5637. } else if (pdev->pktlog_ppdu_stats) {
  5638. dp_h2t_cfg_stats_msg_send(pdev,
  5639. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  5640. pdev->pdev_id);
  5641. }
  5642. break;
  5643. default:
  5644. break;
  5645. }
  5646. }
  5647. /*
  5648. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5649. * @pdev_handle: DP_PDEV handle
  5650. * @val: user provided value
  5651. *
  5652. * Return: void
  5653. */
  5654. static void
  5655. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5656. {
  5657. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5658. switch (val) {
  5659. case 0:
  5660. pdev->tx_sniffer_enable = 0;
  5661. pdev->mcopy_mode = 0;
  5662. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5663. !pdev->bpr_enable) {
  5664. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5665. dp_ppdu_ring_reset(pdev);
  5666. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  5667. dp_h2t_cfg_stats_msg_send(pdev,
  5668. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5669. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  5670. dp_h2t_cfg_stats_msg_send(pdev,
  5671. DP_PPDU_STATS_CFG_BPR_ENH,
  5672. pdev->pdev_id);
  5673. } else {
  5674. dp_h2t_cfg_stats_msg_send(pdev,
  5675. DP_PPDU_STATS_CFG_BPR,
  5676. pdev->pdev_id);
  5677. }
  5678. break;
  5679. case 1:
  5680. pdev->tx_sniffer_enable = 1;
  5681. pdev->mcopy_mode = 0;
  5682. if (!pdev->pktlog_ppdu_stats)
  5683. dp_h2t_cfg_stats_msg_send(pdev,
  5684. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5685. break;
  5686. case 2:
  5687. pdev->mcopy_mode = 1;
  5688. pdev->tx_sniffer_enable = 0;
  5689. dp_ppdu_ring_cfg(pdev);
  5690. if (!pdev->pktlog_ppdu_stats)
  5691. dp_h2t_cfg_stats_msg_send(pdev,
  5692. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5693. break;
  5694. default:
  5695. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5696. "Invalid value");
  5697. break;
  5698. }
  5699. }
  5700. /*
  5701. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5702. * @pdev_handle: DP_PDEV handle
  5703. *
  5704. * Return: void
  5705. */
  5706. static void
  5707. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5708. {
  5709. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5710. pdev->enhanced_stats_en = 1;
  5711. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5712. dp_ppdu_ring_cfg(pdev);
  5713. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5714. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5715. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5716. dp_h2t_cfg_stats_msg_send(pdev,
  5717. DP_PPDU_STATS_CFG_BPR_ENH,
  5718. pdev->pdev_id);
  5719. }
  5720. }
  5721. /*
  5722. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5723. * @pdev_handle: DP_PDEV handle
  5724. *
  5725. * Return: void
  5726. */
  5727. static void
  5728. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5729. {
  5730. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5731. pdev->enhanced_stats_en = 0;
  5732. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5733. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5734. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5735. dp_h2t_cfg_stats_msg_send(pdev,
  5736. DP_PPDU_STATS_CFG_BPR,
  5737. pdev->pdev_id);
  5738. }
  5739. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5740. dp_ppdu_ring_reset(pdev);
  5741. }
  5742. /*
  5743. * dp_get_fw_peer_stats()- function to print peer stats
  5744. * @pdev_handle: DP_PDEV handle
  5745. * @mac_addr: mac address of the peer
  5746. * @cap: Type of htt stats requested
  5747. *
  5748. * Currently Supporting only MAC ID based requests Only
  5749. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5750. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5751. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5752. *
  5753. * Return: void
  5754. */
  5755. static void
  5756. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5757. uint32_t cap)
  5758. {
  5759. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5760. int i;
  5761. uint32_t config_param0 = 0;
  5762. uint32_t config_param1 = 0;
  5763. uint32_t config_param2 = 0;
  5764. uint32_t config_param3 = 0;
  5765. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5766. config_param0 |= (1 << (cap + 1));
  5767. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5768. config_param1 |= (1 << i);
  5769. }
  5770. config_param2 |= (mac_addr[0] & 0x000000ff);
  5771. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5772. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5773. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5774. config_param3 |= (mac_addr[4] & 0x000000ff);
  5775. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5776. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5777. config_param0, config_param1, config_param2,
  5778. config_param3, 0, 0, 0);
  5779. }
  5780. /* This struct definition will be removed from here
  5781. * once it get added in FW headers*/
  5782. struct httstats_cmd_req {
  5783. uint32_t config_param0;
  5784. uint32_t config_param1;
  5785. uint32_t config_param2;
  5786. uint32_t config_param3;
  5787. int cookie;
  5788. u_int8_t stats_id;
  5789. };
  5790. /*
  5791. * dp_get_htt_stats: function to process the httstas request
  5792. * @pdev_handle: DP pdev handle
  5793. * @data: pointer to request data
  5794. * @data_len: length for request data
  5795. *
  5796. * return: void
  5797. */
  5798. static void
  5799. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5800. {
  5801. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5802. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5803. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5804. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5805. req->config_param0, req->config_param1,
  5806. req->config_param2, req->config_param3,
  5807. req->cookie, 0, 0);
  5808. }
  5809. /*
  5810. * dp_set_pdev_param: function to set parameters in pdev
  5811. * @pdev_handle: DP pdev handle
  5812. * @param: parameter type to be set
  5813. * @val: value of parameter to be set
  5814. *
  5815. * return: void
  5816. */
  5817. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5818. enum cdp_pdev_param_type param, uint8_t val)
  5819. {
  5820. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5821. switch (param) {
  5822. case CDP_CONFIG_DEBUG_SNIFFER:
  5823. dp_config_debug_sniffer(pdev_handle, val);
  5824. break;
  5825. case CDP_CONFIG_BPR_ENABLE:
  5826. dp_set_bpr_enable(pdev_handle, val);
  5827. break;
  5828. case CDP_CONFIG_PRIMARY_RADIO:
  5829. pdev->is_primary = val;
  5830. break;
  5831. default:
  5832. break;
  5833. }
  5834. }
  5835. /*
  5836. * dp_set_vdev_param: function to set parameters in vdev
  5837. * @param: parameter type to be set
  5838. * @val: value of parameter to be set
  5839. *
  5840. * return: void
  5841. */
  5842. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5843. enum cdp_vdev_param_type param, uint32_t val)
  5844. {
  5845. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5846. switch (param) {
  5847. case CDP_ENABLE_WDS:
  5848. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5849. "wds_enable %d for vdev(%p) id(%d)\n",
  5850. val, vdev, vdev->vdev_id);
  5851. vdev->wds_enabled = val;
  5852. break;
  5853. case CDP_ENABLE_NAWDS:
  5854. vdev->nawds_enabled = val;
  5855. break;
  5856. case CDP_ENABLE_MCAST_EN:
  5857. vdev->mcast_enhancement_en = val;
  5858. break;
  5859. case CDP_ENABLE_PROXYSTA:
  5860. vdev->proxysta_vdev = val;
  5861. break;
  5862. case CDP_UPDATE_TDLS_FLAGS:
  5863. vdev->tdls_link_connected = val;
  5864. break;
  5865. case CDP_CFG_WDS_AGING_TIMER:
  5866. if (val == 0)
  5867. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5868. else if (val != vdev->wds_aging_timer_val)
  5869. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5870. vdev->wds_aging_timer_val = val;
  5871. break;
  5872. case CDP_ENABLE_AP_BRIDGE:
  5873. if (wlan_op_mode_sta != vdev->opmode)
  5874. vdev->ap_bridge_enabled = val;
  5875. else
  5876. vdev->ap_bridge_enabled = false;
  5877. break;
  5878. case CDP_ENABLE_CIPHER:
  5879. vdev->sec_type = val;
  5880. break;
  5881. case CDP_ENABLE_QWRAP_ISOLATION:
  5882. vdev->isolation_vdev = val;
  5883. break;
  5884. default:
  5885. break;
  5886. }
  5887. dp_tx_vdev_update_search_flags(vdev);
  5888. }
  5889. /**
  5890. * dp_peer_set_nawds: set nawds bit in peer
  5891. * @peer_handle: pointer to peer
  5892. * @value: enable/disable nawds
  5893. *
  5894. * return: void
  5895. */
  5896. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5897. {
  5898. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5899. peer->nawds_enabled = value;
  5900. }
  5901. /*
  5902. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5903. * @vdev_handle: DP_VDEV handle
  5904. * @map_id:ID of map that needs to be updated
  5905. *
  5906. * Return: void
  5907. */
  5908. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5909. uint8_t map_id)
  5910. {
  5911. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5912. vdev->dscp_tid_map_id = map_id;
  5913. return;
  5914. }
  5915. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  5916. * @peer_handle: DP_PEER handle
  5917. *
  5918. * return : cdp_peer_stats pointer
  5919. */
  5920. static struct cdp_peer_stats*
  5921. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  5922. {
  5923. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5924. qdf_assert(peer);
  5925. return &peer->stats;
  5926. }
  5927. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  5928. * @peer_handle: DP_PEER handle
  5929. *
  5930. * return : void
  5931. */
  5932. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  5933. {
  5934. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5935. qdf_assert(peer);
  5936. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  5937. }
  5938. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  5939. * @vdev_handle: DP_VDEV handle
  5940. * @buf: buffer for vdev stats
  5941. *
  5942. * return : int
  5943. */
  5944. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  5945. bool is_aggregate)
  5946. {
  5947. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5948. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  5949. if (is_aggregate)
  5950. dp_aggregate_vdev_stats(vdev, buf);
  5951. else
  5952. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5953. return 0;
  5954. }
  5955. /*
  5956. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  5957. * @pdev_handle: DP_PDEV handle
  5958. * @buf: to hold pdev_stats
  5959. *
  5960. * Return: int
  5961. */
  5962. static int
  5963. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  5964. {
  5965. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5966. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  5967. struct cdp_txrx_stats_req req = {0,};
  5968. dp_aggregate_pdev_stats(pdev);
  5969. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  5970. req.cookie_val = 1;
  5971. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5972. req.param1, req.param2, req.param3, 0,
  5973. req.cookie_val, 0);
  5974. msleep(DP_MAX_SLEEP_TIME);
  5975. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  5976. req.cookie_val = 1;
  5977. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5978. req.param1, req.param2, req.param3, 0,
  5979. req.cookie_val, 0);
  5980. msleep(DP_MAX_SLEEP_TIME);
  5981. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  5982. return TXRX_STATS_LEVEL;
  5983. }
  5984. /**
  5985. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  5986. * @pdev: DP_PDEV handle
  5987. * @map_id: ID of map that needs to be updated
  5988. * @tos: index value in map
  5989. * @tid: tid value passed by the user
  5990. *
  5991. * Return: void
  5992. */
  5993. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  5994. uint8_t map_id, uint8_t tos, uint8_t tid)
  5995. {
  5996. uint8_t dscp;
  5997. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  5998. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  5999. pdev->dscp_tid_map[map_id][dscp] = tid;
  6000. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  6001. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  6002. map_id, dscp);
  6003. return;
  6004. }
  6005. /**
  6006. * dp_fw_stats_process(): Process TxRX FW stats request
  6007. * @vdev_handle: DP VDEV handle
  6008. * @req: stats request
  6009. *
  6010. * return: int
  6011. */
  6012. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6013. struct cdp_txrx_stats_req *req)
  6014. {
  6015. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6016. struct dp_pdev *pdev = NULL;
  6017. uint32_t stats = req->stats;
  6018. uint8_t mac_id = req->mac_id;
  6019. if (!vdev) {
  6020. DP_TRACE(NONE, "VDEV not found");
  6021. return 1;
  6022. }
  6023. pdev = vdev->pdev;
  6024. /*
  6025. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6026. * from param0 to param3 according to below rule:
  6027. *
  6028. * PARAM:
  6029. * - config_param0 : start_offset (stats type)
  6030. * - config_param1 : stats bmask from start offset
  6031. * - config_param2 : stats bmask from start offset + 32
  6032. * - config_param3 : stats bmask from start offset + 64
  6033. */
  6034. if (req->stats == CDP_TXRX_STATS_0) {
  6035. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6036. req->param1 = 0xFFFFFFFF;
  6037. req->param2 = 0xFFFFFFFF;
  6038. req->param3 = 0xFFFFFFFF;
  6039. }
  6040. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6041. req->param1, req->param2, req->param3,
  6042. 0, 0, mac_id);
  6043. }
  6044. /**
  6045. * dp_txrx_stats_request - function to map to firmware and host stats
  6046. * @vdev: virtual handle
  6047. * @req: stats request
  6048. *
  6049. * Return: QDF_STATUS
  6050. */
  6051. static
  6052. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6053. struct cdp_txrx_stats_req *req)
  6054. {
  6055. int host_stats;
  6056. int fw_stats;
  6057. enum cdp_stats stats;
  6058. int num_stats;
  6059. if (!vdev || !req) {
  6060. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6061. "Invalid vdev/req instance");
  6062. return QDF_STATUS_E_INVAL;
  6063. }
  6064. stats = req->stats;
  6065. if (stats >= CDP_TXRX_MAX_STATS)
  6066. return QDF_STATUS_E_INVAL;
  6067. /*
  6068. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6069. * has to be updated if new FW HTT stats added
  6070. */
  6071. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6072. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6073. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6074. if (stats >= num_stats) {
  6075. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6076. "%s: Invalid stats option: %d", __func__, stats);
  6077. return QDF_STATUS_E_INVAL;
  6078. }
  6079. req->stats = stats;
  6080. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6081. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6082. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6083. "stats: %u fw_stats_type: %d host_stats: %d",
  6084. stats, fw_stats, host_stats);
  6085. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6086. /* update request with FW stats type */
  6087. req->stats = fw_stats;
  6088. return dp_fw_stats_process(vdev, req);
  6089. }
  6090. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6091. (host_stats <= TXRX_HOST_STATS_MAX))
  6092. return dp_print_host_stats(vdev, req);
  6093. else
  6094. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6095. "Wrong Input for TxRx Stats");
  6096. return QDF_STATUS_SUCCESS;
  6097. }
  6098. /*
  6099. * dp_print_napi_stats(): NAPI stats
  6100. * @soc - soc handle
  6101. */
  6102. static void dp_print_napi_stats(struct dp_soc *soc)
  6103. {
  6104. hif_print_napi_stats(soc->hif_handle);
  6105. }
  6106. /*
  6107. * dp_print_per_ring_stats(): Packet count per ring
  6108. * @soc - soc handle
  6109. */
  6110. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6111. {
  6112. uint8_t ring;
  6113. uint16_t core;
  6114. uint64_t total_packets;
  6115. DP_TRACE(FATAL, "Reo packets per ring:");
  6116. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6117. total_packets = 0;
  6118. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  6119. for (core = 0; core < NR_CPUS; core++) {
  6120. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  6121. core, soc->stats.rx.ring_packets[core][ring]);
  6122. total_packets += soc->stats.rx.ring_packets[core][ring];
  6123. }
  6124. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  6125. ring, total_packets);
  6126. }
  6127. }
  6128. /*
  6129. * dp_txrx_path_stats() - Function to display dump stats
  6130. * @soc - soc handle
  6131. *
  6132. * return: none
  6133. */
  6134. static void dp_txrx_path_stats(struct dp_soc *soc)
  6135. {
  6136. uint8_t error_code;
  6137. uint8_t loop_pdev;
  6138. struct dp_pdev *pdev;
  6139. uint8_t i;
  6140. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6141. pdev = soc->pdev_list[loop_pdev];
  6142. dp_aggregate_pdev_stats(pdev);
  6143. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6144. "Tx path Statistics:");
  6145. DP_TRACE(FATAL, "from stack: %u msdus (%llu bytes)",
  6146. pdev->stats.tx_i.rcvd.num,
  6147. pdev->stats.tx_i.rcvd.bytes);
  6148. DP_TRACE(FATAL, "processed from host: %u msdus (%llu bytes)",
  6149. pdev->stats.tx_i.processed.num,
  6150. pdev->stats.tx_i.processed.bytes);
  6151. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%llu bytes)",
  6152. pdev->stats.tx.tx_success.num,
  6153. pdev->stats.tx.tx_success.bytes);
  6154. DP_TRACE(FATAL, "Dropped in host:");
  6155. DP_TRACE(FATAL, "Total packets dropped: %u,",
  6156. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6157. DP_TRACE(FATAL, "Descriptor not available: %u",
  6158. pdev->stats.tx_i.dropped.desc_na.num);
  6159. DP_TRACE(FATAL, "Ring full: %u",
  6160. pdev->stats.tx_i.dropped.ring_full);
  6161. DP_TRACE(FATAL, "Enqueue fail: %u",
  6162. pdev->stats.tx_i.dropped.enqueue_fail);
  6163. DP_TRACE(FATAL, "DMA Error: %u",
  6164. pdev->stats.tx_i.dropped.dma_error);
  6165. DP_TRACE(FATAL, "Dropped in hardware:");
  6166. DP_TRACE(FATAL, "total packets dropped: %u",
  6167. pdev->stats.tx.tx_failed);
  6168. DP_TRACE(FATAL, "mpdu age out: %u",
  6169. pdev->stats.tx.dropped.age_out);
  6170. DP_TRACE(FATAL, "firmware removed: %u",
  6171. pdev->stats.tx.dropped.fw_rem);
  6172. DP_TRACE(FATAL, "firmware removed tx: %u",
  6173. pdev->stats.tx.dropped.fw_rem_tx);
  6174. DP_TRACE(FATAL, "firmware removed notx %u",
  6175. pdev->stats.tx.dropped.fw_rem_notx);
  6176. DP_TRACE(FATAL, "peer_invalid: %u",
  6177. pdev->soc->stats.tx.tx_invalid_peer.num);
  6178. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  6179. DP_TRACE(FATAL, "Single Packet: %u",
  6180. pdev->stats.tx_comp_histogram.pkts_1);
  6181. DP_TRACE(FATAL, "2-20 Packets: %u",
  6182. pdev->stats.tx_comp_histogram.pkts_2_20);
  6183. DP_TRACE(FATAL, "21-40 Packets: %u",
  6184. pdev->stats.tx_comp_histogram.pkts_21_40);
  6185. DP_TRACE(FATAL, "41-60 Packets: %u",
  6186. pdev->stats.tx_comp_histogram.pkts_41_60);
  6187. DP_TRACE(FATAL, "61-80 Packets: %u",
  6188. pdev->stats.tx_comp_histogram.pkts_61_80);
  6189. DP_TRACE(FATAL, "81-100 Packets: %u",
  6190. pdev->stats.tx_comp_histogram.pkts_81_100);
  6191. DP_TRACE(FATAL, "101-200 Packets: %u",
  6192. pdev->stats.tx_comp_histogram.pkts_101_200);
  6193. DP_TRACE(FATAL, " 201+ Packets: %u",
  6194. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6195. DP_TRACE(FATAL, "Rx path statistics");
  6196. DP_TRACE(FATAL, "delivered %u msdus ( %llu bytes),",
  6197. pdev->stats.rx.to_stack.num,
  6198. pdev->stats.rx.to_stack.bytes);
  6199. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6200. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %llu bytes),",
  6201. i, pdev->stats.rx.rcvd_reo[i].num,
  6202. pdev->stats.rx.rcvd_reo[i].bytes);
  6203. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %llu bytes),",
  6204. pdev->stats.rx.intra_bss.pkts.num,
  6205. pdev->stats.rx.intra_bss.pkts.bytes);
  6206. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %llu bytes),",
  6207. pdev->stats.rx.intra_bss.fail.num,
  6208. pdev->stats.rx.intra_bss.fail.bytes);
  6209. DP_TRACE(FATAL, "raw packets %u msdus ( %llu bytes),",
  6210. pdev->stats.rx.raw.num,
  6211. pdev->stats.rx.raw.bytes);
  6212. DP_TRACE(FATAL, "dropped: error %u msdus",
  6213. pdev->stats.rx.err.mic_err);
  6214. DP_TRACE(FATAL, "peer invalid %u",
  6215. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6216. DP_TRACE(FATAL, "Reo Statistics");
  6217. DP_TRACE(FATAL, "rbm error: %u msdus",
  6218. pdev->soc->stats.rx.err.invalid_rbm);
  6219. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  6220. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6221. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6222. error_code++) {
  6223. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6224. continue;
  6225. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  6226. error_code,
  6227. pdev->soc->stats.rx.err.reo_error[error_code]);
  6228. }
  6229. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6230. error_code++) {
  6231. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6232. continue;
  6233. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  6234. error_code,
  6235. pdev->soc->stats.rx.err
  6236. .rxdma_error[error_code]);
  6237. }
  6238. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  6239. DP_TRACE(FATAL, "Single Packet: %u",
  6240. pdev->stats.rx_ind_histogram.pkts_1);
  6241. DP_TRACE(FATAL, "2-20 Packets: %u",
  6242. pdev->stats.rx_ind_histogram.pkts_2_20);
  6243. DP_TRACE(FATAL, "21-40 Packets: %u",
  6244. pdev->stats.rx_ind_histogram.pkts_21_40);
  6245. DP_TRACE(FATAL, "41-60 Packets: %u",
  6246. pdev->stats.rx_ind_histogram.pkts_41_60);
  6247. DP_TRACE(FATAL, "61-80 Packets: %u",
  6248. pdev->stats.rx_ind_histogram.pkts_61_80);
  6249. DP_TRACE(FATAL, "81-100 Packets: %u",
  6250. pdev->stats.rx_ind_histogram.pkts_81_100);
  6251. DP_TRACE(FATAL, "101-200 Packets: %u",
  6252. pdev->stats.rx_ind_histogram.pkts_101_200);
  6253. DP_TRACE(FATAL, " 201+ Packets: %u",
  6254. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6255. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6256. __func__,
  6257. pdev->soc->wlan_cfg_ctx->tso_enabled,
  6258. pdev->soc->wlan_cfg_ctx->lro_enabled,
  6259. pdev->soc->wlan_cfg_ctx->rx_hash,
  6260. pdev->soc->wlan_cfg_ctx->napi_enabled);
  6261. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6262. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6263. __func__,
  6264. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  6265. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  6266. #endif
  6267. }
  6268. }
  6269. /*
  6270. * dp_txrx_dump_stats() - Dump statistics
  6271. * @value - Statistics option
  6272. */
  6273. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6274. enum qdf_stats_verbosity_level level)
  6275. {
  6276. struct dp_soc *soc =
  6277. (struct dp_soc *)psoc;
  6278. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6279. if (!soc) {
  6280. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6281. "%s: soc is NULL", __func__);
  6282. return QDF_STATUS_E_INVAL;
  6283. }
  6284. switch (value) {
  6285. case CDP_TXRX_PATH_STATS:
  6286. dp_txrx_path_stats(soc);
  6287. break;
  6288. case CDP_RX_RING_STATS:
  6289. dp_print_per_ring_stats(soc);
  6290. break;
  6291. case CDP_TXRX_TSO_STATS:
  6292. /* TODO: NOT IMPLEMENTED */
  6293. break;
  6294. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6295. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6296. break;
  6297. case CDP_DP_NAPI_STATS:
  6298. dp_print_napi_stats(soc);
  6299. break;
  6300. case CDP_TXRX_DESC_STATS:
  6301. /* TODO: NOT IMPLEMENTED */
  6302. break;
  6303. default:
  6304. status = QDF_STATUS_E_INVAL;
  6305. break;
  6306. }
  6307. return status;
  6308. }
  6309. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6310. /**
  6311. * dp_update_flow_control_parameters() - API to store datapath
  6312. * config parameters
  6313. * @soc: soc handle
  6314. * @cfg: ini parameter handle
  6315. *
  6316. * Return: void
  6317. */
  6318. static inline
  6319. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6320. struct cdp_config_params *params)
  6321. {
  6322. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6323. params->tx_flow_stop_queue_threshold;
  6324. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6325. params->tx_flow_start_queue_offset;
  6326. }
  6327. #else
  6328. static inline
  6329. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6330. struct cdp_config_params *params)
  6331. {
  6332. }
  6333. #endif
  6334. /**
  6335. * dp_update_config_parameters() - API to store datapath
  6336. * config parameters
  6337. * @soc: soc handle
  6338. * @cfg: ini parameter handle
  6339. *
  6340. * Return: status
  6341. */
  6342. static
  6343. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6344. struct cdp_config_params *params)
  6345. {
  6346. struct dp_soc *soc = (struct dp_soc *)psoc;
  6347. if (!(soc)) {
  6348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6349. "%s: Invalid handle", __func__);
  6350. return QDF_STATUS_E_INVAL;
  6351. }
  6352. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6353. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6354. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6355. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6356. params->tcp_udp_checksumoffload;
  6357. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6358. dp_update_flow_control_parameters(soc, params);
  6359. return QDF_STATUS_SUCCESS;
  6360. }
  6361. /**
  6362. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6363. * config parameters
  6364. * @vdev_handle - datapath vdev handle
  6365. * @cfg: ini parameter handle
  6366. *
  6367. * Return: status
  6368. */
  6369. #ifdef WDS_VENDOR_EXTENSION
  6370. void
  6371. dp_txrx_set_wds_rx_policy(
  6372. struct cdp_vdev *vdev_handle,
  6373. u_int32_t val)
  6374. {
  6375. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6376. struct dp_peer *peer;
  6377. if (vdev->opmode == wlan_op_mode_ap) {
  6378. /* for ap, set it on bss_peer */
  6379. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6380. if (peer->bss_peer) {
  6381. peer->wds_ecm.wds_rx_filter = 1;
  6382. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6383. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6384. break;
  6385. }
  6386. }
  6387. } else if (vdev->opmode == wlan_op_mode_sta) {
  6388. peer = TAILQ_FIRST(&vdev->peer_list);
  6389. peer->wds_ecm.wds_rx_filter = 1;
  6390. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6391. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6392. }
  6393. }
  6394. /**
  6395. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  6396. *
  6397. * @peer_handle - datapath peer handle
  6398. * @wds_tx_ucast: policy for unicast transmission
  6399. * @wds_tx_mcast: policy for multicast transmission
  6400. *
  6401. * Return: void
  6402. */
  6403. void
  6404. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  6405. int wds_tx_ucast, int wds_tx_mcast)
  6406. {
  6407. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6408. if (wds_tx_ucast || wds_tx_mcast) {
  6409. peer->wds_enabled = 1;
  6410. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  6411. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  6412. } else {
  6413. peer->wds_enabled = 0;
  6414. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  6415. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  6416. }
  6417. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6418. FL("Policy Update set to :\
  6419. peer->wds_enabled %d\
  6420. peer->wds_ecm.wds_tx_ucast_4addr %d\
  6421. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  6422. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  6423. peer->wds_ecm.wds_tx_mcast_4addr);
  6424. return;
  6425. }
  6426. #endif
  6427. static struct cdp_wds_ops dp_ops_wds = {
  6428. .vdev_set_wds = dp_vdev_set_wds,
  6429. #ifdef WDS_VENDOR_EXTENSION
  6430. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  6431. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  6432. #endif
  6433. };
  6434. /*
  6435. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  6436. * @vdev_handle - datapath vdev handle
  6437. * @callback - callback function
  6438. * @ctxt: callback context
  6439. *
  6440. */
  6441. static void
  6442. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  6443. ol_txrx_data_tx_cb callback, void *ctxt)
  6444. {
  6445. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6446. vdev->tx_non_std_data_callback.func = callback;
  6447. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6448. }
  6449. /**
  6450. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6451. * @pdev_hdl: datapath pdev handle
  6452. *
  6453. * Return: opaque pointer to dp txrx handle
  6454. */
  6455. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6456. {
  6457. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6458. return pdev->dp_txrx_handle;
  6459. }
  6460. /**
  6461. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6462. * @pdev_hdl: datapath pdev handle
  6463. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6464. *
  6465. * Return: void
  6466. */
  6467. static void
  6468. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  6469. {
  6470. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6471. pdev->dp_txrx_handle = dp_txrx_hdl;
  6472. }
  6473. /**
  6474. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  6475. * @soc_handle: datapath soc handle
  6476. *
  6477. * Return: opaque pointer to external dp (non-core DP)
  6478. */
  6479. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  6480. {
  6481. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6482. return soc->external_txrx_handle;
  6483. }
  6484. /**
  6485. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  6486. * @soc_handle: datapath soc handle
  6487. * @txrx_handle: opaque pointer to external dp (non-core DP)
  6488. *
  6489. * Return: void
  6490. */
  6491. static void
  6492. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  6493. {
  6494. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6495. soc->external_txrx_handle = txrx_handle;
  6496. }
  6497. #ifdef FEATURE_AST
  6498. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  6499. {
  6500. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  6501. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  6502. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6503. /*
  6504. * For BSS peer, new peer is not created on alloc_node if the
  6505. * peer with same address already exists , instead refcnt is
  6506. * increased for existing peer. Correspondingly in delete path,
  6507. * only refcnt is decreased; and peer is only deleted , when all
  6508. * references are deleted. So delete_in_progress should not be set
  6509. * for bss_peer, unless only 2 reference remains (peer map reference
  6510. * and peer hash table reference).
  6511. */
  6512. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  6513. return;
  6514. }
  6515. peer->delete_in_progress = true;
  6516. dp_peer_delete_ast_entries(soc, peer);
  6517. }
  6518. #endif
  6519. #ifdef ATH_SUPPORT_NAC_RSSI
  6520. /**
  6521. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  6522. * @vdev_hdl: DP vdev handle
  6523. * @rssi: rssi value
  6524. *
  6525. * Return: 0 for success. nonzero for failure.
  6526. */
  6527. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  6528. char *mac_addr,
  6529. uint8_t *rssi)
  6530. {
  6531. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  6532. struct dp_pdev *pdev = vdev->pdev;
  6533. struct dp_neighbour_peer *peer = NULL;
  6534. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  6535. *rssi = 0;
  6536. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  6537. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  6538. neighbour_peer_list_elem) {
  6539. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  6540. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  6541. *rssi = peer->rssi;
  6542. status = QDF_STATUS_SUCCESS;
  6543. break;
  6544. }
  6545. }
  6546. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  6547. return status;
  6548. }
  6549. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  6550. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  6551. uint8_t chan_num)
  6552. {
  6553. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6554. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6555. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6556. pdev->nac_rssi_filtering = 1;
  6557. /* Store address of NAC (neighbour peer) which will be checked
  6558. * against TA of received packets.
  6559. */
  6560. if (cmd == CDP_NAC_PARAM_ADD) {
  6561. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  6562. client_macaddr);
  6563. } else if (cmd == CDP_NAC_PARAM_DEL) {
  6564. dp_update_filter_neighbour_peers(vdev_handle,
  6565. DP_NAC_PARAM_DEL,
  6566. client_macaddr);
  6567. }
  6568. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6569. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6570. ((void *)vdev->pdev->ctrl_pdev,
  6571. vdev->vdev_id, cmd, bssid);
  6572. return QDF_STATUS_SUCCESS;
  6573. }
  6574. #endif
  6575. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6576. uint32_t max_peers)
  6577. {
  6578. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6579. soc->max_peers = max_peers;
  6580. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6581. if (dp_peer_find_attach(soc))
  6582. return QDF_STATUS_E_FAILURE;
  6583. return QDF_STATUS_SUCCESS;
  6584. }
  6585. /**
  6586. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  6587. * @dp_pdev: dp pdev handle
  6588. * @ctrl_pdev: UMAC ctrl pdev handle
  6589. *
  6590. * Return: void
  6591. */
  6592. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  6593. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  6594. {
  6595. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  6596. pdev->ctrl_pdev = ctrl_pdev;
  6597. }
  6598. static struct cdp_cmn_ops dp_ops_cmn = {
  6599. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6600. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6601. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6602. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6603. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6604. .txrx_peer_create = dp_peer_create_wifi3,
  6605. .txrx_peer_setup = dp_peer_setup_wifi3,
  6606. #ifdef FEATURE_AST
  6607. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6608. #else
  6609. .txrx_peer_teardown = NULL,
  6610. #endif
  6611. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6612. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6613. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6614. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6615. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6616. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6617. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6618. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  6619. .txrx_peer_delete = dp_peer_delete_wifi3,
  6620. .txrx_vdev_register = dp_vdev_register_wifi3,
  6621. .txrx_soc_detach = dp_soc_detach_wifi3,
  6622. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6623. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6624. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6625. .txrx_ath_getstats = dp_get_device_stats,
  6626. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6627. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6628. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  6629. .delba_process = dp_delba_process_wifi3,
  6630. .set_addba_response = dp_set_addba_response,
  6631. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6632. .flush_cache_rx_queue = NULL,
  6633. /* TODO: get API's for dscp-tid need to be added*/
  6634. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6635. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6636. .txrx_stats_request = dp_txrx_stats_request,
  6637. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6638. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6639. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  6640. .txrx_set_nac = dp_set_nac,
  6641. .txrx_get_tx_pending = dp_get_tx_pending,
  6642. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6643. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6644. .display_stats = dp_txrx_dump_stats,
  6645. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6646. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6647. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6648. .txrx_intr_detach = dp_soc_interrupt_detach,
  6649. .set_pn_check = dp_set_pn_check_wifi3,
  6650. .update_config_parameters = dp_update_config_parameters,
  6651. /* TODO: Add other functions */
  6652. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6653. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6654. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6655. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6656. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6657. .tx_send = dp_tx_send,
  6658. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6659. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6660. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6661. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6662. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  6663. .txrx_get_os_rx_handles_from_vdev =
  6664. dp_get_os_rx_handles_from_vdev_wifi3,
  6665. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  6666. };
  6667. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6668. .txrx_peer_authorize = dp_peer_authorize,
  6669. #ifdef QCA_SUPPORT_SON
  6670. .txrx_set_inact_params = dp_set_inact_params,
  6671. .txrx_start_inact_timer = dp_start_inact_timer,
  6672. .txrx_set_overload = dp_set_overload,
  6673. .txrx_peer_is_inact = dp_peer_is_inact,
  6674. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6675. #endif
  6676. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6677. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6678. #ifdef MESH_MODE_SUPPORT
  6679. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6680. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6681. #endif
  6682. .txrx_set_vdev_param = dp_set_vdev_param,
  6683. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6684. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6685. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6686. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6687. .txrx_update_filter_neighbour_peers =
  6688. dp_update_filter_neighbour_peers,
  6689. .txrx_get_sec_type = dp_get_sec_type,
  6690. /* TODO: Add other functions */
  6691. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6692. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6693. #ifdef WDI_EVENT_ENABLE
  6694. .txrx_get_pldev = dp_get_pldev,
  6695. #endif
  6696. .txrx_set_pdev_param = dp_set_pdev_param,
  6697. #ifdef ATH_SUPPORT_NAC_RSSI
  6698. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6699. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  6700. #endif
  6701. .set_key = dp_set_michael_key,
  6702. };
  6703. static struct cdp_me_ops dp_ops_me = {
  6704. #ifdef ATH_SUPPORT_IQUE
  6705. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6706. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6707. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6708. #endif
  6709. };
  6710. static struct cdp_mon_ops dp_ops_mon = {
  6711. .txrx_monitor_set_filter_ucast_data = NULL,
  6712. .txrx_monitor_set_filter_mcast_data = NULL,
  6713. .txrx_monitor_set_filter_non_data = NULL,
  6714. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6715. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6716. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6717. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6718. /* Added support for HK advance filter */
  6719. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6720. };
  6721. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6722. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6723. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6724. .get_htt_stats = dp_get_htt_stats,
  6725. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6726. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6727. .txrx_stats_publish = dp_txrx_stats_publish,
  6728. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  6729. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  6730. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  6731. /* TODO */
  6732. };
  6733. static struct cdp_raw_ops dp_ops_raw = {
  6734. /* TODO */
  6735. };
  6736. #ifdef CONFIG_WIN
  6737. static struct cdp_pflow_ops dp_ops_pflow = {
  6738. /* TODO */
  6739. };
  6740. #endif /* CONFIG_WIN */
  6741. #ifdef FEATURE_RUNTIME_PM
  6742. /**
  6743. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6744. * @opaque_pdev: DP pdev context
  6745. *
  6746. * DP is ready to runtime suspend if there are no pending TX packets.
  6747. *
  6748. * Return: QDF_STATUS
  6749. */
  6750. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6751. {
  6752. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6753. struct dp_soc *soc = pdev->soc;
  6754. /* Call DP TX flow control API to check if there is any
  6755. pending packets */
  6756. if (soc->intr_mode == DP_INTR_POLL)
  6757. qdf_timer_stop(&soc->int_timer);
  6758. return QDF_STATUS_SUCCESS;
  6759. }
  6760. /**
  6761. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6762. * @opaque_pdev: DP pdev context
  6763. *
  6764. * Resume DP for runtime PM.
  6765. *
  6766. * Return: QDF_STATUS
  6767. */
  6768. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6769. {
  6770. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6771. struct dp_soc *soc = pdev->soc;
  6772. void *hal_srng;
  6773. int i;
  6774. if (soc->intr_mode == DP_INTR_POLL)
  6775. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6776. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6777. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6778. if (hal_srng) {
  6779. /* We actually only need to acquire the lock */
  6780. hal_srng_access_start(soc->hal_soc, hal_srng);
  6781. /* Update SRC ring head pointer for HW to send
  6782. all pending packets */
  6783. hal_srng_access_end(soc->hal_soc, hal_srng);
  6784. }
  6785. }
  6786. return QDF_STATUS_SUCCESS;
  6787. }
  6788. #endif /* FEATURE_RUNTIME_PM */
  6789. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6790. {
  6791. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6792. struct dp_soc *soc = pdev->soc;
  6793. if (soc->intr_mode == DP_INTR_POLL)
  6794. qdf_timer_stop(&soc->int_timer);
  6795. return QDF_STATUS_SUCCESS;
  6796. }
  6797. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6798. {
  6799. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6800. struct dp_soc *soc = pdev->soc;
  6801. if (soc->intr_mode == DP_INTR_POLL)
  6802. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6803. return QDF_STATUS_SUCCESS;
  6804. }
  6805. #ifndef CONFIG_WIN
  6806. static struct cdp_misc_ops dp_ops_misc = {
  6807. .tx_non_std = dp_tx_non_std,
  6808. .get_opmode = dp_get_opmode,
  6809. #ifdef FEATURE_RUNTIME_PM
  6810. .runtime_suspend = dp_runtime_suspend,
  6811. .runtime_resume = dp_runtime_resume,
  6812. #endif /* FEATURE_RUNTIME_PM */
  6813. .pkt_log_init = dp_pkt_log_init,
  6814. .pkt_log_con_service = dp_pkt_log_con_service,
  6815. };
  6816. static struct cdp_flowctl_ops dp_ops_flowctl = {
  6817. /* WIFI 3.0 DP implement as required. */
  6818. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6819. .flow_pool_map_handler = dp_tx_flow_pool_map,
  6820. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  6821. .register_pause_cb = dp_txrx_register_pause_cb,
  6822. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  6823. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  6824. };
  6825. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  6826. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6827. };
  6828. #ifdef IPA_OFFLOAD
  6829. static struct cdp_ipa_ops dp_ops_ipa = {
  6830. .ipa_get_resource = dp_ipa_get_resource,
  6831. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  6832. .ipa_op_response = dp_ipa_op_response,
  6833. .ipa_register_op_cb = dp_ipa_register_op_cb,
  6834. .ipa_get_stat = dp_ipa_get_stat,
  6835. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  6836. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  6837. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  6838. .ipa_setup = dp_ipa_setup,
  6839. .ipa_cleanup = dp_ipa_cleanup,
  6840. .ipa_setup_iface = dp_ipa_setup_iface,
  6841. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  6842. .ipa_enable_pipes = dp_ipa_enable_pipes,
  6843. .ipa_disable_pipes = dp_ipa_disable_pipes,
  6844. .ipa_set_perf_level = dp_ipa_set_perf_level
  6845. };
  6846. #endif
  6847. static struct cdp_bus_ops dp_ops_bus = {
  6848. .bus_suspend = dp_bus_suspend,
  6849. .bus_resume = dp_bus_resume
  6850. };
  6851. static struct cdp_ocb_ops dp_ops_ocb = {
  6852. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6853. };
  6854. static struct cdp_throttle_ops dp_ops_throttle = {
  6855. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6856. };
  6857. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  6858. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6859. };
  6860. static struct cdp_cfg_ops dp_ops_cfg = {
  6861. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6862. };
  6863. /*
  6864. * dp_wrapper_peer_get_ref_by_addr - wrapper function to get to peer
  6865. * @dev: physical device instance
  6866. * @peer_mac_addr: peer mac address
  6867. * @local_id: local id for the peer
  6868. * @debug_id: to track enum peer access
  6869. * Return: peer instance pointer
  6870. */
  6871. static inline void *
  6872. dp_wrapper_peer_get_ref_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  6873. u8 *local_id,
  6874. enum peer_debug_id_type debug_id)
  6875. {
  6876. /*
  6877. * Currently this function does not implement the "get ref"
  6878. * functionality and is mapped to dp_find_peer_by_addr which does not
  6879. * increment the peer ref count. So the peer state is uncertain after
  6880. * calling this API. The functionality needs to be implemented.
  6881. * Accordingly the corresponding release_ref function is NULL.
  6882. */
  6883. return dp_find_peer_by_addr(dev, peer_mac_addr, local_id);
  6884. }
  6885. static struct cdp_peer_ops dp_ops_peer = {
  6886. .register_peer = dp_register_peer,
  6887. .clear_peer = dp_clear_peer,
  6888. .find_peer_by_addr = dp_find_peer_by_addr,
  6889. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  6890. .peer_get_ref_by_addr = dp_wrapper_peer_get_ref_by_addr,
  6891. .peer_release_ref = NULL,
  6892. .local_peer_id = dp_local_peer_id,
  6893. .peer_find_by_local_id = dp_peer_find_by_local_id,
  6894. .peer_state_update = dp_peer_state_update,
  6895. .get_vdevid = dp_get_vdevid,
  6896. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  6897. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  6898. .get_vdev_for_peer = dp_get_vdev_for_peer,
  6899. .get_peer_state = dp_get_peer_state,
  6900. .get_last_mgmt_timestamp = dp_get_last_mgmt_timestamp,
  6901. .update_last_mgmt_timestamp = dp_update_last_mgmt_timestamp,
  6902. };
  6903. #endif
  6904. static struct cdp_ops dp_txrx_ops = {
  6905. .cmn_drv_ops = &dp_ops_cmn,
  6906. .ctrl_ops = &dp_ops_ctrl,
  6907. .me_ops = &dp_ops_me,
  6908. .mon_ops = &dp_ops_mon,
  6909. .host_stats_ops = &dp_ops_host_stats,
  6910. .wds_ops = &dp_ops_wds,
  6911. .raw_ops = &dp_ops_raw,
  6912. #ifdef CONFIG_WIN
  6913. .pflow_ops = &dp_ops_pflow,
  6914. #endif /* CONFIG_WIN */
  6915. #ifndef CONFIG_WIN
  6916. .misc_ops = &dp_ops_misc,
  6917. .cfg_ops = &dp_ops_cfg,
  6918. .flowctl_ops = &dp_ops_flowctl,
  6919. .l_flowctl_ops = &dp_ops_l_flowctl,
  6920. #ifdef IPA_OFFLOAD
  6921. .ipa_ops = &dp_ops_ipa,
  6922. #endif
  6923. .bus_ops = &dp_ops_bus,
  6924. .ocb_ops = &dp_ops_ocb,
  6925. .peer_ops = &dp_ops_peer,
  6926. .throttle_ops = &dp_ops_throttle,
  6927. .mob_stats_ops = &dp_ops_mob_stats,
  6928. #endif
  6929. };
  6930. /*
  6931. * dp_soc_set_txrx_ring_map()
  6932. * @dp_soc: DP handler for soc
  6933. *
  6934. * Return: Void
  6935. */
  6936. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  6937. {
  6938. uint32_t i;
  6939. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  6940. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  6941. }
  6942. }
  6943. #ifdef QCA_WIFI_QCA8074
  6944. /**
  6945. * dp_soc_attach_wifi3() - Attach txrx SOC
  6946. * @ctrl_psoc: Opaque SOC handle from control plane
  6947. * @htc_handle: Opaque HTC handle
  6948. * @hif_handle: Opaque HIF handle
  6949. * @qdf_osdev: QDF device
  6950. * @ol_ops: Offload Operations
  6951. * @device_id: Device ID
  6952. *
  6953. * Return: DP SOC handle on success, NULL on failure
  6954. */
  6955. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6956. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6957. struct ol_if_ops *ol_ops, uint16_t device_id)
  6958. {
  6959. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  6960. int target_type;
  6961. if (!soc) {
  6962. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6963. FL("DP SOC memory allocation failed"));
  6964. goto fail0;
  6965. }
  6966. soc->device_id = device_id;
  6967. soc->cdp_soc.ops = &dp_txrx_ops;
  6968. soc->cdp_soc.ol_ops = ol_ops;
  6969. soc->ctrl_psoc = ctrl_psoc;
  6970. soc->osdev = qdf_osdev;
  6971. soc->hif_handle = hif_handle;
  6972. soc->hal_soc = hif_get_hal_handle(hif_handle);
  6973. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  6974. soc->hal_soc, qdf_osdev);
  6975. if (!soc->htt_handle) {
  6976. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6977. FL("HTT attach failed"));
  6978. goto fail1;
  6979. }
  6980. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  6981. if (!soc->wlan_cfg_ctx) {
  6982. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6983. FL("wlan_cfg_soc_attach failed"));
  6984. goto fail2;
  6985. }
  6986. target_type = hal_get_target_type(soc->hal_soc);
  6987. switch (target_type) {
  6988. case TARGET_TYPE_QCA6290:
  6989. #ifdef QCA_WIFI_QCA6390
  6990. case TARGET_TYPE_QCA6390:
  6991. #endif
  6992. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  6993. REO_DST_RING_SIZE_QCA6290);
  6994. break;
  6995. case TARGET_TYPE_QCA8074:
  6996. case TARGET_TYPE_QCA8074V2:
  6997. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  6998. REO_DST_RING_SIZE_QCA8074);
  6999. break;
  7000. default:
  7001. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7002. qdf_assert_always(0);
  7003. break;
  7004. }
  7005. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7006. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7007. soc->cce_disable = false;
  7008. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7009. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7010. CDP_CFG_MAX_PEER_ID);
  7011. if (ret != -EINVAL) {
  7012. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7013. }
  7014. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7015. CDP_CFG_CCE_DISABLE);
  7016. if (ret == 1)
  7017. soc->cce_disable = true;
  7018. }
  7019. qdf_spinlock_create(&soc->peer_ref_mutex);
  7020. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7021. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7022. /* fill the tx/rx cpu ring map*/
  7023. dp_soc_set_txrx_ring_map(soc);
  7024. qdf_spinlock_create(&soc->htt_stats.lock);
  7025. /* initialize work queue for stats processing */
  7026. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7027. /*Initialize inactivity timer for wifison */
  7028. dp_init_inact_timer(soc);
  7029. return (void *)soc;
  7030. fail2:
  7031. htt_soc_detach(soc->htt_handle);
  7032. fail1:
  7033. qdf_mem_free(soc);
  7034. fail0:
  7035. return NULL;
  7036. }
  7037. #endif
  7038. /*
  7039. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7040. *
  7041. * @soc: handle to DP soc
  7042. * @mac_id: MAC id
  7043. *
  7044. * Return: Return pdev corresponding to MAC
  7045. */
  7046. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7047. {
  7048. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7049. return soc->pdev_list[mac_id];
  7050. /* Typically for MCL as there only 1 PDEV*/
  7051. return soc->pdev_list[0];
  7052. }
  7053. /*
  7054. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7055. * @soc: DP SoC context
  7056. * @max_mac_rings: No of MAC rings
  7057. *
  7058. * Return: None
  7059. */
  7060. static
  7061. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7062. int *max_mac_rings)
  7063. {
  7064. bool dbs_enable = false;
  7065. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7066. dbs_enable = soc->cdp_soc.ol_ops->
  7067. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7068. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7069. }
  7070. /*
  7071. * dp_set_pktlog_wifi3() - attach txrx vdev
  7072. * @pdev: Datapath PDEV handle
  7073. * @event: which event's notifications are being subscribed to
  7074. * @enable: WDI event subscribe or not. (True or False)
  7075. *
  7076. * Return: Success, NULL on failure
  7077. */
  7078. #ifdef WDI_EVENT_ENABLE
  7079. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7080. bool enable)
  7081. {
  7082. struct dp_soc *soc = pdev->soc;
  7083. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7084. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7085. (pdev->wlan_cfg_ctx);
  7086. uint8_t mac_id = 0;
  7087. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7088. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7089. FL("Max_mac_rings %d "),
  7090. max_mac_rings);
  7091. if (enable) {
  7092. switch (event) {
  7093. case WDI_EVENT_RX_DESC:
  7094. if (pdev->monitor_vdev) {
  7095. /* Nothing needs to be done if monitor mode is
  7096. * enabled
  7097. */
  7098. return 0;
  7099. }
  7100. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7101. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7102. htt_tlv_filter.mpdu_start = 1;
  7103. htt_tlv_filter.msdu_start = 1;
  7104. htt_tlv_filter.msdu_end = 1;
  7105. htt_tlv_filter.mpdu_end = 1;
  7106. htt_tlv_filter.packet_header = 1;
  7107. htt_tlv_filter.attention = 1;
  7108. htt_tlv_filter.ppdu_start = 1;
  7109. htt_tlv_filter.ppdu_end = 1;
  7110. htt_tlv_filter.ppdu_end_user_stats = 1;
  7111. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7112. htt_tlv_filter.ppdu_end_status_done = 1;
  7113. htt_tlv_filter.enable_fp = 1;
  7114. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7115. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7116. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7117. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7118. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7119. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7120. for (mac_id = 0; mac_id < max_mac_rings;
  7121. mac_id++) {
  7122. int mac_for_pdev =
  7123. dp_get_mac_id_for_pdev(mac_id,
  7124. pdev->pdev_id);
  7125. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7126. mac_for_pdev,
  7127. pdev->rxdma_mon_status_ring[mac_id]
  7128. .hal_srng,
  7129. RXDMA_MONITOR_STATUS,
  7130. RX_BUFFER_SIZE,
  7131. &htt_tlv_filter);
  7132. }
  7133. if (soc->reap_timer_init)
  7134. qdf_timer_mod(&soc->mon_reap_timer,
  7135. DP_INTR_POLL_TIMER_MS);
  7136. }
  7137. break;
  7138. case WDI_EVENT_LITE_RX:
  7139. if (pdev->monitor_vdev) {
  7140. /* Nothing needs to be done if monitor mode is
  7141. * enabled
  7142. */
  7143. return 0;
  7144. }
  7145. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7146. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7147. htt_tlv_filter.ppdu_start = 1;
  7148. htt_tlv_filter.ppdu_end = 1;
  7149. htt_tlv_filter.ppdu_end_user_stats = 1;
  7150. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7151. htt_tlv_filter.ppdu_end_status_done = 1;
  7152. htt_tlv_filter.mpdu_start = 1;
  7153. htt_tlv_filter.enable_fp = 1;
  7154. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7155. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7156. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7157. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7158. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7159. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7160. for (mac_id = 0; mac_id < max_mac_rings;
  7161. mac_id++) {
  7162. int mac_for_pdev =
  7163. dp_get_mac_id_for_pdev(mac_id,
  7164. pdev->pdev_id);
  7165. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7166. mac_for_pdev,
  7167. pdev->rxdma_mon_status_ring[mac_id]
  7168. .hal_srng,
  7169. RXDMA_MONITOR_STATUS,
  7170. RX_BUFFER_SIZE_PKTLOG_LITE,
  7171. &htt_tlv_filter);
  7172. }
  7173. if (soc->reap_timer_init)
  7174. qdf_timer_mod(&soc->mon_reap_timer,
  7175. DP_INTR_POLL_TIMER_MS);
  7176. }
  7177. break;
  7178. case WDI_EVENT_LITE_T2H:
  7179. if (pdev->monitor_vdev) {
  7180. /* Nothing needs to be done if monitor mode is
  7181. * enabled
  7182. */
  7183. return 0;
  7184. }
  7185. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7186. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7187. mac_id, pdev->pdev_id);
  7188. pdev->pktlog_ppdu_stats = true;
  7189. dp_h2t_cfg_stats_msg_send(pdev,
  7190. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7191. mac_for_pdev);
  7192. }
  7193. break;
  7194. default:
  7195. /* Nothing needs to be done for other pktlog types */
  7196. break;
  7197. }
  7198. } else {
  7199. switch (event) {
  7200. case WDI_EVENT_RX_DESC:
  7201. case WDI_EVENT_LITE_RX:
  7202. if (pdev->monitor_vdev) {
  7203. /* Nothing needs to be done if monitor mode is
  7204. * enabled
  7205. */
  7206. return 0;
  7207. }
  7208. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7209. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7210. for (mac_id = 0; mac_id < max_mac_rings;
  7211. mac_id++) {
  7212. int mac_for_pdev =
  7213. dp_get_mac_id_for_pdev(mac_id,
  7214. pdev->pdev_id);
  7215. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7216. mac_for_pdev,
  7217. pdev->rxdma_mon_status_ring[mac_id]
  7218. .hal_srng,
  7219. RXDMA_MONITOR_STATUS,
  7220. RX_BUFFER_SIZE,
  7221. &htt_tlv_filter);
  7222. }
  7223. if (soc->reap_timer_init)
  7224. qdf_timer_stop(&soc->mon_reap_timer);
  7225. }
  7226. break;
  7227. case WDI_EVENT_LITE_T2H:
  7228. if (pdev->monitor_vdev) {
  7229. /* Nothing needs to be done if monitor mode is
  7230. * enabled
  7231. */
  7232. return 0;
  7233. }
  7234. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7235. * passing value 0. Once these macros will define in htt
  7236. * header file will use proper macros
  7237. */
  7238. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7239. int mac_for_pdev =
  7240. dp_get_mac_id_for_pdev(mac_id,
  7241. pdev->pdev_id);
  7242. pdev->pktlog_ppdu_stats = false;
  7243. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7244. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7245. mac_for_pdev);
  7246. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7247. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7248. mac_for_pdev);
  7249. } else if (pdev->enhanced_stats_en) {
  7250. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7251. mac_for_pdev);
  7252. }
  7253. }
  7254. break;
  7255. default:
  7256. /* Nothing needs to be done for other pktlog types */
  7257. break;
  7258. }
  7259. }
  7260. return 0;
  7261. }
  7262. #endif