dp_main.c 213 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_api.h>
  24. #include <hif.h>
  25. #include <htt.h>
  26. #include <wdi_event.h>
  27. #include <queue.h>
  28. #include "dp_htt.h"
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include <cdp_txrx_handle.h>
  35. #include <wlan_cfg.h>
  36. #include "cdp_txrx_cmn_struct.h"
  37. #include "cdp_txrx_stats_struct.h"
  38. #include <qdf_util.h>
  39. #include "dp_peer.h"
  40. #include "dp_rx_mon.h"
  41. #include "htt_stats.h"
  42. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  43. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  44. #include "cdp_txrx_flow_ctrl_v2.h"
  45. #else
  46. static inline void
  47. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  48. {
  49. return;
  50. }
  51. #endif
  52. #include "dp_ipa.h"
  53. #ifdef CONFIG_MCL
  54. static void dp_service_mon_rings(void *arg);
  55. #ifndef REMOVE_PKT_LOG
  56. #include <pktlog_ac_api.h>
  57. #include <pktlog_ac.h>
  58. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn);
  59. #endif
  60. #endif
  61. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  62. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  63. uint8_t *peer_mac_addr,
  64. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  65. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  66. #define DP_INTR_POLL_TIMER_MS 10
  67. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  68. #define DP_MCS_LENGTH (6*MAX_MCS)
  69. #define DP_NSS_LENGTH (6*SS_COUNT)
  70. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  71. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  72. #define DP_MAX_MCS_STRING_LEN 30
  73. #define DP_CURR_FW_STATS_AVAIL 19
  74. #define DP_HTT_DBG_EXT_STATS_MAX 256
  75. #define DP_MAX_SLEEP_TIME 100
  76. #ifdef IPA_OFFLOAD
  77. /* Exclude IPA rings from the interrupt context */
  78. #define TX_RING_MASK_VAL 0xb
  79. #define RX_RING_MASK_VAL 0x7
  80. #else
  81. #define TX_RING_MASK_VAL 0xF
  82. #define RX_RING_MASK_VAL 0xF
  83. #endif
  84. bool rx_hash = 1;
  85. qdf_declare_param(rx_hash, bool);
  86. #define STR_MAXLEN 64
  87. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  88. /* PPDU stats mask sent to FW to enable enhanced stats */
  89. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  90. /* PPDU stats mask sent to FW to support debug sniffer feature */
  91. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  92. /* PPDU stats mask sent to FW to support BPR feature*/
  93. #define DP_PPDU_STATS_CFG_BPR 0x2000
  94. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  95. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  96. DP_PPDU_STATS_CFG_ENH_STATS)
  97. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  98. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  99. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  100. /**
  101. * default_dscp_tid_map - Default DSCP-TID mapping
  102. *
  103. * DSCP TID
  104. * 000000 0
  105. * 001000 1
  106. * 010000 2
  107. * 011000 3
  108. * 100000 4
  109. * 101000 5
  110. * 110000 6
  111. * 111000 7
  112. */
  113. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  114. 0, 0, 0, 0, 0, 0, 0, 0,
  115. 1, 1, 1, 1, 1, 1, 1, 1,
  116. 2, 2, 2, 2, 2, 2, 2, 2,
  117. 3, 3, 3, 3, 3, 3, 3, 3,
  118. 4, 4, 4, 4, 4, 4, 4, 4,
  119. 5, 5, 5, 5, 5, 5, 5, 5,
  120. 6, 6, 6, 6, 6, 6, 6, 6,
  121. 7, 7, 7, 7, 7, 7, 7, 7,
  122. };
  123. /*
  124. * struct dp_rate_debug
  125. *
  126. * @mcs_type: print string for a given mcs
  127. * @valid: valid mcs rate?
  128. */
  129. struct dp_rate_debug {
  130. char mcs_type[DP_MAX_MCS_STRING_LEN];
  131. uint8_t valid;
  132. };
  133. #define MCS_VALID 1
  134. #define MCS_INVALID 0
  135. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  136. {
  137. {"OFDM 48 Mbps", MCS_VALID},
  138. {"OFDM 24 Mbps", MCS_VALID},
  139. {"OFDM 12 Mbps", MCS_VALID},
  140. {"OFDM 6 Mbps ", MCS_VALID},
  141. {"OFDM 54 Mbps", MCS_VALID},
  142. {"OFDM 36 Mbps", MCS_VALID},
  143. {"OFDM 18 Mbps", MCS_VALID},
  144. {"OFDM 9 Mbps ", MCS_VALID},
  145. {"INVALID ", MCS_INVALID},
  146. {"INVALID ", MCS_INVALID},
  147. {"INVALID ", MCS_INVALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_VALID},
  150. },
  151. {
  152. {"CCK 11 Mbps Long ", MCS_VALID},
  153. {"CCK 5.5 Mbps Long ", MCS_VALID},
  154. {"CCK 2 Mbps Long ", MCS_VALID},
  155. {"CCK 1 Mbps Long ", MCS_VALID},
  156. {"CCK 11 Mbps Short ", MCS_VALID},
  157. {"CCK 5.5 Mbps Short", MCS_VALID},
  158. {"CCK 2 Mbps Short ", MCS_VALID},
  159. {"INVALID ", MCS_INVALID},
  160. {"INVALID ", MCS_INVALID},
  161. {"INVALID ", MCS_INVALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_VALID},
  165. },
  166. {
  167. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  168. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  169. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  170. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  171. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  172. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  173. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  174. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  175. {"INVALID ", MCS_INVALID},
  176. {"INVALID ", MCS_INVALID},
  177. {"INVALID ", MCS_INVALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_VALID},
  180. },
  181. {
  182. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  183. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  184. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  185. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  186. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  187. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  188. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  189. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  190. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  191. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  192. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  193. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  194. {"INVALID ", MCS_VALID},
  195. },
  196. {
  197. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  198. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  199. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  200. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  201. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  202. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  203. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  204. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  205. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  206. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  207. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  208. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  209. {"INVALID ", MCS_VALID},
  210. }
  211. };
  212. /**
  213. * @brief Cpu ring map types
  214. */
  215. enum dp_cpu_ring_map_types {
  216. DP_DEFAULT_MAP,
  217. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  218. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  219. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  220. DP_CPU_RING_MAP_MAX
  221. };
  222. /**
  223. * @brief Cpu to tx ring map
  224. */
  225. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  226. {0x0, 0x1, 0x2, 0x0},
  227. {0x1, 0x2, 0x1, 0x2},
  228. {0x0, 0x2, 0x0, 0x2},
  229. {0x2, 0x2, 0x2, 0x2}
  230. };
  231. /**
  232. * @brief Select the type of statistics
  233. */
  234. enum dp_stats_type {
  235. STATS_FW = 0,
  236. STATS_HOST = 1,
  237. STATS_TYPE_MAX = 2,
  238. };
  239. /**
  240. * @brief General Firmware statistics options
  241. *
  242. */
  243. enum dp_fw_stats {
  244. TXRX_FW_STATS_INVALID = -1,
  245. };
  246. /**
  247. * dp_stats_mapping_table - Firmware and Host statistics
  248. * currently supported
  249. */
  250. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  251. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  252. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  253. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  254. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  262. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  264. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  265. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  267. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  270. /* Last ENUM for HTT FW STATS */
  271. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  272. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  273. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  274. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  275. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  276. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  277. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  280. };
  281. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  282. struct cdp_peer *peer_hdl,
  283. uint8_t *mac_addr,
  284. enum cdp_txrx_ast_entry_type type,
  285. uint32_t flags)
  286. {
  287. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  288. (struct dp_peer *)peer_hdl,
  289. mac_addr,
  290. type,
  291. flags);
  292. }
  293. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  294. void *ast_entry_hdl)
  295. {
  296. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  297. qdf_spin_lock_bh(&soc->ast_lock);
  298. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  299. (struct dp_ast_entry *)ast_entry_hdl);
  300. qdf_spin_unlock_bh(&soc->ast_lock);
  301. }
  302. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  303. struct cdp_peer *peer_hdl,
  304. uint8_t *wds_macaddr,
  305. uint32_t flags)
  306. {
  307. int status = -1;
  308. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  309. struct dp_ast_entry *ast_entry = NULL;
  310. qdf_spin_lock_bh(&soc->ast_lock);
  311. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  312. if (ast_entry) {
  313. status = dp_peer_update_ast(soc,
  314. (struct dp_peer *)peer_hdl,
  315. ast_entry, flags);
  316. }
  317. qdf_spin_unlock_bh(&soc->ast_lock);
  318. return status;
  319. }
  320. /*
  321. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  322. * @soc_handle: Datapath SOC handle
  323. * @wds_macaddr: MAC address of the WDS entry to be added
  324. * @vdev_hdl: vdev handle
  325. * Return: None
  326. */
  327. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  328. uint8_t *wds_macaddr, void *vdev_hdl)
  329. {
  330. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  331. struct dp_ast_entry *ast_entry = NULL;
  332. qdf_spin_lock_bh(&soc->ast_lock);
  333. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  334. if (ast_entry) {
  335. if (ast_entry->type != CDP_TXRX_AST_TYPE_STATIC)
  336. ast_entry->is_active = TRUE;
  337. }
  338. qdf_spin_unlock_bh(&soc->ast_lock);
  339. }
  340. /*
  341. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  342. * @soc: Datapath SOC handle
  343. * @vdev_hdl: vdev handle
  344. *
  345. * Return: None
  346. */
  347. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  348. void *vdev_hdl)
  349. {
  350. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  351. struct dp_pdev *pdev;
  352. struct dp_vdev *vdev;
  353. struct dp_peer *peer;
  354. struct dp_ast_entry *ase, *temp_ase;
  355. int i;
  356. qdf_spin_lock_bh(&soc->ast_lock);
  357. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  358. pdev = soc->pdev_list[i];
  359. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  360. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  361. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  362. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  363. if (ase->type ==
  364. CDP_TXRX_AST_TYPE_STATIC)
  365. continue;
  366. ase->is_active = TRUE;
  367. }
  368. }
  369. }
  370. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  371. }
  372. qdf_spin_unlock_bh(&soc->ast_lock);
  373. }
  374. /*
  375. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  376. * @soc: Datapath SOC handle
  377. *
  378. * Return: None
  379. */
  380. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  381. {
  382. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  383. struct dp_pdev *pdev;
  384. struct dp_vdev *vdev;
  385. struct dp_peer *peer;
  386. struct dp_ast_entry *ase, *temp_ase;
  387. int i;
  388. qdf_spin_lock_bh(&soc->ast_lock);
  389. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  390. pdev = soc->pdev_list[i];
  391. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  392. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  393. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  394. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  395. if (ase->type ==
  396. CDP_TXRX_AST_TYPE_STATIC)
  397. continue;
  398. dp_peer_del_ast(soc, ase);
  399. }
  400. }
  401. }
  402. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  403. }
  404. qdf_spin_unlock_bh(&soc->ast_lock);
  405. }
  406. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  407. uint8_t *ast_mac_addr)
  408. {
  409. struct dp_ast_entry *ast_entry;
  410. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  411. qdf_spin_lock_bh(&soc->ast_lock);
  412. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  413. qdf_spin_unlock_bh(&soc->ast_lock);
  414. return (void *)ast_entry;
  415. }
  416. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  417. void *ast_entry_hdl)
  418. {
  419. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  420. (struct dp_ast_entry *)ast_entry_hdl);
  421. }
  422. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  423. void *ast_entry_hdl)
  424. {
  425. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  426. (struct dp_ast_entry *)ast_entry_hdl);
  427. }
  428. static void dp_peer_ast_set_type_wifi3(
  429. struct cdp_soc_t *soc_hdl,
  430. void *ast_entry_hdl,
  431. enum cdp_txrx_ast_entry_type type)
  432. {
  433. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  434. (struct dp_ast_entry *)ast_entry_hdl,
  435. type);
  436. }
  437. /**
  438. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  439. * @ring_num: ring num of the ring being queried
  440. * @grp_mask: the grp_mask array for the ring type in question.
  441. *
  442. * The grp_mask array is indexed by group number and the bit fields correspond
  443. * to ring numbers. We are finding which interrupt group a ring belongs to.
  444. *
  445. * Return: the index in the grp_mask array with the ring number.
  446. * -QDF_STATUS_E_NOENT if no entry is found
  447. */
  448. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  449. {
  450. int ext_group_num;
  451. int mask = 1 << ring_num;
  452. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  453. ext_group_num++) {
  454. if (mask & grp_mask[ext_group_num])
  455. return ext_group_num;
  456. }
  457. return -QDF_STATUS_E_NOENT;
  458. }
  459. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  460. enum hal_ring_type ring_type,
  461. int ring_num)
  462. {
  463. int *grp_mask;
  464. switch (ring_type) {
  465. case WBM2SW_RELEASE:
  466. /* dp_tx_comp_handler - soc->tx_comp_ring */
  467. if (ring_num < 3)
  468. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  469. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  470. else if (ring_num == 3) {
  471. /* sw treats this as a separate ring type */
  472. grp_mask = &soc->wlan_cfg_ctx->
  473. int_rx_wbm_rel_ring_mask[0];
  474. ring_num = 0;
  475. } else {
  476. qdf_assert(0);
  477. return -QDF_STATUS_E_NOENT;
  478. }
  479. break;
  480. case REO_EXCEPTION:
  481. /* dp_rx_err_process - &soc->reo_exception_ring */
  482. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  483. break;
  484. case REO_DST:
  485. /* dp_rx_process - soc->reo_dest_ring */
  486. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  487. break;
  488. case REO_STATUS:
  489. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  490. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  491. break;
  492. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  493. case RXDMA_MONITOR_STATUS:
  494. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  495. case RXDMA_MONITOR_DST:
  496. /* dp_mon_process */
  497. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  498. break;
  499. case RXDMA_DST:
  500. /* dp_rxdma_err_process */
  501. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  502. break;
  503. case RXDMA_BUF:
  504. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  505. break;
  506. case RXDMA_MONITOR_BUF:
  507. /* TODO: support low_thresh interrupt */
  508. return -QDF_STATUS_E_NOENT;
  509. break;
  510. case TCL_DATA:
  511. case TCL_CMD:
  512. case REO_CMD:
  513. case SW2WBM_RELEASE:
  514. case WBM_IDLE_LINK:
  515. /* normally empty SW_TO_HW rings */
  516. return -QDF_STATUS_E_NOENT;
  517. break;
  518. case TCL_STATUS:
  519. case REO_REINJECT:
  520. /* misc unused rings */
  521. return -QDF_STATUS_E_NOENT;
  522. break;
  523. case CE_SRC:
  524. case CE_DST:
  525. case CE_DST_STATUS:
  526. /* CE_rings - currently handled by hif */
  527. default:
  528. return -QDF_STATUS_E_NOENT;
  529. break;
  530. }
  531. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  532. }
  533. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  534. *ring_params, int ring_type, int ring_num)
  535. {
  536. int msi_group_number;
  537. int msi_data_count;
  538. int ret;
  539. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  540. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  541. &msi_data_count, &msi_data_start,
  542. &msi_irq_start);
  543. if (ret)
  544. return;
  545. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  546. ring_num);
  547. if (msi_group_number < 0) {
  548. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  549. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  550. ring_type, ring_num);
  551. ring_params->msi_addr = 0;
  552. ring_params->msi_data = 0;
  553. return;
  554. }
  555. if (msi_group_number > msi_data_count) {
  556. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  557. FL("2 msi_groups will share an msi; msi_group_num %d"),
  558. msi_group_number);
  559. QDF_ASSERT(0);
  560. }
  561. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  562. ring_params->msi_addr = addr_low;
  563. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  564. ring_params->msi_data = (msi_group_number % msi_data_count)
  565. + msi_data_start;
  566. ring_params->flags |= HAL_SRNG_MSI_INTR;
  567. }
  568. /**
  569. * dp_print_ast_stats() - Dump AST table contents
  570. * @soc: Datapath soc handle
  571. *
  572. * return void
  573. */
  574. #ifdef FEATURE_AST
  575. static void dp_print_ast_stats(struct dp_soc *soc)
  576. {
  577. uint8_t i;
  578. uint8_t num_entries = 0;
  579. struct dp_vdev *vdev;
  580. struct dp_pdev *pdev;
  581. struct dp_peer *peer;
  582. struct dp_ast_entry *ase, *tmp_ase;
  583. char type[5][10] = {"NONE", "STATIC", "WDS", "MEC", "HMWDS"};
  584. DP_PRINT_STATS("AST Stats:");
  585. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  586. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  587. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  588. DP_PRINT_STATS("AST Table:");
  589. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  590. pdev = soc->pdev_list[i];
  591. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  592. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  593. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  594. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  595. DP_PRINT_STATS("%6d mac_addr = %pM"
  596. " peer_mac_addr = %pM"
  597. " type = %s"
  598. " next_hop = %d"
  599. " is_active = %d"
  600. " is_bss = %d"
  601. " ast_idx = %d"
  602. " pdev_id = %d"
  603. " vdev_id = %d",
  604. ++num_entries,
  605. ase->mac_addr.raw,
  606. ase->peer->mac_addr.raw,
  607. type[ase->type],
  608. ase->next_hop,
  609. ase->is_active,
  610. ase->is_bss,
  611. ase->ast_idx,
  612. ase->pdev_id,
  613. ase->vdev_id);
  614. }
  615. }
  616. }
  617. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  618. }
  619. }
  620. #else
  621. static void dp_print_ast_stats(struct dp_soc *soc)
  622. {
  623. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  624. return;
  625. }
  626. #endif
  627. static void dp_print_peer_table(struct dp_vdev *vdev)
  628. {
  629. struct dp_peer *peer = NULL;
  630. DP_PRINT_STATS("Dumping Peer Table Stats:");
  631. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  632. if (!peer) {
  633. DP_PRINT_STATS("Invalid Peer");
  634. return;
  635. }
  636. DP_PRINT_STATS(" peer_mac_addr = %pM"
  637. " nawds_enabled = %d"
  638. " bss_peer = %d"
  639. " wapi = %d"
  640. " wds_enabled = %d"
  641. " delete in progress = %d",
  642. peer->mac_addr.raw,
  643. peer->nawds_enabled,
  644. peer->bss_peer,
  645. peer->wapi,
  646. peer->wds_enabled,
  647. peer->delete_in_progress);
  648. }
  649. }
  650. /*
  651. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  652. */
  653. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  654. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  655. {
  656. void *hal_soc = soc->hal_soc;
  657. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  658. /* TODO: See if we should get align size from hal */
  659. uint32_t ring_base_align = 8;
  660. struct hal_srng_params ring_params;
  661. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  662. /* TODO: Currently hal layer takes care of endianness related settings.
  663. * See if these settings need to passed from DP layer
  664. */
  665. ring_params.flags = 0;
  666. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  667. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  668. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  669. srng->hal_srng = NULL;
  670. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  671. srng->num_entries = num_entries;
  672. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  673. soc->osdev, soc->osdev->dev, srng->alloc_size,
  674. &(srng->base_paddr_unaligned));
  675. if (!srng->base_vaddr_unaligned) {
  676. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  677. FL("alloc failed - ring_type: %d, ring_num %d"),
  678. ring_type, ring_num);
  679. return QDF_STATUS_E_NOMEM;
  680. }
  681. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  682. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  683. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  684. ((unsigned long)(ring_params.ring_base_vaddr) -
  685. (unsigned long)srng->base_vaddr_unaligned);
  686. ring_params.num_entries = num_entries;
  687. if (soc->intr_mode == DP_INTR_MSI) {
  688. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  689. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  690. FL("Using MSI for ring_type: %d, ring_num %d"),
  691. ring_type, ring_num);
  692. } else {
  693. ring_params.msi_data = 0;
  694. ring_params.msi_addr = 0;
  695. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  696. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  697. ring_type, ring_num);
  698. }
  699. /*
  700. * Setup interrupt timer and batch counter thresholds for
  701. * interrupt mitigation based on ring type
  702. */
  703. if (ring_type == REO_DST) {
  704. ring_params.intr_timer_thres_us =
  705. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  706. ring_params.intr_batch_cntr_thres_entries =
  707. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  708. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  709. ring_params.intr_timer_thres_us =
  710. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  711. ring_params.intr_batch_cntr_thres_entries =
  712. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  713. } else {
  714. ring_params.intr_timer_thres_us =
  715. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  716. ring_params.intr_batch_cntr_thres_entries =
  717. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  718. }
  719. /* Enable low threshold interrupts for rx buffer rings (regular and
  720. * monitor buffer rings.
  721. * TODO: See if this is required for any other ring
  722. */
  723. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  724. (ring_type == RXDMA_MONITOR_STATUS)) {
  725. /* TODO: Setting low threshold to 1/8th of ring size
  726. * see if this needs to be configurable
  727. */
  728. ring_params.low_threshold = num_entries >> 3;
  729. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  730. ring_params.intr_timer_thres_us =
  731. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  732. ring_params.intr_batch_cntr_thres_entries = 0;
  733. }
  734. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  735. mac_id, &ring_params);
  736. if (!srng->hal_srng) {
  737. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  738. srng->alloc_size,
  739. srng->base_vaddr_unaligned,
  740. srng->base_paddr_unaligned, 0);
  741. }
  742. return 0;
  743. }
  744. /**
  745. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  746. * Any buffers allocated and attached to ring entries are expected to be freed
  747. * before calling this function.
  748. */
  749. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  750. int ring_type, int ring_num)
  751. {
  752. if (!srng->hal_srng) {
  753. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  754. FL("Ring type: %d, num:%d not setup"),
  755. ring_type, ring_num);
  756. return;
  757. }
  758. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  759. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  760. srng->alloc_size,
  761. srng->base_vaddr_unaligned,
  762. srng->base_paddr_unaligned, 0);
  763. srng->hal_srng = NULL;
  764. }
  765. /* TODO: Need this interface from HIF */
  766. void *hif_get_hal_handle(void *hif_handle);
  767. /*
  768. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  769. * @dp_ctx: DP SOC handle
  770. * @budget: Number of frames/descriptors that can be processed in one shot
  771. *
  772. * Return: remaining budget/quota for the soc device
  773. */
  774. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  775. {
  776. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  777. struct dp_soc *soc = int_ctx->soc;
  778. int ring = 0;
  779. uint32_t work_done = 0;
  780. int budget = dp_budget;
  781. uint8_t tx_mask = int_ctx->tx_ring_mask;
  782. uint8_t rx_mask = int_ctx->rx_ring_mask;
  783. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  784. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  785. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  786. uint32_t remaining_quota = dp_budget;
  787. struct dp_pdev *pdev = NULL;
  788. int mac_id;
  789. /* Process Tx completion interrupts first to return back buffers */
  790. while (tx_mask) {
  791. if (tx_mask & 0x1) {
  792. work_done = dp_tx_comp_handler(soc,
  793. soc->tx_comp_ring[ring].hal_srng,
  794. remaining_quota);
  795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  796. "tx mask 0x%x ring %d, budget %d, work_done %d",
  797. tx_mask, ring, budget, work_done);
  798. budget -= work_done;
  799. if (budget <= 0)
  800. goto budget_done;
  801. remaining_quota = budget;
  802. }
  803. tx_mask = tx_mask >> 1;
  804. ring++;
  805. }
  806. /* Process REO Exception ring interrupt */
  807. if (rx_err_mask) {
  808. work_done = dp_rx_err_process(soc,
  809. soc->reo_exception_ring.hal_srng,
  810. remaining_quota);
  811. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  812. "REO Exception Ring: work_done %d budget %d",
  813. work_done, budget);
  814. budget -= work_done;
  815. if (budget <= 0) {
  816. goto budget_done;
  817. }
  818. remaining_quota = budget;
  819. }
  820. /* Process Rx WBM release ring interrupt */
  821. if (rx_wbm_rel_mask) {
  822. work_done = dp_rx_wbm_err_process(soc,
  823. soc->rx_rel_ring.hal_srng, remaining_quota);
  824. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  825. "WBM Release Ring: work_done %d budget %d",
  826. work_done, budget);
  827. budget -= work_done;
  828. if (budget <= 0) {
  829. goto budget_done;
  830. }
  831. remaining_quota = budget;
  832. }
  833. /* Process Rx interrupts */
  834. if (rx_mask) {
  835. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  836. if (rx_mask & (1 << ring)) {
  837. work_done = dp_rx_process(int_ctx,
  838. soc->reo_dest_ring[ring].hal_srng,
  839. remaining_quota);
  840. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  841. "rx mask 0x%x ring %d, work_done %d budget %d",
  842. rx_mask, ring, work_done, budget);
  843. budget -= work_done;
  844. if (budget <= 0)
  845. goto budget_done;
  846. remaining_quota = budget;
  847. }
  848. }
  849. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  850. work_done = dp_rxdma_err_process(soc, ring,
  851. remaining_quota);
  852. budget -= work_done;
  853. }
  854. }
  855. if (reo_status_mask)
  856. dp_reo_status_ring_handler(soc);
  857. /* Process LMAC interrupts */
  858. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  859. pdev = soc->pdev_list[ring];
  860. if (pdev == NULL)
  861. continue;
  862. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  863. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  864. pdev->pdev_id);
  865. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  866. work_done = dp_mon_process(soc, mac_for_pdev,
  867. remaining_quota);
  868. budget -= work_done;
  869. if (budget <= 0)
  870. goto budget_done;
  871. remaining_quota = budget;
  872. }
  873. if (int_ctx->rxdma2host_ring_mask &
  874. (1 << mac_for_pdev)) {
  875. work_done = dp_rxdma_err_process(soc,
  876. mac_for_pdev,
  877. remaining_quota);
  878. budget -= work_done;
  879. if (budget <= 0)
  880. goto budget_done;
  881. remaining_quota = budget;
  882. }
  883. if (int_ctx->host2rxdma_ring_mask &
  884. (1 << mac_for_pdev)) {
  885. union dp_rx_desc_list_elem_t *desc_list = NULL;
  886. union dp_rx_desc_list_elem_t *tail = NULL;
  887. struct dp_srng *rx_refill_buf_ring =
  888. &pdev->rx_refill_buf_ring;
  889. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  890. 1);
  891. dp_rx_buffers_replenish(soc, mac_for_pdev,
  892. rx_refill_buf_ring,
  893. &soc->rx_desc_buf[mac_for_pdev], 0,
  894. &desc_list, &tail);
  895. }
  896. }
  897. }
  898. qdf_lro_flush(int_ctx->lro_ctx);
  899. budget_done:
  900. return dp_budget - budget;
  901. }
  902. #ifdef DP_INTR_POLL_BASED
  903. /* dp_interrupt_timer()- timer poll for interrupts
  904. *
  905. * @arg: SoC Handle
  906. *
  907. * Return:
  908. *
  909. */
  910. static void dp_interrupt_timer(void *arg)
  911. {
  912. struct dp_soc *soc = (struct dp_soc *) arg;
  913. int i;
  914. if (qdf_atomic_read(&soc->cmn_init_done)) {
  915. for (i = 0;
  916. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  917. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  918. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  919. }
  920. }
  921. /*
  922. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  923. * @txrx_soc: DP SOC handle
  924. *
  925. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  926. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  927. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  928. *
  929. * Return: 0 for success. nonzero for failure.
  930. */
  931. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  932. {
  933. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  934. int i;
  935. soc->intr_mode = DP_INTR_POLL;
  936. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  937. soc->intr_ctx[i].dp_intr_id = i;
  938. soc->intr_ctx[i].tx_ring_mask =
  939. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  940. soc->intr_ctx[i].rx_ring_mask =
  941. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  942. soc->intr_ctx[i].rx_mon_ring_mask =
  943. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  944. soc->intr_ctx[i].rx_err_ring_mask =
  945. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  946. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  947. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  948. soc->intr_ctx[i].reo_status_ring_mask =
  949. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  950. soc->intr_ctx[i].rxdma2host_ring_mask =
  951. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  952. soc->intr_ctx[i].soc = soc;
  953. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  954. }
  955. qdf_timer_init(soc->osdev, &soc->int_timer,
  956. dp_interrupt_timer, (void *)soc,
  957. QDF_TIMER_TYPE_WAKE_APPS);
  958. return QDF_STATUS_SUCCESS;
  959. }
  960. #if defined(CONFIG_MCL)
  961. extern int con_mode_monitor;
  962. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  963. /*
  964. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  965. * @txrx_soc: DP SOC handle
  966. *
  967. * Call the appropriate attach function based on the mode of operation.
  968. * This is a WAR for enabling monitor mode.
  969. *
  970. * Return: 0 for success. nonzero for failure.
  971. */
  972. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  973. {
  974. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  975. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  976. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  977. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  978. "%s: Poll mode", __func__);
  979. return dp_soc_interrupt_attach_poll(txrx_soc);
  980. } else {
  981. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  982. "%s: Interrupt mode", __func__);
  983. return dp_soc_interrupt_attach(txrx_soc);
  984. }
  985. }
  986. #else
  987. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  988. {
  989. return dp_soc_interrupt_attach_poll(txrx_soc);
  990. }
  991. #endif
  992. #endif
  993. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  994. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  995. {
  996. int j;
  997. int num_irq = 0;
  998. int tx_mask =
  999. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1000. int rx_mask =
  1001. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1002. int rx_mon_mask =
  1003. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1004. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1005. soc->wlan_cfg_ctx, intr_ctx_num);
  1006. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1007. soc->wlan_cfg_ctx, intr_ctx_num);
  1008. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1009. soc->wlan_cfg_ctx, intr_ctx_num);
  1010. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1011. soc->wlan_cfg_ctx, intr_ctx_num);
  1012. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1013. soc->wlan_cfg_ctx, intr_ctx_num);
  1014. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1015. if (tx_mask & (1 << j)) {
  1016. irq_id_map[num_irq++] =
  1017. (wbm2host_tx_completions_ring1 - j);
  1018. }
  1019. if (rx_mask & (1 << j)) {
  1020. irq_id_map[num_irq++] =
  1021. (reo2host_destination_ring1 - j);
  1022. }
  1023. if (rxdma2host_ring_mask & (1 << j)) {
  1024. irq_id_map[num_irq++] =
  1025. rxdma2host_destination_ring_mac1 -
  1026. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1027. }
  1028. if (host2rxdma_ring_mask & (1 << j)) {
  1029. irq_id_map[num_irq++] =
  1030. host2rxdma_host_buf_ring_mac1 -
  1031. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1032. }
  1033. if (rx_mon_mask & (1 << j)) {
  1034. irq_id_map[num_irq++] =
  1035. ppdu_end_interrupts_mac1 -
  1036. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1037. irq_id_map[num_irq++] =
  1038. rxdma2host_monitor_status_ring_mac1 -
  1039. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1040. }
  1041. if (rx_wbm_rel_ring_mask & (1 << j))
  1042. irq_id_map[num_irq++] = wbm2host_rx_release;
  1043. if (rx_err_ring_mask & (1 << j))
  1044. irq_id_map[num_irq++] = reo2host_exception;
  1045. if (reo_status_ring_mask & (1 << j))
  1046. irq_id_map[num_irq++] = reo2host_status;
  1047. }
  1048. *num_irq_r = num_irq;
  1049. }
  1050. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1051. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1052. int msi_vector_count, int msi_vector_start)
  1053. {
  1054. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1055. soc->wlan_cfg_ctx, intr_ctx_num);
  1056. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1057. soc->wlan_cfg_ctx, intr_ctx_num);
  1058. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1059. soc->wlan_cfg_ctx, intr_ctx_num);
  1060. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1061. soc->wlan_cfg_ctx, intr_ctx_num);
  1062. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1063. soc->wlan_cfg_ctx, intr_ctx_num);
  1064. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1065. soc->wlan_cfg_ctx, intr_ctx_num);
  1066. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1067. soc->wlan_cfg_ctx, intr_ctx_num);
  1068. unsigned int vector =
  1069. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1070. int num_irq = 0;
  1071. soc->intr_mode = DP_INTR_MSI;
  1072. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1073. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1074. irq_id_map[num_irq++] =
  1075. pld_get_msi_irq(soc->osdev->dev, vector);
  1076. *num_irq_r = num_irq;
  1077. }
  1078. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1079. int *irq_id_map, int *num_irq)
  1080. {
  1081. int msi_vector_count, ret;
  1082. uint32_t msi_base_data, msi_vector_start;
  1083. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1084. &msi_vector_count,
  1085. &msi_base_data,
  1086. &msi_vector_start);
  1087. if (ret)
  1088. return dp_soc_interrupt_map_calculate_integrated(soc,
  1089. intr_ctx_num, irq_id_map, num_irq);
  1090. else
  1091. dp_soc_interrupt_map_calculate_msi(soc,
  1092. intr_ctx_num, irq_id_map, num_irq,
  1093. msi_vector_count, msi_vector_start);
  1094. }
  1095. /*
  1096. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1097. * @txrx_soc: DP SOC handle
  1098. *
  1099. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1100. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1101. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1102. *
  1103. * Return: 0 for success. nonzero for failure.
  1104. */
  1105. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1106. {
  1107. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1108. int i = 0;
  1109. int num_irq = 0;
  1110. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1111. int ret = 0;
  1112. /* Map of IRQ ids registered with one interrupt context */
  1113. int irq_id_map[HIF_MAX_GRP_IRQ];
  1114. int tx_mask =
  1115. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1116. int rx_mask =
  1117. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1118. int rx_mon_mask =
  1119. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1120. int rx_err_ring_mask =
  1121. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1122. int rx_wbm_rel_ring_mask =
  1123. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1124. int reo_status_ring_mask =
  1125. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1126. int rxdma2host_ring_mask =
  1127. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1128. int host2rxdma_ring_mask =
  1129. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1130. soc->intr_ctx[i].dp_intr_id = i;
  1131. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1132. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1133. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1134. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1135. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1136. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1137. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1138. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1139. soc->intr_ctx[i].soc = soc;
  1140. num_irq = 0;
  1141. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1142. &num_irq);
  1143. ret = hif_register_ext_group(soc->hif_handle,
  1144. num_irq, irq_id_map, dp_service_srngs,
  1145. &soc->intr_ctx[i], "dp_intr",
  1146. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1147. if (ret) {
  1148. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1149. FL("failed, ret = %d"), ret);
  1150. return QDF_STATUS_E_FAILURE;
  1151. }
  1152. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1153. }
  1154. hif_configure_ext_group_interrupts(soc->hif_handle);
  1155. return QDF_STATUS_SUCCESS;
  1156. }
  1157. /*
  1158. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1159. * @txrx_soc: DP SOC handle
  1160. *
  1161. * Return: void
  1162. */
  1163. static void dp_soc_interrupt_detach(void *txrx_soc)
  1164. {
  1165. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1166. int i;
  1167. if (soc->intr_mode == DP_INTR_POLL) {
  1168. qdf_timer_stop(&soc->int_timer);
  1169. qdf_timer_free(&soc->int_timer);
  1170. } else {
  1171. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1172. }
  1173. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1174. soc->intr_ctx[i].tx_ring_mask = 0;
  1175. soc->intr_ctx[i].rx_ring_mask = 0;
  1176. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1177. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1178. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1179. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1180. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1181. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1182. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1183. }
  1184. }
  1185. #define AVG_MAX_MPDUS_PER_TID 128
  1186. #define AVG_TIDS_PER_CLIENT 2
  1187. #define AVG_FLOWS_PER_TID 2
  1188. #define AVG_MSDUS_PER_FLOW 128
  1189. #define AVG_MSDUS_PER_MPDU 4
  1190. /*
  1191. * Allocate and setup link descriptor pool that will be used by HW for
  1192. * various link and queue descriptors and managed by WBM
  1193. */
  1194. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1195. {
  1196. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1197. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1198. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1199. uint32_t num_mpdus_per_link_desc =
  1200. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1201. uint32_t num_msdus_per_link_desc =
  1202. hal_num_msdus_per_link_desc(soc->hal_soc);
  1203. uint32_t num_mpdu_links_per_queue_desc =
  1204. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1205. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1206. uint32_t total_link_descs, total_mem_size;
  1207. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1208. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1209. uint32_t num_link_desc_banks;
  1210. uint32_t last_bank_size = 0;
  1211. uint32_t entry_size, num_entries;
  1212. int i;
  1213. uint32_t desc_id = 0;
  1214. /* Only Tx queue descriptors are allocated from common link descriptor
  1215. * pool Rx queue descriptors are not included in this because (REO queue
  1216. * extension descriptors) they are expected to be allocated contiguously
  1217. * with REO queue descriptors
  1218. */
  1219. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1220. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1221. num_mpdu_queue_descs = num_mpdu_link_descs /
  1222. num_mpdu_links_per_queue_desc;
  1223. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1224. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1225. num_msdus_per_link_desc;
  1226. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1227. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1228. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1229. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1230. /* Round up to power of 2 */
  1231. total_link_descs = 1;
  1232. while (total_link_descs < num_entries)
  1233. total_link_descs <<= 1;
  1234. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1235. FL("total_link_descs: %u, link_desc_size: %d"),
  1236. total_link_descs, link_desc_size);
  1237. total_mem_size = total_link_descs * link_desc_size;
  1238. total_mem_size += link_desc_align;
  1239. if (total_mem_size <= max_alloc_size) {
  1240. num_link_desc_banks = 0;
  1241. last_bank_size = total_mem_size;
  1242. } else {
  1243. num_link_desc_banks = (total_mem_size) /
  1244. (max_alloc_size - link_desc_align);
  1245. last_bank_size = total_mem_size %
  1246. (max_alloc_size - link_desc_align);
  1247. }
  1248. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1249. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1250. total_mem_size, num_link_desc_banks);
  1251. for (i = 0; i < num_link_desc_banks; i++) {
  1252. soc->link_desc_banks[i].base_vaddr_unaligned =
  1253. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1254. max_alloc_size,
  1255. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1256. soc->link_desc_banks[i].size = max_alloc_size;
  1257. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1258. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1259. ((unsigned long)(
  1260. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1261. link_desc_align));
  1262. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1263. soc->link_desc_banks[i].base_paddr_unaligned) +
  1264. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1265. (unsigned long)(
  1266. soc->link_desc_banks[i].base_vaddr_unaligned));
  1267. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1268. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1269. FL("Link descriptor memory alloc failed"));
  1270. goto fail;
  1271. }
  1272. }
  1273. if (last_bank_size) {
  1274. /* Allocate last bank in case total memory required is not exact
  1275. * multiple of max_alloc_size
  1276. */
  1277. soc->link_desc_banks[i].base_vaddr_unaligned =
  1278. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1279. last_bank_size,
  1280. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1281. soc->link_desc_banks[i].size = last_bank_size;
  1282. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1283. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1284. ((unsigned long)(
  1285. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1286. link_desc_align));
  1287. soc->link_desc_banks[i].base_paddr =
  1288. (unsigned long)(
  1289. soc->link_desc_banks[i].base_paddr_unaligned) +
  1290. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1291. (unsigned long)(
  1292. soc->link_desc_banks[i].base_vaddr_unaligned));
  1293. }
  1294. /* Allocate and setup link descriptor idle list for HW internal use */
  1295. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1296. total_mem_size = entry_size * total_link_descs;
  1297. if (total_mem_size <= max_alloc_size) {
  1298. void *desc;
  1299. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1300. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1301. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1302. FL("Link desc idle ring setup failed"));
  1303. goto fail;
  1304. }
  1305. hal_srng_access_start_unlocked(soc->hal_soc,
  1306. soc->wbm_idle_link_ring.hal_srng);
  1307. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1308. soc->link_desc_banks[i].base_paddr; i++) {
  1309. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1310. ((unsigned long)(
  1311. soc->link_desc_banks[i].base_vaddr) -
  1312. (unsigned long)(
  1313. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1314. / link_desc_size;
  1315. unsigned long paddr = (unsigned long)(
  1316. soc->link_desc_banks[i].base_paddr);
  1317. while (num_entries && (desc = hal_srng_src_get_next(
  1318. soc->hal_soc,
  1319. soc->wbm_idle_link_ring.hal_srng))) {
  1320. hal_set_link_desc_addr(desc,
  1321. LINK_DESC_COOKIE(desc_id, i), paddr);
  1322. num_entries--;
  1323. desc_id++;
  1324. paddr += link_desc_size;
  1325. }
  1326. }
  1327. hal_srng_access_end_unlocked(soc->hal_soc,
  1328. soc->wbm_idle_link_ring.hal_srng);
  1329. } else {
  1330. uint32_t num_scatter_bufs;
  1331. uint32_t num_entries_per_buf;
  1332. uint32_t rem_entries;
  1333. uint8_t *scatter_buf_ptr;
  1334. uint16_t scatter_buf_num;
  1335. soc->wbm_idle_scatter_buf_size =
  1336. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1337. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1338. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1339. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1340. soc->hal_soc, total_mem_size,
  1341. soc->wbm_idle_scatter_buf_size);
  1342. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1343. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1344. FL("scatter bufs size out of bounds"));
  1345. goto fail;
  1346. }
  1347. for (i = 0; i < num_scatter_bufs; i++) {
  1348. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1349. qdf_mem_alloc_consistent(soc->osdev,
  1350. soc->osdev->dev,
  1351. soc->wbm_idle_scatter_buf_size,
  1352. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1353. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1354. QDF_TRACE(QDF_MODULE_ID_DP,
  1355. QDF_TRACE_LEVEL_ERROR,
  1356. FL("Scatter list memory alloc failed"));
  1357. goto fail;
  1358. }
  1359. }
  1360. /* Populate idle list scatter buffers with link descriptor
  1361. * pointers
  1362. */
  1363. scatter_buf_num = 0;
  1364. scatter_buf_ptr = (uint8_t *)(
  1365. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1366. rem_entries = num_entries_per_buf;
  1367. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1368. soc->link_desc_banks[i].base_paddr; i++) {
  1369. uint32_t num_link_descs =
  1370. (soc->link_desc_banks[i].size -
  1371. ((unsigned long)(
  1372. soc->link_desc_banks[i].base_vaddr) -
  1373. (unsigned long)(
  1374. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1375. / link_desc_size;
  1376. unsigned long paddr = (unsigned long)(
  1377. soc->link_desc_banks[i].base_paddr);
  1378. while (num_link_descs) {
  1379. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1380. LINK_DESC_COOKIE(desc_id, i), paddr);
  1381. num_link_descs--;
  1382. desc_id++;
  1383. paddr += link_desc_size;
  1384. rem_entries--;
  1385. if (rem_entries) {
  1386. scatter_buf_ptr += entry_size;
  1387. } else {
  1388. rem_entries = num_entries_per_buf;
  1389. scatter_buf_num++;
  1390. if (scatter_buf_num >= num_scatter_bufs)
  1391. break;
  1392. scatter_buf_ptr = (uint8_t *)(
  1393. soc->wbm_idle_scatter_buf_base_vaddr[
  1394. scatter_buf_num]);
  1395. }
  1396. }
  1397. }
  1398. /* Setup link descriptor idle list in HW */
  1399. hal_setup_link_idle_list(soc->hal_soc,
  1400. soc->wbm_idle_scatter_buf_base_paddr,
  1401. soc->wbm_idle_scatter_buf_base_vaddr,
  1402. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1403. (uint32_t)(scatter_buf_ptr -
  1404. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1405. scatter_buf_num-1])), total_link_descs);
  1406. }
  1407. return 0;
  1408. fail:
  1409. if (soc->wbm_idle_link_ring.hal_srng) {
  1410. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1411. WBM_IDLE_LINK, 0);
  1412. }
  1413. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1414. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1415. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1416. soc->wbm_idle_scatter_buf_size,
  1417. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1418. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1419. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1420. }
  1421. }
  1422. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1423. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1424. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1425. soc->link_desc_banks[i].size,
  1426. soc->link_desc_banks[i].base_vaddr_unaligned,
  1427. soc->link_desc_banks[i].base_paddr_unaligned,
  1428. 0);
  1429. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1430. }
  1431. }
  1432. return QDF_STATUS_E_FAILURE;
  1433. }
  1434. /*
  1435. * Free link descriptor pool that was setup HW
  1436. */
  1437. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1438. {
  1439. int i;
  1440. if (soc->wbm_idle_link_ring.hal_srng) {
  1441. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1442. WBM_IDLE_LINK, 0);
  1443. }
  1444. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1445. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1446. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1447. soc->wbm_idle_scatter_buf_size,
  1448. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1449. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1450. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1451. }
  1452. }
  1453. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1454. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1455. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1456. soc->link_desc_banks[i].size,
  1457. soc->link_desc_banks[i].base_vaddr_unaligned,
  1458. soc->link_desc_banks[i].base_paddr_unaligned,
  1459. 0);
  1460. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1461. }
  1462. }
  1463. }
  1464. /* TODO: Following should be configurable */
  1465. #define WBM_RELEASE_RING_SIZE 64
  1466. #define TCL_CMD_RING_SIZE 32
  1467. #define TCL_STATUS_RING_SIZE 32
  1468. #if defined(QCA_WIFI_QCA6290)
  1469. #define REO_DST_RING_SIZE 1024
  1470. #else
  1471. #define REO_DST_RING_SIZE 2048
  1472. #endif
  1473. #define REO_REINJECT_RING_SIZE 32
  1474. #define RX_RELEASE_RING_SIZE 1024
  1475. #define REO_EXCEPTION_RING_SIZE 128
  1476. #define REO_CMD_RING_SIZE 64
  1477. #define REO_STATUS_RING_SIZE 128
  1478. #define RXDMA_BUF_RING_SIZE 1024
  1479. #define RXDMA_REFILL_RING_SIZE 4096
  1480. #define RXDMA_MONITOR_BUF_RING_SIZE 4096
  1481. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  1482. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1483. #define RXDMA_MONITOR_DESC_RING_SIZE 4096
  1484. #define RXDMA_ERR_DST_RING_SIZE 1024
  1485. /*
  1486. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1487. * @soc: Datapath SOC handle
  1488. *
  1489. * This is a timer function used to age out stale AST nodes from
  1490. * AST table
  1491. */
  1492. #ifdef FEATURE_WDS
  1493. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1494. {
  1495. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1496. struct dp_pdev *pdev;
  1497. struct dp_vdev *vdev;
  1498. struct dp_peer *peer;
  1499. struct dp_ast_entry *ase, *temp_ase;
  1500. int i;
  1501. qdf_spin_lock_bh(&soc->ast_lock);
  1502. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1503. pdev = soc->pdev_list[i];
  1504. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1505. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1506. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1507. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1508. /*
  1509. * Do not expire static ast entries
  1510. * and HM WDS entries
  1511. */
  1512. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1513. continue;
  1514. if (ase->is_active) {
  1515. ase->is_active = FALSE;
  1516. continue;
  1517. }
  1518. DP_STATS_INC(soc, ast.aged_out, 1);
  1519. dp_peer_del_ast(soc, ase);
  1520. }
  1521. }
  1522. }
  1523. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1524. }
  1525. qdf_spin_unlock_bh(&soc->ast_lock);
  1526. if (qdf_atomic_read(&soc->cmn_init_done))
  1527. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1528. }
  1529. /*
  1530. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1531. * @soc: Datapath SOC handle
  1532. *
  1533. * Return: None
  1534. */
  1535. static void dp_soc_wds_attach(struct dp_soc *soc)
  1536. {
  1537. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1538. dp_wds_aging_timer_fn, (void *)soc,
  1539. QDF_TIMER_TYPE_WAKE_APPS);
  1540. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1541. }
  1542. /*
  1543. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1544. * @txrx_soc: DP SOC handle
  1545. *
  1546. * Return: None
  1547. */
  1548. static void dp_soc_wds_detach(struct dp_soc *soc)
  1549. {
  1550. qdf_timer_stop(&soc->wds_aging_timer);
  1551. qdf_timer_free(&soc->wds_aging_timer);
  1552. }
  1553. #else
  1554. static void dp_soc_wds_attach(struct dp_soc *soc)
  1555. {
  1556. }
  1557. static void dp_soc_wds_detach(struct dp_soc *soc)
  1558. {
  1559. }
  1560. #endif
  1561. /*
  1562. * dp_soc_reset_ring_map() - Reset cpu ring map
  1563. * @soc: Datapath soc handler
  1564. *
  1565. * This api resets the default cpu ring map
  1566. */
  1567. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1568. {
  1569. uint8_t i;
  1570. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1571. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1572. if (nss_config == 1) {
  1573. /*
  1574. * Setting Tx ring map for one nss offloaded radio
  1575. */
  1576. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1577. } else if (nss_config == 2) {
  1578. /*
  1579. * Setting Tx ring for two nss offloaded radios
  1580. */
  1581. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1582. } else {
  1583. /*
  1584. * Setting Tx ring map for all nss offloaded radios
  1585. */
  1586. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1587. }
  1588. }
  1589. }
  1590. /*
  1591. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1592. * @dp_soc - DP soc handle
  1593. * @ring_type - ring type
  1594. * @ring_num - ring_num
  1595. *
  1596. * return 0 or 1
  1597. */
  1598. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1599. {
  1600. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1601. uint8_t status = 0;
  1602. switch (ring_type) {
  1603. case WBM2SW_RELEASE:
  1604. case REO_DST:
  1605. case RXDMA_BUF:
  1606. status = ((nss_config) & (1 << ring_num));
  1607. break;
  1608. default:
  1609. break;
  1610. }
  1611. return status;
  1612. }
  1613. /*
  1614. * dp_soc_reset_intr_mask() - reset interrupt mask
  1615. * @dp_soc - DP Soc handle
  1616. *
  1617. * Return: Return void
  1618. */
  1619. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1620. {
  1621. uint8_t j;
  1622. int *grp_mask = NULL;
  1623. int group_number, mask, num_ring;
  1624. /* number of tx ring */
  1625. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1626. /*
  1627. * group mask for tx completion ring.
  1628. */
  1629. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1630. /* loop and reset the mask for only offloaded ring */
  1631. for (j = 0; j < num_ring; j++) {
  1632. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1633. continue;
  1634. }
  1635. /*
  1636. * Group number corresponding to tx offloaded ring.
  1637. */
  1638. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1639. if (group_number < 0) {
  1640. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1641. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1642. WBM2SW_RELEASE, j);
  1643. return;
  1644. }
  1645. /* reset the tx mask for offloaded ring */
  1646. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1647. mask &= (~(1 << j));
  1648. /*
  1649. * reset the interrupt mask for offloaded ring.
  1650. */
  1651. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1652. }
  1653. /* number of rx rings */
  1654. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1655. /*
  1656. * group mask for reo destination ring.
  1657. */
  1658. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1659. /* loop and reset the mask for only offloaded ring */
  1660. for (j = 0; j < num_ring; j++) {
  1661. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1662. continue;
  1663. }
  1664. /*
  1665. * Group number corresponding to rx offloaded ring.
  1666. */
  1667. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1668. if (group_number < 0) {
  1669. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1670. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1671. REO_DST, j);
  1672. return;
  1673. }
  1674. /* set the interrupt mask for offloaded ring */
  1675. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1676. mask &= (~(1 << j));
  1677. /*
  1678. * set the interrupt mask to zero for rx offloaded radio.
  1679. */
  1680. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1681. }
  1682. /*
  1683. * group mask for Rx buffer refill ring
  1684. */
  1685. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1686. /* loop and reset the mask for only offloaded ring */
  1687. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1688. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1689. continue;
  1690. }
  1691. /*
  1692. * Group number corresponding to rx offloaded ring.
  1693. */
  1694. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1695. if (group_number < 0) {
  1696. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1697. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1698. REO_DST, j);
  1699. return;
  1700. }
  1701. /* set the interrupt mask for offloaded ring */
  1702. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1703. group_number);
  1704. mask &= (~(1 << j));
  1705. /*
  1706. * set the interrupt mask to zero for rx offloaded radio.
  1707. */
  1708. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1709. group_number, mask);
  1710. }
  1711. }
  1712. #ifdef IPA_OFFLOAD
  1713. /**
  1714. * dp_reo_remap_config() - configure reo remap register value based
  1715. * nss configuration.
  1716. * based on offload_radio value below remap configuration
  1717. * get applied.
  1718. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1719. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1720. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1721. * 3 - both Radios handled by NSS (remap not required)
  1722. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1723. *
  1724. * @remap1: output parameter indicates reo remap 1 register value
  1725. * @remap2: output parameter indicates reo remap 2 register value
  1726. * Return: bool type, true if remap is configured else false.
  1727. */
  1728. static bool dp_reo_remap_config(struct dp_soc *soc,
  1729. uint32_t *remap1,
  1730. uint32_t *remap2)
  1731. {
  1732. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1733. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1734. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1735. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1736. return true;
  1737. }
  1738. #else
  1739. static bool dp_reo_remap_config(struct dp_soc *soc,
  1740. uint32_t *remap1,
  1741. uint32_t *remap2)
  1742. {
  1743. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1744. switch (offload_radio) {
  1745. case 0:
  1746. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1747. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1748. (0x3 << 18) | (0x4 << 21)) << 8;
  1749. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1750. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1751. (0x3 << 18) | (0x4 << 21)) << 8;
  1752. break;
  1753. case 1:
  1754. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1755. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1756. (0x2 << 18) | (0x3 << 21)) << 8;
  1757. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1758. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1759. (0x4 << 18) | (0x2 << 21)) << 8;
  1760. break;
  1761. case 2:
  1762. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1763. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1764. (0x1 << 18) | (0x3 << 21)) << 8;
  1765. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1766. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1767. (0x4 << 18) | (0x1 << 21)) << 8;
  1768. break;
  1769. case 3:
  1770. /* return false if both radios are offloaded to NSS */
  1771. return false;
  1772. }
  1773. return true;
  1774. }
  1775. #endif
  1776. /*
  1777. * dp_reo_frag_dst_set() - configure reo register to set the
  1778. * fragment destination ring
  1779. * @soc : Datapath soc
  1780. * @frag_dst_ring : output parameter to set fragment destination ring
  1781. *
  1782. * Based on offload_radio below fragment destination rings is selected
  1783. * 0 - TCL
  1784. * 1 - SW1
  1785. * 2 - SW2
  1786. * 3 - SW3
  1787. * 4 - SW4
  1788. * 5 - Release
  1789. * 6 - FW
  1790. * 7 - alternate select
  1791. *
  1792. * return: void
  1793. */
  1794. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1795. {
  1796. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1797. switch (offload_radio) {
  1798. case 0:
  1799. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1800. break;
  1801. case 3:
  1802. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1803. break;
  1804. default:
  1805. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1806. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1807. break;
  1808. }
  1809. }
  1810. /*
  1811. * dp_soc_cmn_setup() - Common SoC level initializion
  1812. * @soc: Datapath SOC handle
  1813. *
  1814. * This is an internal function used to setup common SOC data structures,
  1815. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1816. */
  1817. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1818. {
  1819. int i;
  1820. struct hal_reo_params reo_params;
  1821. int tx_ring_size;
  1822. int tx_comp_ring_size;
  1823. if (qdf_atomic_read(&soc->cmn_init_done))
  1824. return 0;
  1825. if (dp_hw_link_desc_pool_setup(soc))
  1826. goto fail1;
  1827. /* Setup SRNG rings */
  1828. /* Common rings */
  1829. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1830. WBM_RELEASE_RING_SIZE)) {
  1831. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1832. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1833. goto fail1;
  1834. }
  1835. soc->num_tcl_data_rings = 0;
  1836. /* Tx data rings */
  1837. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1838. soc->num_tcl_data_rings =
  1839. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1840. tx_comp_ring_size =
  1841. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1842. tx_ring_size =
  1843. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1844. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1845. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1846. TCL_DATA, i, 0, tx_ring_size)) {
  1847. QDF_TRACE(QDF_MODULE_ID_DP,
  1848. QDF_TRACE_LEVEL_ERROR,
  1849. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1850. goto fail1;
  1851. }
  1852. /*
  1853. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1854. * count
  1855. */
  1856. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1857. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1858. QDF_TRACE(QDF_MODULE_ID_DP,
  1859. QDF_TRACE_LEVEL_ERROR,
  1860. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1861. goto fail1;
  1862. }
  1863. }
  1864. } else {
  1865. /* This will be incremented during per pdev ring setup */
  1866. soc->num_tcl_data_rings = 0;
  1867. }
  1868. if (dp_tx_soc_attach(soc)) {
  1869. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1870. FL("dp_tx_soc_attach failed"));
  1871. goto fail1;
  1872. }
  1873. /* TCL command and status rings */
  1874. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1875. TCL_CMD_RING_SIZE)) {
  1876. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1877. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1878. goto fail1;
  1879. }
  1880. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1881. TCL_STATUS_RING_SIZE)) {
  1882. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1883. FL("dp_srng_setup failed for tcl_status_ring"));
  1884. goto fail1;
  1885. }
  1886. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1887. * descriptors
  1888. */
  1889. /* Rx data rings */
  1890. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1891. soc->num_reo_dest_rings =
  1892. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1893. QDF_TRACE(QDF_MODULE_ID_DP,
  1894. QDF_TRACE_LEVEL_ERROR,
  1895. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1896. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1897. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1898. i, 0, REO_DST_RING_SIZE)) {
  1899. QDF_TRACE(QDF_MODULE_ID_DP,
  1900. QDF_TRACE_LEVEL_ERROR,
  1901. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1902. goto fail1;
  1903. }
  1904. }
  1905. } else {
  1906. /* This will be incremented during per pdev ring setup */
  1907. soc->num_reo_dest_rings = 0;
  1908. }
  1909. /* LMAC RxDMA to SW Rings configuration */
  1910. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  1911. /* Only valid for MCL */
  1912. struct dp_pdev *pdev = soc->pdev_list[0];
  1913. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  1914. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  1915. RXDMA_DST, 0, i, RXDMA_ERR_DST_RING_SIZE)) {
  1916. QDF_TRACE(QDF_MODULE_ID_DP,
  1917. QDF_TRACE_LEVEL_ERROR,
  1918. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  1919. goto fail1;
  1920. }
  1921. }
  1922. }
  1923. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1924. /* REO reinjection ring */
  1925. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1926. REO_REINJECT_RING_SIZE)) {
  1927. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1928. FL("dp_srng_setup failed for reo_reinject_ring"));
  1929. goto fail1;
  1930. }
  1931. /* Rx release ring */
  1932. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1933. RX_RELEASE_RING_SIZE)) {
  1934. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1935. FL("dp_srng_setup failed for rx_rel_ring"));
  1936. goto fail1;
  1937. }
  1938. /* Rx exception ring */
  1939. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1940. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1941. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1942. FL("dp_srng_setup failed for reo_exception_ring"));
  1943. goto fail1;
  1944. }
  1945. /* REO command and status rings */
  1946. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1947. REO_CMD_RING_SIZE)) {
  1948. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1949. FL("dp_srng_setup failed for reo_cmd_ring"));
  1950. goto fail1;
  1951. }
  1952. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1953. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1954. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1955. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1956. REO_STATUS_RING_SIZE)) {
  1957. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1958. FL("dp_srng_setup failed for reo_status_ring"));
  1959. goto fail1;
  1960. }
  1961. qdf_spinlock_create(&soc->ast_lock);
  1962. dp_soc_wds_attach(soc);
  1963. /* Reset the cpu ring map if radio is NSS offloaded */
  1964. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1965. dp_soc_reset_cpu_ring_map(soc);
  1966. dp_soc_reset_intr_mask(soc);
  1967. }
  1968. /* Setup HW REO */
  1969. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1970. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1971. /*
  1972. * Reo ring remap is not required if both radios
  1973. * are offloaded to NSS
  1974. */
  1975. if (!dp_reo_remap_config(soc,
  1976. &reo_params.remap1,
  1977. &reo_params.remap2))
  1978. goto out;
  1979. reo_params.rx_hash_enabled = true;
  1980. }
  1981. /* setup the global rx defrag waitlist */
  1982. TAILQ_INIT(&soc->rx.defrag.waitlist);
  1983. soc->rx.defrag.timeout_ms =
  1984. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  1985. soc->rx.flags.defrag_timeout_check =
  1986. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  1987. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  1988. out:
  1989. /*
  1990. * set the fragment destination ring
  1991. */
  1992. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  1993. hal_reo_setup(soc->hal_soc, &reo_params);
  1994. qdf_atomic_set(&soc->cmn_init_done, 1);
  1995. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  1996. return 0;
  1997. fail1:
  1998. /*
  1999. * Cleanup will be done as part of soc_detach, which will
  2000. * be called on pdev attach failure
  2001. */
  2002. return QDF_STATUS_E_FAILURE;
  2003. }
  2004. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2005. static void dp_lro_hash_setup(struct dp_soc *soc)
  2006. {
  2007. struct cdp_lro_hash_config lro_hash;
  2008. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2009. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2010. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2011. FL("LRO disabled RX hash disabled"));
  2012. return;
  2013. }
  2014. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2015. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2016. lro_hash.lro_enable = 1;
  2017. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2018. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2019. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2020. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2021. }
  2022. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2023. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2024. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2025. LRO_IPV4_SEED_ARR_SZ));
  2026. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2027. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2028. LRO_IPV6_SEED_ARR_SZ));
  2029. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2030. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2031. lro_hash.lro_enable, lro_hash.tcp_flag,
  2032. lro_hash.tcp_flag_mask);
  2033. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2034. QDF_TRACE_LEVEL_ERROR,
  2035. (void *)lro_hash.toeplitz_hash_ipv4,
  2036. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2037. LRO_IPV4_SEED_ARR_SZ));
  2038. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2039. QDF_TRACE_LEVEL_ERROR,
  2040. (void *)lro_hash.toeplitz_hash_ipv6,
  2041. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2042. LRO_IPV6_SEED_ARR_SZ));
  2043. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2044. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2045. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2046. (soc->ctrl_psoc, &lro_hash);
  2047. }
  2048. /*
  2049. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2050. * @soc: data path SoC handle
  2051. * @pdev: Physical device handle
  2052. *
  2053. * Return: 0 - success, > 0 - failure
  2054. */
  2055. #ifdef QCA_HOST2FW_RXBUF_RING
  2056. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2057. struct dp_pdev *pdev)
  2058. {
  2059. int max_mac_rings =
  2060. wlan_cfg_get_num_mac_rings
  2061. (pdev->wlan_cfg_ctx);
  2062. int i;
  2063. for (i = 0; i < max_mac_rings; i++) {
  2064. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2065. "%s: pdev_id %d mac_id %d\n",
  2066. __func__, pdev->pdev_id, i);
  2067. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2068. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  2069. QDF_TRACE(QDF_MODULE_ID_DP,
  2070. QDF_TRACE_LEVEL_ERROR,
  2071. FL("failed rx mac ring setup"));
  2072. return QDF_STATUS_E_FAILURE;
  2073. }
  2074. }
  2075. return QDF_STATUS_SUCCESS;
  2076. }
  2077. #else
  2078. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2079. struct dp_pdev *pdev)
  2080. {
  2081. return QDF_STATUS_SUCCESS;
  2082. }
  2083. #endif
  2084. /**
  2085. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2086. * @pdev - DP_PDEV handle
  2087. *
  2088. * Return: void
  2089. */
  2090. static inline void
  2091. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2092. {
  2093. uint8_t map_id;
  2094. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2095. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  2096. sizeof(default_dscp_tid_map));
  2097. }
  2098. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  2099. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  2100. pdev->dscp_tid_map[map_id],
  2101. map_id);
  2102. }
  2103. }
  2104. #ifdef QCA_SUPPORT_SON
  2105. /**
  2106. * dp_mark_peer_inact(): Update peer inactivity status
  2107. * @peer_handle - datapath peer handle
  2108. *
  2109. * Return: void
  2110. */
  2111. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2112. {
  2113. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2114. struct dp_pdev *pdev;
  2115. struct dp_soc *soc;
  2116. bool inactive_old;
  2117. if (!peer)
  2118. return;
  2119. pdev = peer->vdev->pdev;
  2120. soc = pdev->soc;
  2121. inactive_old = peer->peer_bs_inact_flag == 1;
  2122. if (!inactive)
  2123. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2124. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2125. if (inactive_old != inactive) {
  2126. /**
  2127. * Note: a node lookup can happen in RX datapath context
  2128. * when a node changes from inactive to active (at most once
  2129. * per inactivity timeout threshold)
  2130. */
  2131. if (soc->cdp_soc.ol_ops->record_act_change) {
  2132. soc->cdp_soc.ol_ops->record_act_change(
  2133. (void *)pdev->ctrl_pdev,
  2134. peer->mac_addr.raw, !inactive);
  2135. }
  2136. }
  2137. }
  2138. /**
  2139. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2140. *
  2141. * Periodically checks the inactivity status
  2142. */
  2143. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2144. {
  2145. struct dp_pdev *pdev;
  2146. struct dp_vdev *vdev;
  2147. struct dp_peer *peer;
  2148. struct dp_soc *soc;
  2149. int i;
  2150. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2151. qdf_spin_lock(&soc->peer_ref_mutex);
  2152. for (i = 0; i < soc->pdev_count; i++) {
  2153. pdev = soc->pdev_list[i];
  2154. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2155. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2156. if (vdev->opmode != wlan_op_mode_ap)
  2157. continue;
  2158. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2159. if (!peer->authorize) {
  2160. /**
  2161. * Inactivity check only interested in
  2162. * connected node
  2163. */
  2164. continue;
  2165. }
  2166. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2167. /**
  2168. * This check ensures we do not wait extra long
  2169. * due to the potential race condition
  2170. */
  2171. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2172. }
  2173. if (peer->peer_bs_inact > 0) {
  2174. /* Do not let it wrap around */
  2175. peer->peer_bs_inact--;
  2176. }
  2177. if (peer->peer_bs_inact == 0)
  2178. dp_mark_peer_inact(peer, true);
  2179. }
  2180. }
  2181. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2182. }
  2183. qdf_spin_unlock(&soc->peer_ref_mutex);
  2184. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2185. soc->pdev_bs_inact_interval * 1000);
  2186. }
  2187. /**
  2188. * dp_free_inact_timer(): free inact timer
  2189. * @timer - inact timer handle
  2190. *
  2191. * Return: bool
  2192. */
  2193. void dp_free_inact_timer(struct dp_soc *soc)
  2194. {
  2195. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2196. }
  2197. #else
  2198. void dp_mark_peer_inact(void *peer, bool inactive)
  2199. {
  2200. return;
  2201. }
  2202. void dp_free_inact_timer(struct dp_soc *soc)
  2203. {
  2204. return;
  2205. }
  2206. #endif
  2207. #ifdef IPA_OFFLOAD
  2208. /**
  2209. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2210. * @soc: data path instance
  2211. * @pdev: core txrx pdev context
  2212. *
  2213. * Return: QDF_STATUS_SUCCESS: success
  2214. * QDF_STATUS_E_RESOURCES: Error return
  2215. */
  2216. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2217. struct dp_pdev *pdev)
  2218. {
  2219. /* Setup second Rx refill buffer ring */
  2220. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2221. IPA_RX_REFILL_BUF_RING_IDX,
  2222. pdev->pdev_id, RXDMA_REFILL_RING_SIZE)) {
  2223. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2224. FL("dp_srng_setup failed second rx refill ring"));
  2225. return QDF_STATUS_E_FAILURE;
  2226. }
  2227. return QDF_STATUS_SUCCESS;
  2228. }
  2229. /**
  2230. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2231. * @soc: data path instance
  2232. * @pdev: core txrx pdev context
  2233. *
  2234. * Return: void
  2235. */
  2236. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2237. struct dp_pdev *pdev)
  2238. {
  2239. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2240. IPA_RX_REFILL_BUF_RING_IDX);
  2241. }
  2242. #else
  2243. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2244. struct dp_pdev *pdev)
  2245. {
  2246. return QDF_STATUS_SUCCESS;
  2247. }
  2248. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2249. struct dp_pdev *pdev)
  2250. {
  2251. }
  2252. #endif
  2253. /*
  2254. * dp_pdev_attach_wifi3() - attach txrx pdev
  2255. * @ctrl_pdev: Opaque PDEV object
  2256. * @txrx_soc: Datapath SOC handle
  2257. * @htc_handle: HTC handle for host-target interface
  2258. * @qdf_osdev: QDF OS device
  2259. * @pdev_id: PDEV ID
  2260. *
  2261. * Return: DP PDEV handle on success, NULL on failure
  2262. */
  2263. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2264. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2265. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2266. {
  2267. int tx_ring_size;
  2268. int tx_comp_ring_size;
  2269. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2270. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2271. int mac_id;
  2272. if (!pdev) {
  2273. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2274. FL("DP PDEV memory allocation failed"));
  2275. goto fail0;
  2276. }
  2277. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  2278. if (!pdev->wlan_cfg_ctx) {
  2279. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2280. FL("pdev cfg_attach failed"));
  2281. qdf_mem_free(pdev);
  2282. goto fail0;
  2283. }
  2284. /*
  2285. * set nss pdev config based on soc config
  2286. */
  2287. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2288. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  2289. pdev->soc = soc;
  2290. pdev->ctrl_pdev = ctrl_pdev;
  2291. pdev->pdev_id = pdev_id;
  2292. soc->pdev_list[pdev_id] = pdev;
  2293. soc->pdev_count++;
  2294. TAILQ_INIT(&pdev->vdev_list);
  2295. qdf_spinlock_create(&pdev->vdev_list_lock);
  2296. pdev->vdev_count = 0;
  2297. qdf_spinlock_create(&pdev->tx_mutex);
  2298. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2299. TAILQ_INIT(&pdev->neighbour_peers_list);
  2300. if (dp_soc_cmn_setup(soc)) {
  2301. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2302. FL("dp_soc_cmn_setup failed"));
  2303. goto fail1;
  2304. }
  2305. /* Setup per PDEV TCL rings if configured */
  2306. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2307. tx_ring_size =
  2308. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2309. tx_comp_ring_size =
  2310. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  2311. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2312. pdev_id, pdev_id, tx_ring_size)) {
  2313. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2314. FL("dp_srng_setup failed for tcl_data_ring"));
  2315. goto fail1;
  2316. }
  2317. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2318. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2319. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2320. FL("dp_srng_setup failed for tx_comp_ring"));
  2321. goto fail1;
  2322. }
  2323. soc->num_tcl_data_rings++;
  2324. }
  2325. /* Tx specific init */
  2326. if (dp_tx_pdev_attach(pdev)) {
  2327. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2328. FL("dp_tx_pdev_attach failed"));
  2329. goto fail1;
  2330. }
  2331. /* Setup per PDEV REO rings if configured */
  2332. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2333. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2334. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  2335. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2336. FL("dp_srng_setup failed for reo_dest_ringn"));
  2337. goto fail1;
  2338. }
  2339. soc->num_reo_dest_rings++;
  2340. }
  2341. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2342. RXDMA_REFILL_RING_SIZE)) {
  2343. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2344. FL("dp_srng_setup failed rx refill ring"));
  2345. goto fail1;
  2346. }
  2347. if (dp_rxdma_ring_setup(soc, pdev)) {
  2348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2349. FL("RXDMA ring config failed"));
  2350. goto fail1;
  2351. }
  2352. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2353. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2354. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2355. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2356. RXDMA_MONITOR_BUF_RING_SIZE)) {
  2357. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2358. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  2359. goto fail1;
  2360. }
  2361. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2362. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2363. RXDMA_MONITOR_DST_RING_SIZE)) {
  2364. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2365. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  2366. goto fail1;
  2367. }
  2368. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2369. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2370. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  2371. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2372. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  2373. goto fail1;
  2374. }
  2375. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2376. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2377. RXDMA_MONITOR_DESC_RING_SIZE)) {
  2378. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2379. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  2380. goto fail1;
  2381. }
  2382. }
  2383. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2384. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2385. 0, pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  2386. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2387. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  2388. goto fail1;
  2389. }
  2390. }
  2391. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2392. goto fail1;
  2393. if (dp_ipa_ring_resource_setup(soc, pdev))
  2394. goto fail1;
  2395. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2396. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2397. FL("dp_ipa_uc_attach failed"));
  2398. goto fail1;
  2399. }
  2400. /* Rx specific init */
  2401. if (dp_rx_pdev_attach(pdev)) {
  2402. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2403. FL("dp_rx_pdev_attach failed"));
  2404. goto fail0;
  2405. }
  2406. DP_STATS_INIT(pdev);
  2407. /* Monitor filter init */
  2408. pdev->mon_filter_mode = MON_FILTER_ALL;
  2409. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2410. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2411. pdev->fp_data_filter = FILTER_DATA_ALL;
  2412. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2413. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2414. pdev->mo_data_filter = FILTER_DATA_ALL;
  2415. dp_local_peer_id_pool_init(pdev);
  2416. dp_dscp_tid_map_setup(pdev);
  2417. /* Rx monitor mode specific init */
  2418. if (dp_rx_pdev_mon_attach(pdev)) {
  2419. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2420. "dp_rx_pdev_attach failed\n");
  2421. goto fail1;
  2422. }
  2423. if (dp_wdi_event_attach(pdev)) {
  2424. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2425. "dp_wdi_evet_attach failed\n");
  2426. goto fail1;
  2427. }
  2428. /* set the reo destination during initialization */
  2429. pdev->reo_dest = pdev->pdev_id + 1;
  2430. /*
  2431. * initialize ppdu tlv list
  2432. */
  2433. TAILQ_INIT(&pdev->ppdu_info_list);
  2434. pdev->tlv_count = 0;
  2435. pdev->list_depth = 0;
  2436. return (struct cdp_pdev *)pdev;
  2437. fail1:
  2438. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2439. fail0:
  2440. return NULL;
  2441. }
  2442. /*
  2443. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2444. * @soc: data path SoC handle
  2445. * @pdev: Physical device handle
  2446. *
  2447. * Return: void
  2448. */
  2449. #ifdef QCA_HOST2FW_RXBUF_RING
  2450. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2451. struct dp_pdev *pdev)
  2452. {
  2453. int max_mac_rings =
  2454. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2455. int i;
  2456. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2457. max_mac_rings : MAX_RX_MAC_RINGS;
  2458. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2459. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2460. RXDMA_BUF, 1);
  2461. qdf_timer_free(&soc->mon_reap_timer);
  2462. }
  2463. #else
  2464. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2465. struct dp_pdev *pdev)
  2466. {
  2467. }
  2468. #endif
  2469. /*
  2470. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2471. * @pdev: device object
  2472. *
  2473. * Return: void
  2474. */
  2475. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2476. {
  2477. struct dp_neighbour_peer *peer = NULL;
  2478. struct dp_neighbour_peer *temp_peer = NULL;
  2479. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2480. neighbour_peer_list_elem, temp_peer) {
  2481. /* delete this peer from the list */
  2482. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2483. peer, neighbour_peer_list_elem);
  2484. qdf_mem_free(peer);
  2485. }
  2486. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2487. }
  2488. /**
  2489. * dp_htt_ppdu_stats_detach() - detach stats resources
  2490. * @pdev: Datapath PDEV handle
  2491. *
  2492. * Return: void
  2493. */
  2494. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2495. {
  2496. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2497. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2498. ppdu_info_list_elem, ppdu_info_next) {
  2499. if (!ppdu_info)
  2500. break;
  2501. qdf_assert_always(ppdu_info->nbuf);
  2502. qdf_nbuf_free(ppdu_info->nbuf);
  2503. qdf_mem_free(ppdu_info);
  2504. }
  2505. }
  2506. /*
  2507. * dp_pdev_detach_wifi3() - detach txrx pdev
  2508. * @txrx_pdev: Datapath PDEV handle
  2509. * @force: Force detach
  2510. *
  2511. */
  2512. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2513. {
  2514. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2515. struct dp_soc *soc = pdev->soc;
  2516. qdf_nbuf_t curr_nbuf, next_nbuf;
  2517. int mac_id;
  2518. dp_wdi_event_detach(pdev);
  2519. dp_tx_pdev_detach(pdev);
  2520. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2521. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2522. TCL_DATA, pdev->pdev_id);
  2523. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2524. WBM2SW_RELEASE, pdev->pdev_id);
  2525. }
  2526. dp_pktlogmod_exit(pdev);
  2527. dp_rx_pdev_detach(pdev);
  2528. dp_rx_pdev_mon_detach(pdev);
  2529. dp_neighbour_peers_detach(pdev);
  2530. qdf_spinlock_destroy(&pdev->tx_mutex);
  2531. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2532. dp_ipa_uc_detach(soc, pdev);
  2533. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2534. /* Cleanup per PDEV REO rings if configured */
  2535. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2536. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2537. REO_DST, pdev->pdev_id);
  2538. }
  2539. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2540. dp_rxdma_ring_cleanup(soc, pdev);
  2541. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2542. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2543. RXDMA_MONITOR_BUF, 0);
  2544. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2545. RXDMA_MONITOR_DST, 0);
  2546. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2547. RXDMA_MONITOR_STATUS, 0);
  2548. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2549. RXDMA_MONITOR_DESC, 0);
  2550. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2551. RXDMA_DST, 0);
  2552. }
  2553. curr_nbuf = pdev->invalid_peer_head_msdu;
  2554. while (curr_nbuf) {
  2555. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2556. qdf_nbuf_free(curr_nbuf);
  2557. curr_nbuf = next_nbuf;
  2558. }
  2559. dp_htt_ppdu_stats_detach(pdev);
  2560. soc->pdev_list[pdev->pdev_id] = NULL;
  2561. soc->pdev_count--;
  2562. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2563. qdf_mem_free(pdev->dp_txrx_handle);
  2564. qdf_mem_free(pdev);
  2565. }
  2566. /*
  2567. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2568. * @soc: DP SOC handle
  2569. */
  2570. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2571. {
  2572. struct reo_desc_list_node *desc;
  2573. struct dp_rx_tid *rx_tid;
  2574. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2575. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2576. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2577. rx_tid = &desc->rx_tid;
  2578. qdf_mem_unmap_nbytes_single(soc->osdev,
  2579. rx_tid->hw_qdesc_paddr,
  2580. QDF_DMA_BIDIRECTIONAL,
  2581. rx_tid->hw_qdesc_alloc_size);
  2582. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2583. qdf_mem_free(desc);
  2584. }
  2585. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2586. qdf_list_destroy(&soc->reo_desc_freelist);
  2587. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2588. }
  2589. /*
  2590. * dp_soc_detach_wifi3() - Detach txrx SOC
  2591. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2592. */
  2593. static void dp_soc_detach_wifi3(void *txrx_soc)
  2594. {
  2595. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2596. int i;
  2597. qdf_atomic_set(&soc->cmn_init_done, 0);
  2598. qdf_flush_work(&soc->htt_stats.work);
  2599. qdf_disable_work(&soc->htt_stats.work);
  2600. /* Free pending htt stats messages */
  2601. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2602. dp_free_inact_timer(soc);
  2603. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2604. if (soc->pdev_list[i])
  2605. dp_pdev_detach_wifi3(
  2606. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2607. }
  2608. dp_peer_find_detach(soc);
  2609. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2610. * SW descriptors
  2611. */
  2612. /* Free the ring memories */
  2613. /* Common rings */
  2614. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2615. dp_tx_soc_detach(soc);
  2616. /* Tx data rings */
  2617. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2618. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2619. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2620. TCL_DATA, i);
  2621. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2622. WBM2SW_RELEASE, i);
  2623. }
  2624. }
  2625. /* TCL command and status rings */
  2626. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2627. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2628. /* Rx data rings */
  2629. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2630. soc->num_reo_dest_rings =
  2631. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2632. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2633. /* TODO: Get number of rings and ring sizes
  2634. * from wlan_cfg
  2635. */
  2636. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2637. REO_DST, i);
  2638. }
  2639. }
  2640. /* REO reinjection ring */
  2641. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2642. /* Rx release ring */
  2643. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2644. /* Rx exception ring */
  2645. /* TODO: Better to store ring_type and ring_num in
  2646. * dp_srng during setup
  2647. */
  2648. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2649. /* REO command and status rings */
  2650. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2651. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2652. dp_hw_link_desc_pool_cleanup(soc);
  2653. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2654. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2655. htt_soc_detach(soc->htt_handle);
  2656. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2657. dp_reo_cmdlist_destroy(soc);
  2658. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2659. dp_reo_desc_freelist_destroy(soc);
  2660. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2661. dp_soc_wds_detach(soc);
  2662. qdf_spinlock_destroy(&soc->ast_lock);
  2663. qdf_mem_free(soc);
  2664. }
  2665. /*
  2666. * dp_rxdma_ring_config() - configure the RX DMA rings
  2667. *
  2668. * This function is used to configure the MAC rings.
  2669. * On MCL host provides buffers in Host2FW ring
  2670. * FW refills (copies) buffers to the ring and updates
  2671. * ring_idx in register
  2672. *
  2673. * @soc: data path SoC handle
  2674. *
  2675. * Return: void
  2676. */
  2677. #ifdef QCA_HOST2FW_RXBUF_RING
  2678. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2679. {
  2680. int i;
  2681. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2682. struct dp_pdev *pdev = soc->pdev_list[i];
  2683. if (pdev) {
  2684. int mac_id;
  2685. bool dbs_enable = 0;
  2686. int max_mac_rings =
  2687. wlan_cfg_get_num_mac_rings
  2688. (pdev->wlan_cfg_ctx);
  2689. htt_srng_setup(soc->htt_handle, 0,
  2690. pdev->rx_refill_buf_ring.hal_srng,
  2691. RXDMA_BUF);
  2692. if (pdev->rx_refill_buf_ring2.hal_srng)
  2693. htt_srng_setup(soc->htt_handle, 0,
  2694. pdev->rx_refill_buf_ring2.hal_srng,
  2695. RXDMA_BUF);
  2696. if (soc->cdp_soc.ol_ops->
  2697. is_hw_dbs_2x2_capable) {
  2698. dbs_enable = soc->cdp_soc.ol_ops->
  2699. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2700. }
  2701. if (dbs_enable) {
  2702. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2703. QDF_TRACE_LEVEL_ERROR,
  2704. FL("DBS enabled max_mac_rings %d\n"),
  2705. max_mac_rings);
  2706. } else {
  2707. max_mac_rings = 1;
  2708. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2709. QDF_TRACE_LEVEL_ERROR,
  2710. FL("DBS disabled, max_mac_rings %d\n"),
  2711. max_mac_rings);
  2712. }
  2713. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2714. FL("pdev_id %d max_mac_rings %d\n"),
  2715. pdev->pdev_id, max_mac_rings);
  2716. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  2717. int mac_for_pdev = dp_get_mac_id_for_pdev(
  2718. mac_id, pdev->pdev_id);
  2719. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2720. QDF_TRACE_LEVEL_ERROR,
  2721. FL("mac_id %d\n"), mac_for_pdev);
  2722. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2723. pdev->rx_mac_buf_ring[mac_id]
  2724. .hal_srng,
  2725. RXDMA_BUF);
  2726. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2727. pdev->rxdma_err_dst_ring[mac_id]
  2728. .hal_srng,
  2729. RXDMA_DST);
  2730. /* Configure monitor mode rings */
  2731. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2732. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2733. RXDMA_MONITOR_BUF);
  2734. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2735. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2736. RXDMA_MONITOR_DST);
  2737. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2738. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2739. RXDMA_MONITOR_STATUS);
  2740. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2741. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2742. RXDMA_MONITOR_DESC);
  2743. }
  2744. }
  2745. }
  2746. /*
  2747. * Timer to reap rxdma status rings.
  2748. * Needed until we enable ppdu end interrupts
  2749. */
  2750. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2751. dp_service_mon_rings, (void *)soc,
  2752. QDF_TIMER_TYPE_WAKE_APPS);
  2753. soc->reap_timer_init = 1;
  2754. }
  2755. #else
  2756. /* This is only for WIN */
  2757. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2758. {
  2759. int i;
  2760. int mac_id;
  2761. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2762. struct dp_pdev *pdev = soc->pdev_list[i];
  2763. if (pdev == NULL)
  2764. continue;
  2765. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2766. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  2767. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2768. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2769. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2770. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2771. RXDMA_MONITOR_BUF);
  2772. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2773. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2774. RXDMA_MONITOR_DST);
  2775. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2776. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2777. RXDMA_MONITOR_STATUS);
  2778. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2779. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2780. RXDMA_MONITOR_DESC);
  2781. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2782. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  2783. RXDMA_DST);
  2784. }
  2785. }
  2786. }
  2787. #endif
  2788. /*
  2789. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2790. * @txrx_soc: Datapath SOC handle
  2791. */
  2792. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2793. {
  2794. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2795. htt_soc_attach_target(soc->htt_handle);
  2796. dp_rxdma_ring_config(soc);
  2797. DP_STATS_INIT(soc);
  2798. /* initialize work queue for stats processing */
  2799. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  2800. return 0;
  2801. }
  2802. /*
  2803. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2804. * @txrx_soc: Datapath SOC handle
  2805. */
  2806. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2807. {
  2808. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2809. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2810. }
  2811. /*
  2812. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2813. * @txrx_soc: Datapath SOC handle
  2814. * @nss_cfg: nss config
  2815. */
  2816. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2817. {
  2818. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2819. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  2820. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  2821. /*
  2822. * TODO: masked out based on the per offloaded radio
  2823. */
  2824. if (config == dp_nss_cfg_dbdc) {
  2825. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  2826. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  2827. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  2828. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  2829. }
  2830. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2831. FL("nss-wifi<0> nss config is enabled"));
  2832. }
  2833. /*
  2834. * dp_vdev_attach_wifi3() - attach txrx vdev
  2835. * @txrx_pdev: Datapath PDEV handle
  2836. * @vdev_mac_addr: MAC address of the virtual interface
  2837. * @vdev_id: VDEV Id
  2838. * @wlan_op_mode: VDEV operating mode
  2839. *
  2840. * Return: DP VDEV handle on success, NULL on failure
  2841. */
  2842. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2843. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2844. {
  2845. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2846. struct dp_soc *soc = pdev->soc;
  2847. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2848. if (!vdev) {
  2849. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2850. FL("DP VDEV memory allocation failed"));
  2851. goto fail0;
  2852. }
  2853. vdev->pdev = pdev;
  2854. vdev->vdev_id = vdev_id;
  2855. vdev->opmode = op_mode;
  2856. vdev->osdev = soc->osdev;
  2857. vdev->osif_rx = NULL;
  2858. vdev->osif_rsim_rx_decap = NULL;
  2859. vdev->osif_get_key = NULL;
  2860. vdev->osif_rx_mon = NULL;
  2861. vdev->osif_tx_free_ext = NULL;
  2862. vdev->osif_vdev = NULL;
  2863. vdev->delete.pending = 0;
  2864. vdev->safemode = 0;
  2865. vdev->drop_unenc = 1;
  2866. vdev->sec_type = cdp_sec_type_none;
  2867. #ifdef notyet
  2868. vdev->filters_num = 0;
  2869. #endif
  2870. qdf_mem_copy(
  2871. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2872. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2873. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2874. vdev->dscp_tid_map_id = 0;
  2875. vdev->mcast_enhancement_en = 0;
  2876. /* TODO: Initialize default HTT meta data that will be used in
  2877. * TCL descriptors for packets transmitted from this VDEV
  2878. */
  2879. TAILQ_INIT(&vdev->peer_list);
  2880. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2881. /* add this vdev into the pdev's list */
  2882. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2883. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2884. pdev->vdev_count++;
  2885. dp_tx_vdev_attach(vdev);
  2886. if ((soc->intr_mode == DP_INTR_POLL) &&
  2887. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2888. if (pdev->vdev_count == 1)
  2889. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2890. }
  2891. dp_lro_hash_setup(soc);
  2892. /* LRO */
  2893. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2894. wlan_op_mode_sta == vdev->opmode)
  2895. vdev->lro_enable = true;
  2896. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2897. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2898. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2899. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  2900. DP_STATS_INIT(vdev);
  2901. if (wlan_op_mode_sta == vdev->opmode)
  2902. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  2903. vdev->mac_addr.raw,
  2904. NULL);
  2905. return (struct cdp_vdev *)vdev;
  2906. fail0:
  2907. return NULL;
  2908. }
  2909. /**
  2910. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2911. * @vdev: Datapath VDEV handle
  2912. * @osif_vdev: OSIF vdev handle
  2913. * @ctrl_vdev: UMAC vdev handle
  2914. * @txrx_ops: Tx and Rx operations
  2915. *
  2916. * Return: DP VDEV handle on success, NULL on failure
  2917. */
  2918. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2919. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  2920. struct ol_txrx_ops *txrx_ops)
  2921. {
  2922. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2923. vdev->osif_vdev = osif_vdev;
  2924. vdev->ctrl_vdev = ctrl_vdev;
  2925. vdev->osif_rx = txrx_ops->rx.rx;
  2926. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2927. vdev->osif_get_key = txrx_ops->get_key;
  2928. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2929. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2930. #ifdef notyet
  2931. #if ATH_SUPPORT_WAPI
  2932. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2933. #endif
  2934. #endif
  2935. #ifdef UMAC_SUPPORT_PROXY_ARP
  2936. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2937. #endif
  2938. vdev->me_convert = txrx_ops->me_convert;
  2939. /* TODO: Enable the following once Tx code is integrated */
  2940. if (vdev->mesh_vdev)
  2941. txrx_ops->tx.tx = dp_tx_send_mesh;
  2942. else
  2943. txrx_ops->tx.tx = dp_tx_send;
  2944. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  2945. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2946. "DP Vdev Register success");
  2947. }
  2948. /**
  2949. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  2950. * @vdev: Datapath VDEV handle
  2951. *
  2952. * Return: void
  2953. */
  2954. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  2955. {
  2956. struct dp_pdev *pdev = vdev->pdev;
  2957. struct dp_soc *soc = pdev->soc;
  2958. struct dp_peer *peer;
  2959. uint16_t *peer_ids;
  2960. uint8_t i = 0, j = 0;
  2961. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  2962. if (!peer_ids) {
  2963. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2964. "DP alloc failure - unable to flush peers");
  2965. return;
  2966. }
  2967. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2968. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2969. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2970. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  2971. if (j < soc->max_peers)
  2972. peer_ids[j++] = peer->peer_ids[i];
  2973. }
  2974. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2975. for (i = 0; i < j ; i++)
  2976. dp_rx_peer_unmap_handler(soc, peer_ids[i]);
  2977. qdf_mem_free(peer_ids);
  2978. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2979. FL("Flushed peers for vdev object %pK "), vdev);
  2980. }
  2981. /*
  2982. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2983. * @txrx_vdev: Datapath VDEV handle
  2984. * @callback: Callback OL_IF on completion of detach
  2985. * @cb_context: Callback context
  2986. *
  2987. */
  2988. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2989. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2990. {
  2991. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2992. struct dp_pdev *pdev = vdev->pdev;
  2993. struct dp_soc *soc = pdev->soc;
  2994. /* preconditions */
  2995. qdf_assert(vdev);
  2996. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2997. /* remove the vdev from its parent pdev's list */
  2998. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2999. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3000. if (wlan_op_mode_sta == vdev->opmode)
  3001. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3002. /*
  3003. * If Target is hung, flush all peers before detaching vdev
  3004. * this will free all references held due to missing
  3005. * unmap commands from Target
  3006. */
  3007. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3008. dp_vdev_flush_peers(vdev);
  3009. /*
  3010. * Use peer_ref_mutex while accessing peer_list, in case
  3011. * a peer is in the process of being removed from the list.
  3012. */
  3013. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3014. /* check that the vdev has no peers allocated */
  3015. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3016. /* debug print - will be removed later */
  3017. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3018. FL("not deleting vdev object %pK (%pM)"
  3019. "until deletion finishes for all its peers"),
  3020. vdev, vdev->mac_addr.raw);
  3021. /* indicate that the vdev needs to be deleted */
  3022. vdev->delete.pending = 1;
  3023. vdev->delete.callback = callback;
  3024. vdev->delete.context = cb_context;
  3025. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3026. return;
  3027. }
  3028. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3029. dp_tx_vdev_detach(vdev);
  3030. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3031. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3032. qdf_mem_free(vdev);
  3033. if (callback)
  3034. callback(cb_context);
  3035. }
  3036. /*
  3037. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3038. * @soc - datapath soc handle
  3039. * @peer - datapath peer handle
  3040. *
  3041. * Delete the AST entries belonging to a peer
  3042. */
  3043. #ifdef FEATURE_AST
  3044. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3045. struct dp_peer *peer)
  3046. {
  3047. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3048. qdf_spin_lock_bh(&soc->ast_lock);
  3049. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3050. dp_peer_del_ast(soc, ast_entry);
  3051. TAILQ_INIT(&peer->ast_entry_list);
  3052. qdf_spin_unlock_bh(&soc->ast_lock);
  3053. }
  3054. #else
  3055. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3056. struct dp_peer *peer)
  3057. {
  3058. }
  3059. #endif
  3060. /*
  3061. * dp_peer_create_wifi3() - attach txrx peer
  3062. * @txrx_vdev: Datapath VDEV handle
  3063. * @peer_mac_addr: Peer MAC address
  3064. *
  3065. * Return: DP peeer handle on success, NULL on failure
  3066. */
  3067. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3068. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3069. {
  3070. struct dp_peer *peer;
  3071. int i;
  3072. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3073. struct dp_pdev *pdev;
  3074. struct dp_soc *soc;
  3075. struct dp_ast_entry *ast_entry;
  3076. /* preconditions */
  3077. qdf_assert(vdev);
  3078. qdf_assert(peer_mac_addr);
  3079. pdev = vdev->pdev;
  3080. soc = pdev->soc;
  3081. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr,
  3082. 0, vdev->vdev_id);
  3083. if (peer) {
  3084. peer->delete_in_progress = false;
  3085. dp_peer_delete_ast_entries(soc, peer);
  3086. /*
  3087. * on peer create, peer ref count decrements, sice new peer is not
  3088. * getting created earlier reference is reused, peer_unref_delete will
  3089. * take care of incrementing count
  3090. * */
  3091. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3092. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3093. vdev->vdev_id, peer->mac_addr.raw);
  3094. }
  3095. peer->ctrl_peer = ctrl_peer;
  3096. dp_local_peer_id_alloc(pdev, peer);
  3097. DP_STATS_INIT(peer);
  3098. return (void *)peer;
  3099. } else {
  3100. /*
  3101. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3102. * need to remove the AST entry which was earlier added as a WDS
  3103. * entry.
  3104. */
  3105. ast_entry = dp_peer_ast_hash_find(soc, peer_mac_addr);
  3106. if (ast_entry)
  3107. dp_peer_del_ast(soc, ast_entry);
  3108. }
  3109. #ifdef notyet
  3110. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3111. soc->mempool_ol_ath_peer);
  3112. #else
  3113. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3114. #endif
  3115. if (!peer)
  3116. return NULL; /* failure */
  3117. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3118. TAILQ_INIT(&peer->ast_entry_list);
  3119. /* store provided params */
  3120. peer->vdev = vdev;
  3121. peer->ctrl_peer = ctrl_peer;
  3122. dp_peer_add_ast(soc, peer, peer_mac_addr, CDP_TXRX_AST_TYPE_STATIC, 0);
  3123. qdf_spinlock_create(&peer->peer_info_lock);
  3124. qdf_mem_copy(
  3125. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3126. /* TODO: See of rx_opt_proc is really required */
  3127. peer->rx_opt_proc = soc->rx_opt_proc;
  3128. /* initialize the peer_id */
  3129. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3130. peer->peer_ids[i] = HTT_INVALID_PEER;
  3131. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3132. qdf_atomic_init(&peer->ref_cnt);
  3133. /* keep one reference for attach */
  3134. qdf_atomic_inc(&peer->ref_cnt);
  3135. /* add this peer into the vdev's list */
  3136. if (wlan_op_mode_sta == vdev->opmode)
  3137. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3138. else
  3139. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3140. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3141. /* TODO: See if hash based search is required */
  3142. dp_peer_find_hash_add(soc, peer);
  3143. /* Initialize the peer state */
  3144. peer->state = OL_TXRX_PEER_STATE_DISC;
  3145. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3146. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3147. vdev, peer, peer->mac_addr.raw,
  3148. qdf_atomic_read(&peer->ref_cnt));
  3149. /*
  3150. * For every peer MAp message search and set if bss_peer
  3151. */
  3152. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3153. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3154. "vdev bss_peer!!!!");
  3155. peer->bss_peer = 1;
  3156. vdev->vap_bss_peer = peer;
  3157. }
  3158. dp_local_peer_id_alloc(pdev, peer);
  3159. DP_STATS_INIT(peer);
  3160. return (void *)peer;
  3161. }
  3162. /*
  3163. * dp_peer_setup_wifi3() - initialize the peer
  3164. * @vdev_hdl: virtual device object
  3165. * @peer: Peer object
  3166. *
  3167. * Return: void
  3168. */
  3169. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3170. {
  3171. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3172. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3173. struct dp_pdev *pdev;
  3174. struct dp_soc *soc;
  3175. bool hash_based = 0;
  3176. enum cdp_host_reo_dest_ring reo_dest;
  3177. /* preconditions */
  3178. qdf_assert(vdev);
  3179. qdf_assert(peer);
  3180. pdev = vdev->pdev;
  3181. soc = pdev->soc;
  3182. peer->last_assoc_rcvd = 0;
  3183. peer->last_disassoc_rcvd = 0;
  3184. peer->last_deauth_rcvd = 0;
  3185. /*
  3186. * hash based steering is disabled for Radios which are offloaded
  3187. * to NSS
  3188. */
  3189. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3190. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3191. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3192. FL("hash based steering for pdev: %d is %d\n"),
  3193. pdev->pdev_id, hash_based);
  3194. /*
  3195. * Below line of code will ensure the proper reo_dest ring is chosen
  3196. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3197. */
  3198. reo_dest = pdev->reo_dest;
  3199. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3200. /* TODO: Check the destination ring number to be passed to FW */
  3201. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3202. pdev->ctrl_pdev, peer->mac_addr.raw,
  3203. peer->vdev->vdev_id, hash_based, reo_dest);
  3204. }
  3205. dp_peer_rx_init(pdev, peer);
  3206. return;
  3207. }
  3208. /*
  3209. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3210. * @vdev_handle: virtual device object
  3211. * @htt_pkt_type: type of pkt
  3212. *
  3213. * Return: void
  3214. */
  3215. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3216. enum htt_cmn_pkt_type val)
  3217. {
  3218. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3219. vdev->tx_encap_type = val;
  3220. }
  3221. /*
  3222. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3223. * @vdev_handle: virtual device object
  3224. * @htt_pkt_type: type of pkt
  3225. *
  3226. * Return: void
  3227. */
  3228. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3229. enum htt_cmn_pkt_type val)
  3230. {
  3231. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3232. vdev->rx_decap_type = val;
  3233. }
  3234. /*
  3235. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3236. * @pdev_handle: physical device object
  3237. * @val: reo destination ring index (1 - 4)
  3238. *
  3239. * Return: void
  3240. */
  3241. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3242. enum cdp_host_reo_dest_ring val)
  3243. {
  3244. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3245. if (pdev)
  3246. pdev->reo_dest = val;
  3247. }
  3248. /*
  3249. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3250. * @pdev_handle: physical device object
  3251. *
  3252. * Return: reo destination ring index
  3253. */
  3254. static enum cdp_host_reo_dest_ring
  3255. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3256. {
  3257. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3258. if (pdev)
  3259. return pdev->reo_dest;
  3260. else
  3261. return cdp_host_reo_dest_ring_unknown;
  3262. }
  3263. #ifdef QCA_SUPPORT_SON
  3264. static void dp_son_peer_authorize(struct dp_peer *peer)
  3265. {
  3266. struct dp_soc *soc;
  3267. soc = peer->vdev->pdev->soc;
  3268. peer->peer_bs_inact_flag = 0;
  3269. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3270. return;
  3271. }
  3272. #else
  3273. static void dp_son_peer_authorize(struct dp_peer *peer)
  3274. {
  3275. return;
  3276. }
  3277. #endif
  3278. /*
  3279. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3280. * @pdev_handle: device object
  3281. * @val: value to be set
  3282. *
  3283. * Return: void
  3284. */
  3285. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3286. uint32_t val)
  3287. {
  3288. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3289. /* Enable/Disable smart mesh filtering. This flag will be checked
  3290. * during rx processing to check if packets are from NAC clients.
  3291. */
  3292. pdev->filter_neighbour_peers = val;
  3293. return 0;
  3294. }
  3295. /*
  3296. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3297. * address for smart mesh filtering
  3298. * @pdev_handle: device object
  3299. * @cmd: Add/Del command
  3300. * @macaddr: nac client mac address
  3301. *
  3302. * Return: void
  3303. */
  3304. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3305. uint32_t cmd, uint8_t *macaddr)
  3306. {
  3307. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3308. struct dp_neighbour_peer *peer = NULL;
  3309. if (!macaddr)
  3310. goto fail0;
  3311. /* Store address of NAC (neighbour peer) which will be checked
  3312. * against TA of received packets.
  3313. */
  3314. if (cmd == DP_NAC_PARAM_ADD) {
  3315. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3316. sizeof(*peer));
  3317. if (!peer) {
  3318. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3319. FL("DP neighbour peer node memory allocation failed"));
  3320. goto fail0;
  3321. }
  3322. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3323. macaddr, DP_MAC_ADDR_LEN);
  3324. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3325. /* add this neighbour peer into the list */
  3326. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3327. neighbour_peer_list_elem);
  3328. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3329. return 1;
  3330. } else if (cmd == DP_NAC_PARAM_DEL) {
  3331. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3332. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3333. neighbour_peer_list_elem) {
  3334. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3335. macaddr, DP_MAC_ADDR_LEN)) {
  3336. /* delete this peer from the list */
  3337. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3338. peer, neighbour_peer_list_elem);
  3339. qdf_mem_free(peer);
  3340. break;
  3341. }
  3342. }
  3343. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3344. return 1;
  3345. }
  3346. fail0:
  3347. return 0;
  3348. }
  3349. /*
  3350. * dp_get_sec_type() - Get the security type
  3351. * @peer: Datapath peer handle
  3352. * @sec_idx: Security id (mcast, ucast)
  3353. *
  3354. * return sec_type: Security type
  3355. */
  3356. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3357. {
  3358. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3359. return dpeer->security[sec_idx].sec_type;
  3360. }
  3361. /*
  3362. * dp_peer_authorize() - authorize txrx peer
  3363. * @peer_handle: Datapath peer handle
  3364. * @authorize
  3365. *
  3366. */
  3367. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3368. {
  3369. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3370. struct dp_soc *soc;
  3371. if (peer != NULL) {
  3372. soc = peer->vdev->pdev->soc;
  3373. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3374. dp_son_peer_authorize(peer);
  3375. peer->authorize = authorize ? 1 : 0;
  3376. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3377. }
  3378. }
  3379. #ifdef QCA_SUPPORT_SON
  3380. /*
  3381. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3382. * @pdev_handle: Device handle
  3383. * @new_threshold : updated threshold value
  3384. *
  3385. */
  3386. static void
  3387. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3388. u_int16_t new_threshold)
  3389. {
  3390. struct dp_vdev *vdev;
  3391. struct dp_peer *peer;
  3392. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3393. struct dp_soc *soc = pdev->soc;
  3394. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3395. if (old_threshold == new_threshold)
  3396. return;
  3397. soc->pdev_bs_inact_reload = new_threshold;
  3398. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3399. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3400. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3401. if (vdev->opmode != wlan_op_mode_ap)
  3402. continue;
  3403. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3404. if (!peer->authorize)
  3405. continue;
  3406. if (old_threshold - peer->peer_bs_inact >=
  3407. new_threshold) {
  3408. dp_mark_peer_inact((void *)peer, true);
  3409. peer->peer_bs_inact = 0;
  3410. } else {
  3411. peer->peer_bs_inact = new_threshold -
  3412. (old_threshold - peer->peer_bs_inact);
  3413. }
  3414. }
  3415. }
  3416. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3417. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3418. }
  3419. /**
  3420. * dp_txrx_reset_inact_count(): Reset inact count
  3421. * @pdev_handle - device handle
  3422. *
  3423. * Return: void
  3424. */
  3425. static void
  3426. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3427. {
  3428. struct dp_vdev *vdev = NULL;
  3429. struct dp_peer *peer = NULL;
  3430. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3431. struct dp_soc *soc = pdev->soc;
  3432. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3433. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3434. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3435. if (vdev->opmode != wlan_op_mode_ap)
  3436. continue;
  3437. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3438. if (!peer->authorize)
  3439. continue;
  3440. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3441. }
  3442. }
  3443. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3444. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3445. }
  3446. /**
  3447. * dp_set_inact_params(): set inactivity params
  3448. * @pdev_handle - device handle
  3449. * @inact_check_interval - inactivity interval
  3450. * @inact_normal - Inactivity normal
  3451. * @inact_overload - Inactivity overload
  3452. *
  3453. * Return: bool
  3454. */
  3455. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3456. u_int16_t inact_check_interval,
  3457. u_int16_t inact_normal, u_int16_t inact_overload)
  3458. {
  3459. struct dp_soc *soc;
  3460. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3461. if (!pdev)
  3462. return false;
  3463. soc = pdev->soc;
  3464. if (!soc)
  3465. return false;
  3466. soc->pdev_bs_inact_interval = inact_check_interval;
  3467. soc->pdev_bs_inact_normal = inact_normal;
  3468. soc->pdev_bs_inact_overload = inact_overload;
  3469. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3470. soc->pdev_bs_inact_normal);
  3471. return true;
  3472. }
  3473. /**
  3474. * dp_start_inact_timer(): Inactivity timer start
  3475. * @pdev_handle - device handle
  3476. * @enable - Inactivity timer start/stop
  3477. *
  3478. * Return: bool
  3479. */
  3480. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3481. {
  3482. struct dp_soc *soc;
  3483. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3484. if (!pdev)
  3485. return false;
  3486. soc = pdev->soc;
  3487. if (!soc)
  3488. return false;
  3489. if (enable) {
  3490. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3491. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3492. soc->pdev_bs_inact_interval * 1000);
  3493. } else {
  3494. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3495. }
  3496. return true;
  3497. }
  3498. /**
  3499. * dp_set_overload(): Set inactivity overload
  3500. * @pdev_handle - device handle
  3501. * @overload - overload status
  3502. *
  3503. * Return: void
  3504. */
  3505. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3506. {
  3507. struct dp_soc *soc;
  3508. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3509. if (!pdev)
  3510. return;
  3511. soc = pdev->soc;
  3512. if (!soc)
  3513. return;
  3514. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3515. overload ? soc->pdev_bs_inact_overload :
  3516. soc->pdev_bs_inact_normal);
  3517. }
  3518. /**
  3519. * dp_peer_is_inact(): check whether peer is inactive
  3520. * @peer_handle - datapath peer handle
  3521. *
  3522. * Return: bool
  3523. */
  3524. bool dp_peer_is_inact(void *peer_handle)
  3525. {
  3526. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3527. if (!peer)
  3528. return false;
  3529. return peer->peer_bs_inact_flag == 1;
  3530. }
  3531. /**
  3532. * dp_init_inact_timer: initialize the inact timer
  3533. * @soc - SOC handle
  3534. *
  3535. * Return: void
  3536. */
  3537. void dp_init_inact_timer(struct dp_soc *soc)
  3538. {
  3539. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3540. dp_txrx_peer_find_inact_timeout_handler,
  3541. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3542. }
  3543. #else
  3544. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3545. u_int16_t inact_normal, u_int16_t inact_overload)
  3546. {
  3547. return false;
  3548. }
  3549. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3550. {
  3551. return false;
  3552. }
  3553. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3554. {
  3555. return;
  3556. }
  3557. void dp_init_inact_timer(struct dp_soc *soc)
  3558. {
  3559. return;
  3560. }
  3561. bool dp_peer_is_inact(void *peer)
  3562. {
  3563. return false;
  3564. }
  3565. #endif
  3566. /*
  3567. * dp_peer_unref_delete() - unref and delete peer
  3568. * @peer_handle: Datapath peer handle
  3569. *
  3570. */
  3571. void dp_peer_unref_delete(void *peer_handle)
  3572. {
  3573. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3574. struct dp_peer *bss_peer = NULL;
  3575. struct dp_vdev *vdev = peer->vdev;
  3576. struct dp_pdev *pdev = vdev->pdev;
  3577. struct dp_soc *soc = pdev->soc;
  3578. struct dp_peer *tmppeer;
  3579. int found = 0;
  3580. uint16_t peer_id;
  3581. uint16_t vdev_id;
  3582. /*
  3583. * Hold the lock all the way from checking if the peer ref count
  3584. * is zero until the peer references are removed from the hash
  3585. * table and vdev list (if the peer ref count is zero).
  3586. * This protects against a new HL tx operation starting to use the
  3587. * peer object just after this function concludes it's done being used.
  3588. * Furthermore, the lock needs to be held while checking whether the
  3589. * vdev's list of peers is empty, to make sure that list is not modified
  3590. * concurrently with the empty check.
  3591. */
  3592. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3593. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3594. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3595. peer, qdf_atomic_read(&peer->ref_cnt));
  3596. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3597. peer_id = peer->peer_ids[0];
  3598. vdev_id = vdev->vdev_id;
  3599. /*
  3600. * Make sure that the reference to the peer in
  3601. * peer object map is removed
  3602. */
  3603. if (peer_id != HTT_INVALID_PEER)
  3604. soc->peer_id_to_obj_map[peer_id] = NULL;
  3605. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3606. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3607. /* remove the reference to the peer from the hash table */
  3608. dp_peer_find_hash_remove(soc, peer);
  3609. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3610. if (tmppeer == peer) {
  3611. found = 1;
  3612. break;
  3613. }
  3614. }
  3615. if (found) {
  3616. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3617. peer_list_elem);
  3618. } else {
  3619. /*Ignoring the remove operation as peer not found*/
  3620. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3621. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  3622. peer, vdev, &peer->vdev->peer_list);
  3623. }
  3624. /* cleanup the peer data */
  3625. dp_peer_cleanup(vdev, peer);
  3626. /* check whether the parent vdev has no peers left */
  3627. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3628. /*
  3629. * Now that there are no references to the peer, we can
  3630. * release the peer reference lock.
  3631. */
  3632. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3633. /*
  3634. * Check if the parent vdev was waiting for its peers
  3635. * to be deleted, in order for it to be deleted too.
  3636. */
  3637. if (vdev->delete.pending) {
  3638. ol_txrx_vdev_delete_cb vdev_delete_cb =
  3639. vdev->delete.callback;
  3640. void *vdev_delete_context =
  3641. vdev->delete.context;
  3642. QDF_TRACE(QDF_MODULE_ID_DP,
  3643. QDF_TRACE_LEVEL_INFO_HIGH,
  3644. FL("deleting vdev object %pK (%pM)"
  3645. " - its last peer is done"),
  3646. vdev, vdev->mac_addr.raw);
  3647. /* all peers are gone, go ahead and delete it */
  3648. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  3649. FLOW_TYPE_VDEV,
  3650. vdev_id);
  3651. dp_tx_vdev_detach(vdev);
  3652. QDF_TRACE(QDF_MODULE_ID_DP,
  3653. QDF_TRACE_LEVEL_INFO_HIGH,
  3654. FL("deleting vdev object %pK (%pM)"),
  3655. vdev, vdev->mac_addr.raw);
  3656. qdf_mem_free(vdev);
  3657. vdev = NULL;
  3658. if (vdev_delete_cb)
  3659. vdev_delete_cb(vdev_delete_context);
  3660. }
  3661. } else {
  3662. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3663. }
  3664. if (vdev) {
  3665. if (vdev->vap_bss_peer == peer) {
  3666. vdev->vap_bss_peer = NULL;
  3667. }
  3668. }
  3669. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3670. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3671. vdev_id, peer->mac_addr.raw);
  3672. }
  3673. if (!vdev || !vdev->vap_bss_peer) {
  3674. goto free_peer;
  3675. }
  3676. #ifdef notyet
  3677. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  3678. #else
  3679. bss_peer = vdev->vap_bss_peer;
  3680. DP_UPDATE_STATS(bss_peer, peer);
  3681. free_peer:
  3682. qdf_mem_free(peer);
  3683. #endif
  3684. } else {
  3685. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3686. }
  3687. }
  3688. /*
  3689. * dp_peer_detach_wifi3() – Detach txrx peer
  3690. * @peer_handle: Datapath peer handle
  3691. * @bitmap: bitmap indicating special handling of request.
  3692. *
  3693. */
  3694. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  3695. {
  3696. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3697. /* redirect the peer's rx delivery function to point to a
  3698. * discard func
  3699. */
  3700. peer->rx_opt_proc = dp_rx_discard;
  3701. peer->ctrl_peer = NULL;
  3702. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3703. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  3704. dp_local_peer_id_free(peer->vdev->pdev, peer);
  3705. qdf_spinlock_destroy(&peer->peer_info_lock);
  3706. /*
  3707. * Remove the reference added during peer_attach.
  3708. * The peer will still be left allocated until the
  3709. * PEER_UNMAP message arrives to remove the other
  3710. * reference, added by the PEER_MAP message.
  3711. */
  3712. dp_peer_unref_delete(peer_handle);
  3713. }
  3714. /*
  3715. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  3716. * @peer_handle: Datapath peer handle
  3717. *
  3718. */
  3719. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  3720. {
  3721. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3722. return vdev->mac_addr.raw;
  3723. }
  3724. /*
  3725. * dp_vdev_set_wds() - Enable per packet stats
  3726. * @vdev_handle: DP VDEV handle
  3727. * @val: value
  3728. *
  3729. * Return: none
  3730. */
  3731. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  3732. {
  3733. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3734. vdev->wds_enabled = val;
  3735. return 0;
  3736. }
  3737. /*
  3738. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  3739. * @peer_handle: Datapath peer handle
  3740. *
  3741. */
  3742. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  3743. uint8_t vdev_id)
  3744. {
  3745. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  3746. struct dp_vdev *vdev = NULL;
  3747. if (qdf_unlikely(!pdev))
  3748. return NULL;
  3749. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3750. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3751. if (vdev->vdev_id == vdev_id)
  3752. break;
  3753. }
  3754. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3755. return (struct cdp_vdev *)vdev;
  3756. }
  3757. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  3758. {
  3759. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3760. return vdev->opmode;
  3761. }
  3762. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  3763. {
  3764. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3765. struct dp_pdev *pdev = vdev->pdev;
  3766. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  3767. }
  3768. /**
  3769. * dp_reset_monitor_mode() - Disable monitor mode
  3770. * @pdev_handle: Datapath PDEV handle
  3771. *
  3772. * Return: 0 on success, not 0 on failure
  3773. */
  3774. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  3775. {
  3776. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3777. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3778. struct dp_soc *soc = pdev->soc;
  3779. uint8_t pdev_id;
  3780. int mac_id;
  3781. pdev_id = pdev->pdev_id;
  3782. soc = pdev->soc;
  3783. qdf_spin_lock_bh(&pdev->mon_lock);
  3784. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3785. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3786. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3787. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3788. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3789. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3790. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3791. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3792. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3793. }
  3794. pdev->monitor_vdev = NULL;
  3795. qdf_spin_unlock_bh(&pdev->mon_lock);
  3796. return 0;
  3797. }
  3798. /**
  3799. * dp_set_nac() - set peer_nac
  3800. * @peer_handle: Datapath PEER handle
  3801. *
  3802. * Return: void
  3803. */
  3804. static void dp_set_nac(struct cdp_peer *peer_handle)
  3805. {
  3806. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3807. peer->nac = 1;
  3808. }
  3809. /**
  3810. * dp_get_tx_pending() - read pending tx
  3811. * @pdev_handle: Datapath PDEV handle
  3812. *
  3813. * Return: outstanding tx
  3814. */
  3815. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  3816. {
  3817. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3818. return qdf_atomic_read(&pdev->num_tx_outstanding);
  3819. }
  3820. /**
  3821. * dp_get_peer_mac_from_peer_id() - get peer mac
  3822. * @pdev_handle: Datapath PDEV handle
  3823. * @peer_id: Peer ID
  3824. * @peer_mac: MAC addr of PEER
  3825. *
  3826. * Return: void
  3827. */
  3828. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  3829. uint32_t peer_id, uint8_t *peer_mac)
  3830. {
  3831. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3832. struct dp_peer *peer;
  3833. if (pdev && peer_mac) {
  3834. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  3835. if (peer && peer->mac_addr.raw) {
  3836. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  3837. DP_MAC_ADDR_LEN);
  3838. }
  3839. }
  3840. }
  3841. /**
  3842. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  3843. * @vdev_handle: Datapath VDEV handle
  3844. * @smart_monitor: Flag to denote if its smart monitor mode
  3845. *
  3846. * Return: 0 on success, not 0 on failure
  3847. */
  3848. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  3849. uint8_t smart_monitor)
  3850. {
  3851. /* Many monitor VAPs can exists in a system but only one can be up at
  3852. * anytime
  3853. */
  3854. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3855. struct dp_pdev *pdev;
  3856. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3857. struct dp_soc *soc;
  3858. uint8_t pdev_id;
  3859. int mac_id;
  3860. qdf_assert(vdev);
  3861. pdev = vdev->pdev;
  3862. pdev_id = pdev->pdev_id;
  3863. soc = pdev->soc;
  3864. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3865. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3866. pdev, pdev_id, soc, vdev);
  3867. /*Check if current pdev's monitor_vdev exists */
  3868. if (pdev->monitor_vdev) {
  3869. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3870. "vdev=%pK\n", vdev);
  3871. qdf_assert(vdev);
  3872. }
  3873. pdev->monitor_vdev = vdev;
  3874. /* If smart monitor mode, do not configure monitor ring */
  3875. if (smart_monitor)
  3876. return QDF_STATUS_SUCCESS;
  3877. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3878. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3879. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3880. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3881. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3882. pdev->mo_data_filter);
  3883. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3884. htt_tlv_filter.mpdu_start = 1;
  3885. htt_tlv_filter.msdu_start = 1;
  3886. htt_tlv_filter.packet = 1;
  3887. htt_tlv_filter.msdu_end = 1;
  3888. htt_tlv_filter.mpdu_end = 1;
  3889. htt_tlv_filter.packet_header = 1;
  3890. htt_tlv_filter.attention = 1;
  3891. htt_tlv_filter.ppdu_start = 0;
  3892. htt_tlv_filter.ppdu_end = 0;
  3893. htt_tlv_filter.ppdu_end_user_stats = 0;
  3894. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3895. htt_tlv_filter.ppdu_end_status_done = 0;
  3896. htt_tlv_filter.header_per_msdu = 1;
  3897. htt_tlv_filter.enable_fp =
  3898. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3899. htt_tlv_filter.enable_md = 0;
  3900. htt_tlv_filter.enable_mo =
  3901. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3902. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3903. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3904. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3905. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3906. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3907. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3908. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3909. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3910. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3911. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3912. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3913. }
  3914. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3915. htt_tlv_filter.mpdu_start = 1;
  3916. htt_tlv_filter.msdu_start = 0;
  3917. htt_tlv_filter.packet = 0;
  3918. htt_tlv_filter.msdu_end = 0;
  3919. htt_tlv_filter.mpdu_end = 0;
  3920. htt_tlv_filter.attention = 0;
  3921. htt_tlv_filter.ppdu_start = 1;
  3922. htt_tlv_filter.ppdu_end = 1;
  3923. htt_tlv_filter.ppdu_end_user_stats = 1;
  3924. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3925. htt_tlv_filter.ppdu_end_status_done = 1;
  3926. htt_tlv_filter.enable_fp = 1;
  3927. htt_tlv_filter.enable_md = 0;
  3928. htt_tlv_filter.enable_mo = 1;
  3929. if (pdev->mcopy_mode) {
  3930. htt_tlv_filter.packet_header = 1;
  3931. }
  3932. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  3933. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  3934. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  3935. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  3936. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  3937. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  3938. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3939. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3940. pdev->pdev_id);
  3941. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3942. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3943. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3944. }
  3945. return QDF_STATUS_SUCCESS;
  3946. }
  3947. /**
  3948. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  3949. * @pdev_handle: Datapath PDEV handle
  3950. * @filter_val: Flag to select Filter for monitor mode
  3951. * Return: 0 on success, not 0 on failure
  3952. */
  3953. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  3954. struct cdp_monitor_filter *filter_val)
  3955. {
  3956. /* Many monitor VAPs can exists in a system but only one can be up at
  3957. * anytime
  3958. */
  3959. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3960. struct dp_vdev *vdev = pdev->monitor_vdev;
  3961. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3962. struct dp_soc *soc;
  3963. uint8_t pdev_id;
  3964. int mac_id;
  3965. pdev_id = pdev->pdev_id;
  3966. soc = pdev->soc;
  3967. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3968. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3969. pdev, pdev_id, soc, vdev);
  3970. /*Check if current pdev's monitor_vdev exists */
  3971. if (!pdev->monitor_vdev) {
  3972. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3973. "vdev=%pK\n", vdev);
  3974. qdf_assert(vdev);
  3975. }
  3976. /* update filter mode, type in pdev structure */
  3977. pdev->mon_filter_mode = filter_val->mode;
  3978. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  3979. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  3980. pdev->fp_data_filter = filter_val->fp_data;
  3981. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  3982. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  3983. pdev->mo_data_filter = filter_val->mo_data;
  3984. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3985. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3986. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3987. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3988. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3989. pdev->mo_data_filter);
  3990. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3991. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3992. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  3993. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3994. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3995. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3996. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3997. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3998. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  3999. }
  4000. htt_tlv_filter.mpdu_start = 1;
  4001. htt_tlv_filter.msdu_start = 1;
  4002. htt_tlv_filter.packet = 1;
  4003. htt_tlv_filter.msdu_end = 1;
  4004. htt_tlv_filter.mpdu_end = 1;
  4005. htt_tlv_filter.packet_header = 1;
  4006. htt_tlv_filter.attention = 1;
  4007. htt_tlv_filter.ppdu_start = 0;
  4008. htt_tlv_filter.ppdu_end = 0;
  4009. htt_tlv_filter.ppdu_end_user_stats = 0;
  4010. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4011. htt_tlv_filter.ppdu_end_status_done = 0;
  4012. htt_tlv_filter.header_per_msdu = 1;
  4013. htt_tlv_filter.enable_fp =
  4014. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4015. htt_tlv_filter.enable_md = 0;
  4016. htt_tlv_filter.enable_mo =
  4017. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4018. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4019. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4020. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4021. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4022. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4023. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4024. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4025. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4026. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4027. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4028. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4029. }
  4030. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4031. htt_tlv_filter.mpdu_start = 1;
  4032. htt_tlv_filter.msdu_start = 0;
  4033. htt_tlv_filter.packet = 0;
  4034. htt_tlv_filter.msdu_end = 0;
  4035. htt_tlv_filter.mpdu_end = 0;
  4036. htt_tlv_filter.attention = 0;
  4037. htt_tlv_filter.ppdu_start = 1;
  4038. htt_tlv_filter.ppdu_end = 1;
  4039. htt_tlv_filter.ppdu_end_user_stats = 1;
  4040. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4041. htt_tlv_filter.ppdu_end_status_done = 1;
  4042. htt_tlv_filter.enable_fp = 1;
  4043. htt_tlv_filter.enable_md = 0;
  4044. htt_tlv_filter.enable_mo = 1;
  4045. if (pdev->mcopy_mode) {
  4046. htt_tlv_filter.packet_header = 1;
  4047. }
  4048. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4049. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4050. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4051. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4052. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4053. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4054. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4055. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4056. pdev->pdev_id);
  4057. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4058. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4059. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4060. }
  4061. return QDF_STATUS_SUCCESS;
  4062. }
  4063. /**
  4064. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4065. * @pdev_handle: Datapath PDEV handle
  4066. *
  4067. * Return: pdev_id
  4068. */
  4069. static
  4070. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4071. {
  4072. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4073. return pdev->pdev_id;
  4074. }
  4075. /**
  4076. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4077. * @vdev_handle: Datapath VDEV handle
  4078. * Return: true on ucast filter flag set
  4079. */
  4080. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4081. {
  4082. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4083. struct dp_pdev *pdev;
  4084. pdev = vdev->pdev;
  4085. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4086. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4087. return true;
  4088. return false;
  4089. }
  4090. /**
  4091. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4092. * @vdev_handle: Datapath VDEV handle
  4093. * Return: true on mcast filter flag set
  4094. */
  4095. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4096. {
  4097. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4098. struct dp_pdev *pdev;
  4099. pdev = vdev->pdev;
  4100. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4101. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4102. return true;
  4103. return false;
  4104. }
  4105. /**
  4106. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4107. * @vdev_handle: Datapath VDEV handle
  4108. * Return: true on non data filter flag set
  4109. */
  4110. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4111. {
  4112. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4113. struct dp_pdev *pdev;
  4114. pdev = vdev->pdev;
  4115. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4116. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4117. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4118. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4119. return true;
  4120. }
  4121. }
  4122. return false;
  4123. }
  4124. #ifdef MESH_MODE_SUPPORT
  4125. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4126. {
  4127. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4128. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4129. FL("val %d"), val);
  4130. vdev->mesh_vdev = val;
  4131. }
  4132. /*
  4133. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4134. * @vdev_hdl: virtual device object
  4135. * @val: value to be set
  4136. *
  4137. * Return: void
  4138. */
  4139. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4140. {
  4141. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4142. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4143. FL("val %d"), val);
  4144. vdev->mesh_rx_filter = val;
  4145. }
  4146. #endif
  4147. /*
  4148. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4149. * Current scope is bar received count
  4150. *
  4151. * @pdev_handle: DP_PDEV handle
  4152. *
  4153. * Return: void
  4154. */
  4155. #define STATS_PROC_TIMEOUT (HZ/1000)
  4156. static void
  4157. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4158. {
  4159. struct dp_vdev *vdev;
  4160. struct dp_peer *peer;
  4161. uint32_t waitcnt;
  4162. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4163. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4164. if (!peer) {
  4165. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4166. FL("DP Invalid Peer refernce"));
  4167. return;
  4168. }
  4169. if (peer->delete_in_progress) {
  4170. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4171. FL("DP Peer deletion in progress"));
  4172. continue;
  4173. }
  4174. qdf_atomic_inc(&peer->ref_cnt);
  4175. waitcnt = 0;
  4176. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4177. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4178. && waitcnt < 10) {
  4179. schedule_timeout_interruptible(
  4180. STATS_PROC_TIMEOUT);
  4181. waitcnt++;
  4182. }
  4183. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4184. dp_peer_unref_delete(peer);
  4185. }
  4186. }
  4187. }
  4188. /**
  4189. * dp_rx_bar_stats_cb(): BAR received stats callback
  4190. * @soc: SOC handle
  4191. * @cb_ctxt: Call back context
  4192. * @reo_status: Reo status
  4193. *
  4194. * return: void
  4195. */
  4196. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4197. union hal_reo_status *reo_status)
  4198. {
  4199. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4200. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4201. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4202. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4203. queue_status->header.status);
  4204. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4205. return;
  4206. }
  4207. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4208. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4209. }
  4210. /**
  4211. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4212. * @vdev: DP VDEV handle
  4213. *
  4214. * return: void
  4215. */
  4216. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  4217. {
  4218. struct dp_peer *peer = NULL;
  4219. struct dp_soc *soc = vdev->pdev->soc;
  4220. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  4221. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  4222. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4223. DP_UPDATE_STATS(vdev, peer);
  4224. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4225. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4226. &vdev->stats, (uint16_t) vdev->vdev_id,
  4227. UPDATE_VDEV_STATS);
  4228. }
  4229. /**
  4230. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4231. * @pdev: DP PDEV handle
  4232. *
  4233. * return: void
  4234. */
  4235. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4236. {
  4237. struct dp_vdev *vdev = NULL;
  4238. struct dp_soc *soc = pdev->soc;
  4239. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4240. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4241. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4242. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4243. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4244. dp_aggregate_vdev_stats(vdev);
  4245. DP_UPDATE_STATS(pdev, vdev);
  4246. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4247. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4248. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4249. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4250. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4251. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4252. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4253. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4254. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  4255. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4256. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  4257. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4258. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4259. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4260. DP_STATS_AGGR(pdev, vdev,
  4261. tx_i.mcast_en.dropped_map_error);
  4262. DP_STATS_AGGR(pdev, vdev,
  4263. tx_i.mcast_en.dropped_self_mac);
  4264. DP_STATS_AGGR(pdev, vdev,
  4265. tx_i.mcast_en.dropped_send_fail);
  4266. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4267. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4268. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4269. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4270. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  4271. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4272. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4273. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4274. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4275. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4276. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4277. pdev->stats.tx_i.dropped.dma_error +
  4278. pdev->stats.tx_i.dropped.ring_full +
  4279. pdev->stats.tx_i.dropped.enqueue_fail +
  4280. pdev->stats.tx_i.dropped.desc_na +
  4281. pdev->stats.tx_i.dropped.res_full;
  4282. pdev->stats.tx.last_ack_rssi =
  4283. vdev->stats.tx.last_ack_rssi;
  4284. pdev->stats.tx_i.tso.num_seg =
  4285. vdev->stats.tx_i.tso.num_seg;
  4286. }
  4287. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4288. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4289. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  4290. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4291. }
  4292. /**
  4293. * dp_vdev_getstats() - get vdev packet level stats
  4294. * @vdev_handle: Datapath VDEV handle
  4295. * @stats: cdp network device stats structure
  4296. *
  4297. * Return: void
  4298. */
  4299. static void dp_vdev_getstats(void *vdev_handle,
  4300. struct cdp_dev_stats *stats)
  4301. {
  4302. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4303. dp_aggregate_vdev_stats(vdev);
  4304. }
  4305. /**
  4306. * dp_pdev_getstats() - get pdev packet level stats
  4307. * @pdev_handle: Datapath PDEV handle
  4308. * @stats: cdp network device stats structure
  4309. *
  4310. * Return: void
  4311. */
  4312. static void dp_pdev_getstats(void *pdev_handle,
  4313. struct cdp_dev_stats *stats)
  4314. {
  4315. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4316. dp_aggregate_pdev_stats(pdev);
  4317. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4318. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4319. stats->tx_errors = pdev->stats.tx.tx_failed +
  4320. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4321. stats->tx_dropped = stats->tx_errors;
  4322. stats->rx_packets = pdev->stats.rx.unicast.num +
  4323. pdev->stats.rx.multicast.num +
  4324. pdev->stats.rx.bcast.num;
  4325. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4326. pdev->stats.rx.multicast.bytes +
  4327. pdev->stats.rx.bcast.bytes;
  4328. }
  4329. /**
  4330. * dp_get_device_stats() - get interface level packet stats
  4331. * @handle: device handle
  4332. * @stats: cdp network device stats structure
  4333. * @type: device type pdev/vdev
  4334. *
  4335. * Return: void
  4336. */
  4337. static void dp_get_device_stats(void *handle,
  4338. struct cdp_dev_stats *stats, uint8_t type)
  4339. {
  4340. switch (type) {
  4341. case UPDATE_VDEV_STATS:
  4342. dp_vdev_getstats(handle, stats);
  4343. break;
  4344. case UPDATE_PDEV_STATS:
  4345. dp_pdev_getstats(handle, stats);
  4346. break;
  4347. default:
  4348. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4349. "apstats cannot be updated for this input "
  4350. "type %d\n", type);
  4351. break;
  4352. }
  4353. }
  4354. /**
  4355. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4356. * @pdev: DP_PDEV Handle
  4357. *
  4358. * Return:void
  4359. */
  4360. static inline void
  4361. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4362. {
  4363. uint8_t index = 0;
  4364. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4365. DP_PRINT_STATS("Received From Stack:");
  4366. DP_PRINT_STATS(" Packets = %d",
  4367. pdev->stats.tx_i.rcvd.num);
  4368. DP_PRINT_STATS(" Bytes = %llu",
  4369. pdev->stats.tx_i.rcvd.bytes);
  4370. DP_PRINT_STATS("Processed:");
  4371. DP_PRINT_STATS(" Packets = %d",
  4372. pdev->stats.tx_i.processed.num);
  4373. DP_PRINT_STATS(" Bytes = %llu",
  4374. pdev->stats.tx_i.processed.bytes);
  4375. DP_PRINT_STATS("Total Completions:");
  4376. DP_PRINT_STATS(" Packets = %u",
  4377. pdev->stats.tx.comp_pkt.num);
  4378. DP_PRINT_STATS(" Bytes = %llu",
  4379. pdev->stats.tx.comp_pkt.bytes);
  4380. DP_PRINT_STATS("Successful Completions:");
  4381. DP_PRINT_STATS(" Packets = %u",
  4382. pdev->stats.tx.tx_success.num);
  4383. DP_PRINT_STATS(" Bytes = %llu",
  4384. pdev->stats.tx.tx_success.bytes);
  4385. DP_PRINT_STATS("Dropped:");
  4386. DP_PRINT_STATS(" Total = %d",
  4387. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4388. DP_PRINT_STATS(" Dma_map_error = %d",
  4389. pdev->stats.tx_i.dropped.dma_error);
  4390. DP_PRINT_STATS(" Ring Full = %d",
  4391. pdev->stats.tx_i.dropped.ring_full);
  4392. DP_PRINT_STATS(" Descriptor Not available = %d",
  4393. pdev->stats.tx_i.dropped.desc_na);
  4394. DP_PRINT_STATS(" HW enqueue failed= %d",
  4395. pdev->stats.tx_i.dropped.enqueue_fail);
  4396. DP_PRINT_STATS(" Resources Full = %d",
  4397. pdev->stats.tx_i.dropped.res_full);
  4398. DP_PRINT_STATS(" FW removed = %d",
  4399. pdev->stats.tx.dropped.fw_rem);
  4400. DP_PRINT_STATS(" FW removed transmitted = %d",
  4401. pdev->stats.tx.dropped.fw_rem_tx);
  4402. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4403. pdev->stats.tx.dropped.fw_rem_notx);
  4404. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4405. pdev->stats.tx.dropped.fw_reason1);
  4406. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4407. pdev->stats.tx.dropped.fw_reason2);
  4408. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4409. pdev->stats.tx.dropped.fw_reason3);
  4410. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4411. pdev->stats.tx.dropped.age_out);
  4412. DP_PRINT_STATS("Scatter Gather:");
  4413. DP_PRINT_STATS(" Packets = %d",
  4414. pdev->stats.tx_i.sg.sg_pkt.num);
  4415. DP_PRINT_STATS(" Bytes = %llu",
  4416. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4417. DP_PRINT_STATS(" Dropped By Host = %d",
  4418. pdev->stats.tx_i.sg.dropped_host);
  4419. DP_PRINT_STATS(" Dropped By Target = %d",
  4420. pdev->stats.tx_i.sg.dropped_target);
  4421. DP_PRINT_STATS("TSO:");
  4422. DP_PRINT_STATS(" Number of Segments = %d",
  4423. pdev->stats.tx_i.tso.num_seg);
  4424. DP_PRINT_STATS(" Packets = %d",
  4425. pdev->stats.tx_i.tso.tso_pkt.num);
  4426. DP_PRINT_STATS(" Bytes = %llu",
  4427. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4428. DP_PRINT_STATS(" Dropped By Host = %d",
  4429. pdev->stats.tx_i.tso.dropped_host);
  4430. DP_PRINT_STATS("Mcast Enhancement:");
  4431. DP_PRINT_STATS(" Packets = %d",
  4432. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4433. DP_PRINT_STATS(" Bytes = %llu",
  4434. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4435. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4436. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4437. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4438. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4439. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4440. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4441. DP_PRINT_STATS(" Unicast sent = %d",
  4442. pdev->stats.tx_i.mcast_en.ucast);
  4443. DP_PRINT_STATS("Raw:");
  4444. DP_PRINT_STATS(" Packets = %d",
  4445. pdev->stats.tx_i.raw.raw_pkt.num);
  4446. DP_PRINT_STATS(" Bytes = %llu",
  4447. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4448. DP_PRINT_STATS(" DMA map error = %d",
  4449. pdev->stats.tx_i.raw.dma_map_error);
  4450. DP_PRINT_STATS("Reinjected:");
  4451. DP_PRINT_STATS(" Packets = %d",
  4452. pdev->stats.tx_i.reinject_pkts.num);
  4453. DP_PRINT_STATS(" Bytes = %llu\n",
  4454. pdev->stats.tx_i.reinject_pkts.bytes);
  4455. DP_PRINT_STATS("Inspected:");
  4456. DP_PRINT_STATS(" Packets = %d",
  4457. pdev->stats.tx_i.inspect_pkts.num);
  4458. DP_PRINT_STATS(" Bytes = %llu",
  4459. pdev->stats.tx_i.inspect_pkts.bytes);
  4460. DP_PRINT_STATS("Nawds Multicast:");
  4461. DP_PRINT_STATS(" Packets = %d",
  4462. pdev->stats.tx_i.nawds_mcast.num);
  4463. DP_PRINT_STATS(" Bytes = %llu",
  4464. pdev->stats.tx_i.nawds_mcast.bytes);
  4465. DP_PRINT_STATS("CCE Classified:");
  4466. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4467. pdev->stats.tx_i.cce_classified);
  4468. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4469. pdev->stats.tx_i.cce_classified_raw);
  4470. DP_PRINT_STATS("Mesh stats:");
  4471. DP_PRINT_STATS(" frames to firmware: %u",
  4472. pdev->stats.tx_i.mesh.exception_fw);
  4473. DP_PRINT_STATS(" completions from fw: %u",
  4474. pdev->stats.tx_i.mesh.completion_fw);
  4475. DP_PRINT_STATS("PPDU stats counter");
  4476. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4477. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4478. pdev->stats.ppdu_stats_counter[index]);
  4479. }
  4480. }
  4481. /**
  4482. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4483. * @pdev: DP_PDEV Handle
  4484. *
  4485. * Return: void
  4486. */
  4487. static inline void
  4488. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4489. {
  4490. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4491. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4492. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4493. pdev->stats.rx.rcvd_reo[0].num,
  4494. pdev->stats.rx.rcvd_reo[1].num,
  4495. pdev->stats.rx.rcvd_reo[2].num,
  4496. pdev->stats.rx.rcvd_reo[3].num);
  4497. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4498. pdev->stats.rx.rcvd_reo[0].bytes,
  4499. pdev->stats.rx.rcvd_reo[1].bytes,
  4500. pdev->stats.rx.rcvd_reo[2].bytes,
  4501. pdev->stats.rx.rcvd_reo[3].bytes);
  4502. DP_PRINT_STATS("Replenished:");
  4503. DP_PRINT_STATS(" Packets = %d",
  4504. pdev->stats.replenish.pkts.num);
  4505. DP_PRINT_STATS(" Bytes = %llu",
  4506. pdev->stats.replenish.pkts.bytes);
  4507. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4508. pdev->stats.buf_freelist);
  4509. DP_PRINT_STATS(" Low threshold intr = %d",
  4510. pdev->stats.replenish.low_thresh_intrs);
  4511. DP_PRINT_STATS("Dropped:");
  4512. DP_PRINT_STATS(" msdu_not_done = %d",
  4513. pdev->stats.dropped.msdu_not_done);
  4514. DP_PRINT_STATS(" mon_rx_drop = %d",
  4515. pdev->stats.dropped.mon_rx_drop);
  4516. DP_PRINT_STATS("Sent To Stack:");
  4517. DP_PRINT_STATS(" Packets = %d",
  4518. pdev->stats.rx.to_stack.num);
  4519. DP_PRINT_STATS(" Bytes = %llu",
  4520. pdev->stats.rx.to_stack.bytes);
  4521. DP_PRINT_STATS("Multicast/Broadcast:");
  4522. DP_PRINT_STATS(" Packets = %d",
  4523. (pdev->stats.rx.multicast.num +
  4524. pdev->stats.rx.bcast.num));
  4525. DP_PRINT_STATS(" Bytes = %llu",
  4526. (pdev->stats.rx.multicast.bytes +
  4527. pdev->stats.rx.bcast.bytes));
  4528. DP_PRINT_STATS("Errors:");
  4529. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4530. pdev->stats.replenish.rxdma_err);
  4531. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4532. pdev->stats.err.desc_alloc_fail);
  4533. DP_PRINT_STATS(" IP checksum error = %d",
  4534. pdev->stats.err.ip_csum_err);
  4535. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  4536. pdev->stats.err.tcp_udp_csum_err);
  4537. /* Get bar_recv_cnt */
  4538. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4539. DP_PRINT_STATS("BAR Received Count: = %d",
  4540. pdev->stats.rx.bar_recv_cnt);
  4541. }
  4542. /**
  4543. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  4544. * @pdev: DP_PDEV Handle
  4545. *
  4546. * Return: void
  4547. */
  4548. static inline void
  4549. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  4550. {
  4551. struct cdp_pdev_mon_stats *rx_mon_stats;
  4552. rx_mon_stats = &pdev->rx_mon_stats;
  4553. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  4554. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  4555. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  4556. rx_mon_stats->status_ppdu_done);
  4557. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  4558. rx_mon_stats->dest_ppdu_done);
  4559. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  4560. rx_mon_stats->dest_mpdu_done);
  4561. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  4562. rx_mon_stats->dest_mpdu_drop);
  4563. }
  4564. /**
  4565. * dp_print_soc_tx_stats(): Print SOC level stats
  4566. * @soc DP_SOC Handle
  4567. *
  4568. * Return: void
  4569. */
  4570. static inline void
  4571. dp_print_soc_tx_stats(struct dp_soc *soc)
  4572. {
  4573. uint8_t desc_pool_id;
  4574. soc->stats.tx.desc_in_use = 0;
  4575. DP_PRINT_STATS("SOC Tx Stats:\n");
  4576. for (desc_pool_id = 0;
  4577. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  4578. desc_pool_id++)
  4579. soc->stats.tx.desc_in_use +=
  4580. soc->tx_desc[desc_pool_id].num_allocated;
  4581. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  4582. soc->stats.tx.desc_in_use);
  4583. DP_PRINT_STATS("Invalid peer:");
  4584. DP_PRINT_STATS(" Packets = %d",
  4585. soc->stats.tx.tx_invalid_peer.num);
  4586. DP_PRINT_STATS(" Bytes = %llu",
  4587. soc->stats.tx.tx_invalid_peer.bytes);
  4588. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  4589. soc->stats.tx.tcl_ring_full[0],
  4590. soc->stats.tx.tcl_ring_full[1],
  4591. soc->stats.tx.tcl_ring_full[2]);
  4592. }
  4593. /**
  4594. * dp_print_soc_rx_stats: Print SOC level Rx stats
  4595. * @soc: DP_SOC Handle
  4596. *
  4597. * Return:void
  4598. */
  4599. static inline void
  4600. dp_print_soc_rx_stats(struct dp_soc *soc)
  4601. {
  4602. uint32_t i;
  4603. char reo_error[DP_REO_ERR_LENGTH];
  4604. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  4605. uint8_t index = 0;
  4606. DP_PRINT_STATS("SOC Rx Stats:\n");
  4607. DP_PRINT_STATS("Errors:\n");
  4608. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  4609. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  4610. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  4611. DP_PRINT_STATS("Invalid RBM = %d",
  4612. soc->stats.rx.err.invalid_rbm);
  4613. DP_PRINT_STATS("Invalid Vdev = %d",
  4614. soc->stats.rx.err.invalid_vdev);
  4615. DP_PRINT_STATS("Invalid Pdev = %d",
  4616. soc->stats.rx.err.invalid_pdev);
  4617. DP_PRINT_STATS("Invalid Peer = %d",
  4618. soc->stats.rx.err.rx_invalid_peer.num);
  4619. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  4620. soc->stats.rx.err.hal_ring_access_fail);
  4621. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  4622. index += qdf_snprint(&rxdma_error[index],
  4623. DP_RXDMA_ERR_LENGTH - index,
  4624. " %d", soc->stats.rx.err.rxdma_error[i]);
  4625. }
  4626. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  4627. rxdma_error);
  4628. index = 0;
  4629. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  4630. index += qdf_snprint(&reo_error[index],
  4631. DP_REO_ERR_LENGTH - index,
  4632. " %d", soc->stats.rx.err.reo_error[i]);
  4633. }
  4634. DP_PRINT_STATS("REO Error(0-14):%s",
  4635. reo_error);
  4636. }
  4637. /**
  4638. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  4639. * @soc: DP_SOC handle
  4640. * @srng: DP_SRNG handle
  4641. * @ring_name: SRNG name
  4642. *
  4643. * Return: void
  4644. */
  4645. static inline void
  4646. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  4647. char *ring_name)
  4648. {
  4649. uint32_t tailp;
  4650. uint32_t headp;
  4651. if (srng->hal_srng != NULL) {
  4652. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  4653. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  4654. ring_name, headp, tailp);
  4655. }
  4656. }
  4657. /**
  4658. * dp_print_ring_stats(): Print tail and head pointer
  4659. * @pdev: DP_PDEV handle
  4660. *
  4661. * Return:void
  4662. */
  4663. static inline void
  4664. dp_print_ring_stats(struct dp_pdev *pdev)
  4665. {
  4666. uint32_t i;
  4667. char ring_name[STR_MAXLEN + 1];
  4668. int mac_id;
  4669. dp_print_ring_stat_from_hal(pdev->soc,
  4670. &pdev->soc->reo_exception_ring,
  4671. "Reo Exception Ring");
  4672. dp_print_ring_stat_from_hal(pdev->soc,
  4673. &pdev->soc->reo_reinject_ring,
  4674. "Reo Inject Ring");
  4675. dp_print_ring_stat_from_hal(pdev->soc,
  4676. &pdev->soc->reo_cmd_ring,
  4677. "Reo Command Ring");
  4678. dp_print_ring_stat_from_hal(pdev->soc,
  4679. &pdev->soc->reo_status_ring,
  4680. "Reo Status Ring");
  4681. dp_print_ring_stat_from_hal(pdev->soc,
  4682. &pdev->soc->rx_rel_ring,
  4683. "Rx Release ring");
  4684. dp_print_ring_stat_from_hal(pdev->soc,
  4685. &pdev->soc->tcl_cmd_ring,
  4686. "Tcl command Ring");
  4687. dp_print_ring_stat_from_hal(pdev->soc,
  4688. &pdev->soc->tcl_status_ring,
  4689. "Tcl Status Ring");
  4690. dp_print_ring_stat_from_hal(pdev->soc,
  4691. &pdev->soc->wbm_desc_rel_ring,
  4692. "Wbm Desc Rel Ring");
  4693. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4694. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  4695. dp_print_ring_stat_from_hal(pdev->soc,
  4696. &pdev->soc->reo_dest_ring[i],
  4697. ring_name);
  4698. }
  4699. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  4700. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  4701. dp_print_ring_stat_from_hal(pdev->soc,
  4702. &pdev->soc->tcl_data_ring[i],
  4703. ring_name);
  4704. }
  4705. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  4706. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  4707. dp_print_ring_stat_from_hal(pdev->soc,
  4708. &pdev->soc->tx_comp_ring[i],
  4709. ring_name);
  4710. }
  4711. dp_print_ring_stat_from_hal(pdev->soc,
  4712. &pdev->rx_refill_buf_ring,
  4713. "Rx Refill Buf Ring");
  4714. dp_print_ring_stat_from_hal(pdev->soc,
  4715. &pdev->rx_refill_buf_ring2,
  4716. "Second Rx Refill Buf Ring");
  4717. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4718. dp_print_ring_stat_from_hal(pdev->soc,
  4719. &pdev->rxdma_mon_buf_ring[mac_id],
  4720. "Rxdma Mon Buf Ring");
  4721. dp_print_ring_stat_from_hal(pdev->soc,
  4722. &pdev->rxdma_mon_dst_ring[mac_id],
  4723. "Rxdma Mon Dst Ring");
  4724. dp_print_ring_stat_from_hal(pdev->soc,
  4725. &pdev->rxdma_mon_status_ring[mac_id],
  4726. "Rxdma Mon Status Ring");
  4727. dp_print_ring_stat_from_hal(pdev->soc,
  4728. &pdev->rxdma_mon_desc_ring[mac_id],
  4729. "Rxdma mon desc Ring");
  4730. }
  4731. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4732. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  4733. dp_print_ring_stat_from_hal(pdev->soc,
  4734. &pdev->rxdma_err_dst_ring[i],
  4735. ring_name);
  4736. }
  4737. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4738. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  4739. dp_print_ring_stat_from_hal(pdev->soc,
  4740. &pdev->rx_mac_buf_ring[i],
  4741. ring_name);
  4742. }
  4743. }
  4744. /**
  4745. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  4746. * @vdev: DP_VDEV handle
  4747. *
  4748. * Return:void
  4749. */
  4750. static inline void
  4751. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  4752. {
  4753. struct dp_peer *peer = NULL;
  4754. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  4755. DP_STATS_CLR(vdev->pdev);
  4756. DP_STATS_CLR(vdev->pdev->soc);
  4757. DP_STATS_CLR(vdev);
  4758. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4759. if (!peer)
  4760. return;
  4761. DP_STATS_CLR(peer);
  4762. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  4763. soc->cdp_soc.ol_ops->update_dp_stats(
  4764. vdev->pdev->ctrl_pdev,
  4765. &peer->stats,
  4766. peer->peer_ids[0],
  4767. UPDATE_PEER_STATS);
  4768. }
  4769. }
  4770. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4771. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4772. &vdev->stats, (uint16_t)vdev->vdev_id,
  4773. UPDATE_VDEV_STATS);
  4774. }
  4775. /**
  4776. * dp_print_rx_rates(): Print Rx rate stats
  4777. * @vdev: DP_VDEV handle
  4778. *
  4779. * Return:void
  4780. */
  4781. static inline void
  4782. dp_print_rx_rates(struct dp_vdev *vdev)
  4783. {
  4784. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4785. uint8_t i, mcs, pkt_type;
  4786. uint8_t index = 0;
  4787. char nss[DP_NSS_LENGTH];
  4788. DP_PRINT_STATS("Rx Rate Info:\n");
  4789. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4790. index = 0;
  4791. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4792. if (!dp_rate_string[pkt_type][mcs].valid)
  4793. continue;
  4794. DP_PRINT_STATS(" %s = %d",
  4795. dp_rate_string[pkt_type][mcs].mcs_type,
  4796. pdev->stats.rx.pkt_type[pkt_type].
  4797. mcs_count[mcs]);
  4798. }
  4799. DP_PRINT_STATS("\n");
  4800. }
  4801. index = 0;
  4802. for (i = 0; i < SS_COUNT; i++) {
  4803. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4804. " %d", pdev->stats.rx.nss[i]);
  4805. }
  4806. DP_PRINT_STATS("NSS(1-8) = %s",
  4807. nss);
  4808. DP_PRINT_STATS("SGI ="
  4809. " 0.8us %d,"
  4810. " 0.4us %d,"
  4811. " 1.6us %d,"
  4812. " 3.2us %d,",
  4813. pdev->stats.rx.sgi_count[0],
  4814. pdev->stats.rx.sgi_count[1],
  4815. pdev->stats.rx.sgi_count[2],
  4816. pdev->stats.rx.sgi_count[3]);
  4817. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4818. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  4819. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  4820. DP_PRINT_STATS("Reception Type ="
  4821. " SU: %d,"
  4822. " MU_MIMO:%d,"
  4823. " MU_OFDMA:%d,"
  4824. " MU_OFDMA_MIMO:%d\n",
  4825. pdev->stats.rx.reception_type[0],
  4826. pdev->stats.rx.reception_type[1],
  4827. pdev->stats.rx.reception_type[2],
  4828. pdev->stats.rx.reception_type[3]);
  4829. DP_PRINT_STATS("Aggregation:\n");
  4830. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  4831. pdev->stats.rx.ampdu_cnt);
  4832. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  4833. pdev->stats.rx.non_ampdu_cnt);
  4834. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  4835. pdev->stats.rx.amsdu_cnt);
  4836. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  4837. pdev->stats.rx.non_amsdu_cnt);
  4838. }
  4839. /**
  4840. * dp_print_tx_rates(): Print tx rates
  4841. * @vdev: DP_VDEV handle
  4842. *
  4843. * Return:void
  4844. */
  4845. static inline void
  4846. dp_print_tx_rates(struct dp_vdev *vdev)
  4847. {
  4848. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4849. uint8_t mcs, pkt_type;
  4850. uint32_t index;
  4851. DP_PRINT_STATS("Tx Rate Info:\n");
  4852. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4853. index = 0;
  4854. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4855. if (!dp_rate_string[pkt_type][mcs].valid)
  4856. continue;
  4857. DP_PRINT_STATS(" %s = %d",
  4858. dp_rate_string[pkt_type][mcs].mcs_type,
  4859. pdev->stats.tx.pkt_type[pkt_type].
  4860. mcs_count[mcs]);
  4861. }
  4862. DP_PRINT_STATS("\n");
  4863. }
  4864. DP_PRINT_STATS("SGI ="
  4865. " 0.8us %d"
  4866. " 0.4us %d"
  4867. " 1.6us %d"
  4868. " 3.2us %d",
  4869. pdev->stats.tx.sgi_count[0],
  4870. pdev->stats.tx.sgi_count[1],
  4871. pdev->stats.tx.sgi_count[2],
  4872. pdev->stats.tx.sgi_count[3]);
  4873. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4874. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  4875. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  4876. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  4877. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  4878. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  4879. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  4880. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  4881. DP_PRINT_STATS("Aggregation:\n");
  4882. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  4883. pdev->stats.tx.amsdu_cnt);
  4884. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  4885. pdev->stats.tx.non_amsdu_cnt);
  4886. }
  4887. /**
  4888. * dp_print_peer_stats():print peer stats
  4889. * @peer: DP_PEER handle
  4890. *
  4891. * return void
  4892. */
  4893. static inline void dp_print_peer_stats(struct dp_peer *peer)
  4894. {
  4895. uint8_t i, mcs, pkt_type;
  4896. uint32_t index;
  4897. char nss[DP_NSS_LENGTH];
  4898. DP_PRINT_STATS("Node Tx Stats:\n");
  4899. DP_PRINT_STATS("Total Packet Completions = %d",
  4900. peer->stats.tx.comp_pkt.num);
  4901. DP_PRINT_STATS("Total Bytes Completions = %llu",
  4902. peer->stats.tx.comp_pkt.bytes);
  4903. DP_PRINT_STATS("Success Packets = %d",
  4904. peer->stats.tx.tx_success.num);
  4905. DP_PRINT_STATS("Success Bytes = %llu",
  4906. peer->stats.tx.tx_success.bytes);
  4907. DP_PRINT_STATS("Unicast Success Packets = %d",
  4908. peer->stats.tx.ucast.num);
  4909. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  4910. peer->stats.tx.ucast.bytes);
  4911. DP_PRINT_STATS("Multicast Success Packets = %d",
  4912. peer->stats.tx.mcast.num);
  4913. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  4914. peer->stats.tx.mcast.bytes);
  4915. DP_PRINT_STATS("Broadcast Success Packets = %d",
  4916. peer->stats.tx.bcast.num);
  4917. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  4918. peer->stats.tx.bcast.bytes);
  4919. DP_PRINT_STATS("Packets Failed = %d",
  4920. peer->stats.tx.tx_failed);
  4921. DP_PRINT_STATS("Packets In OFDMA = %d",
  4922. peer->stats.tx.ofdma);
  4923. DP_PRINT_STATS("Packets In STBC = %d",
  4924. peer->stats.tx.stbc);
  4925. DP_PRINT_STATS("Packets In LDPC = %d",
  4926. peer->stats.tx.ldpc);
  4927. DP_PRINT_STATS("Packet Retries = %d",
  4928. peer->stats.tx.retries);
  4929. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  4930. peer->stats.tx.amsdu_cnt);
  4931. DP_PRINT_STATS("Last Packet RSSI = %d",
  4932. peer->stats.tx.last_ack_rssi);
  4933. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  4934. peer->stats.tx.dropped.fw_rem);
  4935. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  4936. peer->stats.tx.dropped.fw_rem_tx);
  4937. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  4938. peer->stats.tx.dropped.fw_rem_notx);
  4939. DP_PRINT_STATS("Dropped : Age Out = %d",
  4940. peer->stats.tx.dropped.age_out);
  4941. DP_PRINT_STATS("NAWDS : ");
  4942. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  4943. peer->stats.tx.nawds_mcast_drop);
  4944. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  4945. peer->stats.tx.nawds_mcast.num);
  4946. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  4947. peer->stats.tx.nawds_mcast.bytes);
  4948. DP_PRINT_STATS("Rate Info:");
  4949. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4950. index = 0;
  4951. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4952. if (!dp_rate_string[pkt_type][mcs].valid)
  4953. continue;
  4954. DP_PRINT_STATS(" %s = %d",
  4955. dp_rate_string[pkt_type][mcs].mcs_type,
  4956. peer->stats.tx.pkt_type[pkt_type].
  4957. mcs_count[mcs]);
  4958. }
  4959. DP_PRINT_STATS("\n");
  4960. }
  4961. DP_PRINT_STATS("SGI = "
  4962. " 0.8us %d"
  4963. " 0.4us %d"
  4964. " 1.6us %d"
  4965. " 3.2us %d",
  4966. peer->stats.tx.sgi_count[0],
  4967. peer->stats.tx.sgi_count[1],
  4968. peer->stats.tx.sgi_count[2],
  4969. peer->stats.tx.sgi_count[3]);
  4970. DP_PRINT_STATS("Excess Retries per AC ");
  4971. DP_PRINT_STATS(" Best effort = %d",
  4972. peer->stats.tx.excess_retries_per_ac[0]);
  4973. DP_PRINT_STATS(" Background= %d",
  4974. peer->stats.tx.excess_retries_per_ac[1]);
  4975. DP_PRINT_STATS(" Video = %d",
  4976. peer->stats.tx.excess_retries_per_ac[2]);
  4977. DP_PRINT_STATS(" Voice = %d",
  4978. peer->stats.tx.excess_retries_per_ac[3]);
  4979. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  4980. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  4981. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  4982. index = 0;
  4983. for (i = 0; i < SS_COUNT; i++) {
  4984. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4985. " %d", peer->stats.tx.nss[i]);
  4986. }
  4987. DP_PRINT_STATS("NSS(1-8) = %s",
  4988. nss);
  4989. DP_PRINT_STATS("Aggregation:");
  4990. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  4991. peer->stats.tx.amsdu_cnt);
  4992. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  4993. peer->stats.tx.non_amsdu_cnt);
  4994. DP_PRINT_STATS("Node Rx Stats:");
  4995. DP_PRINT_STATS("Packets Sent To Stack = %d",
  4996. peer->stats.rx.to_stack.num);
  4997. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  4998. peer->stats.rx.to_stack.bytes);
  4999. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5000. DP_PRINT_STATS("Ring Id = %d", i);
  5001. DP_PRINT_STATS(" Packets Received = %d",
  5002. peer->stats.rx.rcvd_reo[i].num);
  5003. DP_PRINT_STATS(" Bytes Received = %llu",
  5004. peer->stats.rx.rcvd_reo[i].bytes);
  5005. }
  5006. DP_PRINT_STATS("Multicast Packets Received = %d",
  5007. peer->stats.rx.multicast.num);
  5008. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5009. peer->stats.rx.multicast.bytes);
  5010. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5011. peer->stats.rx.bcast.num);
  5012. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5013. peer->stats.rx.bcast.bytes);
  5014. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5015. peer->stats.rx.intra_bss.pkts.num);
  5016. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5017. peer->stats.rx.intra_bss.pkts.bytes);
  5018. DP_PRINT_STATS("Raw Packets Received = %d",
  5019. peer->stats.rx.raw.num);
  5020. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5021. peer->stats.rx.raw.bytes);
  5022. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5023. peer->stats.rx.err.mic_err);
  5024. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5025. peer->stats.rx.err.decrypt_err);
  5026. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5027. peer->stats.rx.non_ampdu_cnt);
  5028. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5029. peer->stats.rx.ampdu_cnt);
  5030. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5031. peer->stats.rx.non_amsdu_cnt);
  5032. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5033. peer->stats.rx.amsdu_cnt);
  5034. DP_PRINT_STATS("NAWDS : ");
  5035. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5036. peer->stats.rx.nawds_mcast_drop);
  5037. DP_PRINT_STATS("SGI ="
  5038. " 0.8us %d"
  5039. " 0.4us %d"
  5040. " 1.6us %d"
  5041. " 3.2us %d",
  5042. peer->stats.rx.sgi_count[0],
  5043. peer->stats.rx.sgi_count[1],
  5044. peer->stats.rx.sgi_count[2],
  5045. peer->stats.rx.sgi_count[3]);
  5046. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5047. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5048. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5049. DP_PRINT_STATS("Reception Type ="
  5050. " SU %d,"
  5051. " MU_MIMO %d,"
  5052. " MU_OFDMA %d,"
  5053. " MU_OFDMA_MIMO %d",
  5054. peer->stats.rx.reception_type[0],
  5055. peer->stats.rx.reception_type[1],
  5056. peer->stats.rx.reception_type[2],
  5057. peer->stats.rx.reception_type[3]);
  5058. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5059. index = 0;
  5060. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5061. if (!dp_rate_string[pkt_type][mcs].valid)
  5062. continue;
  5063. DP_PRINT_STATS(" %s = %d",
  5064. dp_rate_string[pkt_type][mcs].mcs_type,
  5065. peer->stats.rx.pkt_type[pkt_type].
  5066. mcs_count[mcs]);
  5067. }
  5068. DP_PRINT_STATS("\n");
  5069. }
  5070. index = 0;
  5071. for (i = 0; i < SS_COUNT; i++) {
  5072. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5073. " %d", peer->stats.rx.nss[i]);
  5074. }
  5075. DP_PRINT_STATS("NSS(1-8) = %s",
  5076. nss);
  5077. DP_PRINT_STATS("Aggregation:");
  5078. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5079. peer->stats.rx.ampdu_cnt);
  5080. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5081. peer->stats.rx.non_ampdu_cnt);
  5082. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5083. peer->stats.rx.amsdu_cnt);
  5084. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5085. peer->stats.rx.non_amsdu_cnt);
  5086. }
  5087. /**
  5088. * dp_print_host_stats()- Function to print the stats aggregated at host
  5089. * @vdev_handle: DP_VDEV handle
  5090. * @type: host stats type
  5091. *
  5092. * Available Stat types
  5093. * TXRX_CLEAR_STATS : Clear the stats
  5094. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5095. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5096. * TXRX_TX_HOST_STATS: Print Tx Stats
  5097. * TXRX_RX_HOST_STATS: Print Rx Stats
  5098. * TXRX_AST_STATS: Print AST Stats
  5099. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5100. *
  5101. * Return: 0 on success, print error message in case of failure
  5102. */
  5103. static int
  5104. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  5105. {
  5106. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5107. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5108. dp_aggregate_pdev_stats(pdev);
  5109. switch (type) {
  5110. case TXRX_CLEAR_STATS:
  5111. dp_txrx_host_stats_clr(vdev);
  5112. break;
  5113. case TXRX_RX_RATE_STATS:
  5114. dp_print_rx_rates(vdev);
  5115. break;
  5116. case TXRX_TX_RATE_STATS:
  5117. dp_print_tx_rates(vdev);
  5118. break;
  5119. case TXRX_TX_HOST_STATS:
  5120. dp_print_pdev_tx_stats(pdev);
  5121. dp_print_soc_tx_stats(pdev->soc);
  5122. break;
  5123. case TXRX_RX_HOST_STATS:
  5124. dp_print_pdev_rx_stats(pdev);
  5125. dp_print_soc_rx_stats(pdev->soc);
  5126. break;
  5127. case TXRX_AST_STATS:
  5128. dp_print_ast_stats(pdev->soc);
  5129. dp_print_peer_table(vdev);
  5130. break;
  5131. case TXRX_SRNG_PTR_STATS:
  5132. dp_print_ring_stats(pdev);
  5133. break;
  5134. case TXRX_RX_MON_STATS:
  5135. dp_print_pdev_rx_mon_stats(pdev);
  5136. break;
  5137. default:
  5138. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5139. break;
  5140. }
  5141. return 0;
  5142. }
  5143. /*
  5144. * dp_get_host_peer_stats()- function to print peer stats
  5145. * @pdev_handle: DP_PDEV handle
  5146. * @mac_addr: mac address of the peer
  5147. *
  5148. * Return: void
  5149. */
  5150. static void
  5151. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5152. {
  5153. struct dp_peer *peer;
  5154. uint8_t local_id;
  5155. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5156. &local_id);
  5157. if (!peer) {
  5158. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5159. "%s: Invalid peer\n", __func__);
  5160. return;
  5161. }
  5162. dp_print_peer_stats(peer);
  5163. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5164. return;
  5165. }
  5166. /*
  5167. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5168. * @pdev: DP_PDEV handle
  5169. *
  5170. * Return: void
  5171. */
  5172. static void
  5173. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5174. {
  5175. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5176. int mac_id;
  5177. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5178. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5179. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5180. pdev->pdev_id);
  5181. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5182. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5183. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5184. }
  5185. }
  5186. /*
  5187. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5188. * @pdev: DP_PDEV handle
  5189. *
  5190. * Return: void
  5191. */
  5192. static void
  5193. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5194. {
  5195. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5196. int mac_id;
  5197. htt_tlv_filter.mpdu_start = 1;
  5198. htt_tlv_filter.msdu_start = 0;
  5199. htt_tlv_filter.packet = 0;
  5200. htt_tlv_filter.msdu_end = 0;
  5201. htt_tlv_filter.mpdu_end = 0;
  5202. htt_tlv_filter.attention = 0;
  5203. htt_tlv_filter.ppdu_start = 1;
  5204. htt_tlv_filter.ppdu_end = 1;
  5205. htt_tlv_filter.ppdu_end_user_stats = 1;
  5206. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5207. htt_tlv_filter.ppdu_end_status_done = 1;
  5208. htt_tlv_filter.enable_fp = 1;
  5209. htt_tlv_filter.enable_md = 0;
  5210. if (pdev->mcopy_mode) {
  5211. htt_tlv_filter.packet_header = 1;
  5212. htt_tlv_filter.enable_mo = 1;
  5213. }
  5214. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5215. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5216. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5217. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5218. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5219. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5220. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5221. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5222. pdev->pdev_id);
  5223. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5224. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5225. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5226. }
  5227. }
  5228. /*
  5229. *dp_set_bpr_enable() - API to enable/disable bpr feature
  5230. *@pdev_handle: DP_PDEV handle.
  5231. *@val: Provided value.
  5232. *
  5233. *Return: void
  5234. */
  5235. static void
  5236. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  5237. {
  5238. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5239. switch (val) {
  5240. case CDP_BPR_DISABLE:
  5241. pdev->bpr_enable = CDP_BPR_DISABLE;
  5242. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5243. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  5244. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5245. } else if (pdev->enhanced_stats_en &&
  5246. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5247. !pdev->pktlog_ppdu_stats) {
  5248. dp_h2t_cfg_stats_msg_send(pdev,
  5249. DP_PPDU_STATS_CFG_ENH_STATS,
  5250. pdev->pdev_id);
  5251. }
  5252. break;
  5253. case CDP_BPR_ENABLE:
  5254. pdev->bpr_enable = CDP_BPR_ENABLE;
  5255. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  5256. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  5257. dp_h2t_cfg_stats_msg_send(pdev,
  5258. DP_PPDU_STATS_CFG_BPR,
  5259. pdev->pdev_id);
  5260. } else if (pdev->enhanced_stats_en &&
  5261. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5262. !pdev->pktlog_ppdu_stats) {
  5263. dp_h2t_cfg_stats_msg_send(pdev,
  5264. DP_PPDU_STATS_CFG_BPR_ENH,
  5265. pdev->pdev_id);
  5266. } else if (pdev->pktlog_ppdu_stats) {
  5267. dp_h2t_cfg_stats_msg_send(pdev,
  5268. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  5269. pdev->pdev_id);
  5270. }
  5271. break;
  5272. default:
  5273. break;
  5274. }
  5275. }
  5276. /*
  5277. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5278. * @pdev_handle: DP_PDEV handle
  5279. * @val: user provided value
  5280. *
  5281. * Return: void
  5282. */
  5283. static void
  5284. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5285. {
  5286. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5287. switch (val) {
  5288. case 0:
  5289. pdev->tx_sniffer_enable = 0;
  5290. pdev->mcopy_mode = 0;
  5291. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en) {
  5292. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5293. dp_ppdu_ring_reset(pdev);
  5294. } else if (pdev->enhanced_stats_en) {
  5295. dp_h2t_cfg_stats_msg_send(pdev,
  5296. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5297. }
  5298. break;
  5299. case 1:
  5300. pdev->tx_sniffer_enable = 1;
  5301. pdev->mcopy_mode = 0;
  5302. if (!pdev->pktlog_ppdu_stats)
  5303. dp_h2t_cfg_stats_msg_send(pdev,
  5304. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5305. break;
  5306. case 2:
  5307. pdev->mcopy_mode = 1;
  5308. pdev->tx_sniffer_enable = 0;
  5309. if (!pdev->enhanced_stats_en)
  5310. dp_ppdu_ring_cfg(pdev);
  5311. if (!pdev->pktlog_ppdu_stats)
  5312. dp_h2t_cfg_stats_msg_send(pdev,
  5313. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5314. break;
  5315. default:
  5316. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5317. "Invalid value\n");
  5318. break;
  5319. }
  5320. }
  5321. /*
  5322. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5323. * @pdev_handle: DP_PDEV handle
  5324. *
  5325. * Return: void
  5326. */
  5327. static void
  5328. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5329. {
  5330. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5331. pdev->enhanced_stats_en = 1;
  5332. if (!pdev->mcopy_mode)
  5333. dp_ppdu_ring_cfg(pdev);
  5334. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  5335. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5336. }
  5337. /*
  5338. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5339. * @pdev_handle: DP_PDEV handle
  5340. *
  5341. * Return: void
  5342. */
  5343. static void
  5344. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5345. {
  5346. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5347. pdev->enhanced_stats_en = 0;
  5348. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  5349. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5350. if (!pdev->mcopy_mode)
  5351. dp_ppdu_ring_reset(pdev);
  5352. }
  5353. /*
  5354. * dp_get_fw_peer_stats()- function to print peer stats
  5355. * @pdev_handle: DP_PDEV handle
  5356. * @mac_addr: mac address of the peer
  5357. * @cap: Type of htt stats requested
  5358. *
  5359. * Currently Supporting only MAC ID based requests Only
  5360. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5361. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5362. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5363. *
  5364. * Return: void
  5365. */
  5366. static void
  5367. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5368. uint32_t cap)
  5369. {
  5370. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5371. int i;
  5372. uint32_t config_param0 = 0;
  5373. uint32_t config_param1 = 0;
  5374. uint32_t config_param2 = 0;
  5375. uint32_t config_param3 = 0;
  5376. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5377. config_param0 |= (1 << (cap + 1));
  5378. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5379. config_param1 |= (1 << i);
  5380. }
  5381. config_param2 |= (mac_addr[0] & 0x000000ff);
  5382. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5383. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5384. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5385. config_param3 |= (mac_addr[4] & 0x000000ff);
  5386. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5387. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5388. config_param0, config_param1, config_param2,
  5389. config_param3, 0, 0, 0);
  5390. }
  5391. /* This struct definition will be removed from here
  5392. * once it get added in FW headers*/
  5393. struct httstats_cmd_req {
  5394. uint32_t config_param0;
  5395. uint32_t config_param1;
  5396. uint32_t config_param2;
  5397. uint32_t config_param3;
  5398. int cookie;
  5399. u_int8_t stats_id;
  5400. };
  5401. /*
  5402. * dp_get_htt_stats: function to process the httstas request
  5403. * @pdev_handle: DP pdev handle
  5404. * @data: pointer to request data
  5405. * @data_len: length for request data
  5406. *
  5407. * return: void
  5408. */
  5409. static void
  5410. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5411. {
  5412. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5413. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5414. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5415. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5416. req->config_param0, req->config_param1,
  5417. req->config_param2, req->config_param3,
  5418. req->cookie, 0, 0);
  5419. }
  5420. /*
  5421. * dp_set_pdev_param: function to set parameters in pdev
  5422. * @pdev_handle: DP pdev handle
  5423. * @param: parameter type to be set
  5424. * @val: value of parameter to be set
  5425. *
  5426. * return: void
  5427. */
  5428. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5429. enum cdp_pdev_param_type param, uint8_t val)
  5430. {
  5431. switch (param) {
  5432. case CDP_CONFIG_DEBUG_SNIFFER:
  5433. dp_config_debug_sniffer(pdev_handle, val);
  5434. break;
  5435. case CDP_CONFIG_BPR_ENABLE:
  5436. dp_set_bpr_enable(pdev_handle, val);
  5437. break;
  5438. default:
  5439. break;
  5440. }
  5441. }
  5442. /*
  5443. * dp_set_vdev_param: function to set parameters in vdev
  5444. * @param: parameter type to be set
  5445. * @val: value of parameter to be set
  5446. *
  5447. * return: void
  5448. */
  5449. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5450. enum cdp_vdev_param_type param, uint32_t val)
  5451. {
  5452. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5453. switch (param) {
  5454. case CDP_ENABLE_WDS:
  5455. vdev->wds_enabled = val;
  5456. break;
  5457. case CDP_ENABLE_NAWDS:
  5458. vdev->nawds_enabled = val;
  5459. break;
  5460. case CDP_ENABLE_MCAST_EN:
  5461. vdev->mcast_enhancement_en = val;
  5462. break;
  5463. case CDP_ENABLE_PROXYSTA:
  5464. vdev->proxysta_vdev = val;
  5465. break;
  5466. case CDP_UPDATE_TDLS_FLAGS:
  5467. vdev->tdls_link_connected = val;
  5468. break;
  5469. case CDP_CFG_WDS_AGING_TIMER:
  5470. if (val == 0)
  5471. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5472. else if (val != vdev->wds_aging_timer_val)
  5473. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5474. vdev->wds_aging_timer_val = val;
  5475. break;
  5476. case CDP_ENABLE_AP_BRIDGE:
  5477. if (wlan_op_mode_sta != vdev->opmode)
  5478. vdev->ap_bridge_enabled = val;
  5479. else
  5480. vdev->ap_bridge_enabled = false;
  5481. break;
  5482. case CDP_ENABLE_CIPHER:
  5483. vdev->sec_type = val;
  5484. break;
  5485. case CDP_ENABLE_QWRAP_ISOLATION:
  5486. vdev->isolation_vdev = val;
  5487. break;
  5488. default:
  5489. break;
  5490. }
  5491. dp_tx_vdev_update_search_flags(vdev);
  5492. }
  5493. /**
  5494. * dp_peer_set_nawds: set nawds bit in peer
  5495. * @peer_handle: pointer to peer
  5496. * @value: enable/disable nawds
  5497. *
  5498. * return: void
  5499. */
  5500. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5501. {
  5502. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5503. peer->nawds_enabled = value;
  5504. }
  5505. /*
  5506. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5507. * @vdev_handle: DP_VDEV handle
  5508. * @map_id:ID of map that needs to be updated
  5509. *
  5510. * Return: void
  5511. */
  5512. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5513. uint8_t map_id)
  5514. {
  5515. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5516. vdev->dscp_tid_map_id = map_id;
  5517. return;
  5518. }
  5519. /*
  5520. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  5521. * @pdev_handle: DP_PDEV handle
  5522. * @buf: to hold pdev_stats
  5523. *
  5524. * Return: int
  5525. */
  5526. static int
  5527. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  5528. {
  5529. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5530. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  5531. struct cdp_txrx_stats_req req = {0,};
  5532. dp_aggregate_pdev_stats(pdev);
  5533. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  5534. req.cookie_val = 1;
  5535. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5536. req.param1, req.param2, req.param3, 0,
  5537. req.cookie_val, 0);
  5538. msleep(DP_MAX_SLEEP_TIME);
  5539. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  5540. req.cookie_val = 1;
  5541. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5542. req.param1, req.param2, req.param3, 0,
  5543. req.cookie_val, 0);
  5544. msleep(DP_MAX_SLEEP_TIME);
  5545. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  5546. return TXRX_STATS_LEVEL;
  5547. }
  5548. /**
  5549. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  5550. * @pdev: DP_PDEV handle
  5551. * @map_id: ID of map that needs to be updated
  5552. * @tos: index value in map
  5553. * @tid: tid value passed by the user
  5554. *
  5555. * Return: void
  5556. */
  5557. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  5558. uint8_t map_id, uint8_t tos, uint8_t tid)
  5559. {
  5560. uint8_t dscp;
  5561. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  5562. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  5563. pdev->dscp_tid_map[map_id][dscp] = tid;
  5564. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  5565. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  5566. map_id, dscp);
  5567. return;
  5568. }
  5569. /**
  5570. * dp_fw_stats_process(): Process TxRX FW stats request
  5571. * @vdev_handle: DP VDEV handle
  5572. * @req: stats request
  5573. *
  5574. * return: int
  5575. */
  5576. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  5577. struct cdp_txrx_stats_req *req)
  5578. {
  5579. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5580. struct dp_pdev *pdev = NULL;
  5581. uint32_t stats = req->stats;
  5582. uint8_t mac_id = req->mac_id;
  5583. if (!vdev) {
  5584. DP_TRACE(NONE, "VDEV not found");
  5585. return 1;
  5586. }
  5587. pdev = vdev->pdev;
  5588. /*
  5589. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  5590. * from param0 to param3 according to below rule:
  5591. *
  5592. * PARAM:
  5593. * - config_param0 : start_offset (stats type)
  5594. * - config_param1 : stats bmask from start offset
  5595. * - config_param2 : stats bmask from start offset + 32
  5596. * - config_param3 : stats bmask from start offset + 64
  5597. */
  5598. if (req->stats == CDP_TXRX_STATS_0) {
  5599. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  5600. req->param1 = 0xFFFFFFFF;
  5601. req->param2 = 0xFFFFFFFF;
  5602. req->param3 = 0xFFFFFFFF;
  5603. }
  5604. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  5605. req->param1, req->param2, req->param3,
  5606. 0, 0, mac_id);
  5607. }
  5608. /**
  5609. * dp_txrx_stats_request - function to map to firmware and host stats
  5610. * @vdev: virtual handle
  5611. * @req: stats request
  5612. *
  5613. * Return: integer
  5614. */
  5615. static int dp_txrx_stats_request(struct cdp_vdev *vdev,
  5616. struct cdp_txrx_stats_req *req)
  5617. {
  5618. int host_stats;
  5619. int fw_stats;
  5620. enum cdp_stats stats;
  5621. if (!vdev || !req) {
  5622. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5623. "Invalid vdev/req instance");
  5624. return 0;
  5625. }
  5626. stats = req->stats;
  5627. if (stats >= CDP_TXRX_MAX_STATS)
  5628. return 0;
  5629. /*
  5630. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  5631. * has to be updated if new FW HTT stats added
  5632. */
  5633. if (stats > CDP_TXRX_STATS_HTT_MAX)
  5634. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  5635. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  5636. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  5637. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5638. "stats: %u fw_stats_type: %d host_stats_type: %d",
  5639. stats, fw_stats, host_stats);
  5640. if (fw_stats != TXRX_FW_STATS_INVALID) {
  5641. /* update request with FW stats type */
  5642. req->stats = fw_stats;
  5643. return dp_fw_stats_process(vdev, req);
  5644. }
  5645. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  5646. (host_stats <= TXRX_HOST_STATS_MAX))
  5647. return dp_print_host_stats(vdev, host_stats);
  5648. else
  5649. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5650. "Wrong Input for TxRx Stats");
  5651. return 0;
  5652. }
  5653. /*
  5654. * dp_print_napi_stats(): NAPI stats
  5655. * @soc - soc handle
  5656. */
  5657. static void dp_print_napi_stats(struct dp_soc *soc)
  5658. {
  5659. hif_print_napi_stats(soc->hif_handle);
  5660. }
  5661. /*
  5662. * dp_print_per_ring_stats(): Packet count per ring
  5663. * @soc - soc handle
  5664. */
  5665. static void dp_print_per_ring_stats(struct dp_soc *soc)
  5666. {
  5667. uint8_t ring;
  5668. uint16_t core;
  5669. uint64_t total_packets;
  5670. DP_TRACE(FATAL, "Reo packets per ring:");
  5671. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  5672. total_packets = 0;
  5673. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  5674. for (core = 0; core < NR_CPUS; core++) {
  5675. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  5676. core, soc->stats.rx.ring_packets[core][ring]);
  5677. total_packets += soc->stats.rx.ring_packets[core][ring];
  5678. }
  5679. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  5680. ring, total_packets);
  5681. }
  5682. }
  5683. /*
  5684. * dp_txrx_path_stats() - Function to display dump stats
  5685. * @soc - soc handle
  5686. *
  5687. * return: none
  5688. */
  5689. static void dp_txrx_path_stats(struct dp_soc *soc)
  5690. {
  5691. uint8_t error_code;
  5692. uint8_t loop_pdev;
  5693. struct dp_pdev *pdev;
  5694. uint8_t i;
  5695. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  5696. pdev = soc->pdev_list[loop_pdev];
  5697. dp_aggregate_pdev_stats(pdev);
  5698. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5699. "Tx path Statistics:");
  5700. DP_TRACE(FATAL, "from stack: %u msdus (%llu bytes)",
  5701. pdev->stats.tx_i.rcvd.num,
  5702. pdev->stats.tx_i.rcvd.bytes);
  5703. DP_TRACE(FATAL, "processed from host: %u msdus (%llu bytes)",
  5704. pdev->stats.tx_i.processed.num,
  5705. pdev->stats.tx_i.processed.bytes);
  5706. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%llu bytes)",
  5707. pdev->stats.tx.tx_success.num,
  5708. pdev->stats.tx.tx_success.bytes);
  5709. DP_TRACE(FATAL, "Dropped in host:");
  5710. DP_TRACE(FATAL, "Total packets dropped: %u,",
  5711. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5712. DP_TRACE(FATAL, "Descriptor not available: %u",
  5713. pdev->stats.tx_i.dropped.desc_na);
  5714. DP_TRACE(FATAL, "Ring full: %u",
  5715. pdev->stats.tx_i.dropped.ring_full);
  5716. DP_TRACE(FATAL, "Enqueue fail: %u",
  5717. pdev->stats.tx_i.dropped.enqueue_fail);
  5718. DP_TRACE(FATAL, "DMA Error: %u",
  5719. pdev->stats.tx_i.dropped.dma_error);
  5720. DP_TRACE(FATAL, "Dropped in hardware:");
  5721. DP_TRACE(FATAL, "total packets dropped: %u",
  5722. pdev->stats.tx.tx_failed);
  5723. DP_TRACE(FATAL, "mpdu age out: %u",
  5724. pdev->stats.tx.dropped.age_out);
  5725. DP_TRACE(FATAL, "firmware removed: %u",
  5726. pdev->stats.tx.dropped.fw_rem);
  5727. DP_TRACE(FATAL, "firmware removed tx: %u",
  5728. pdev->stats.tx.dropped.fw_rem_tx);
  5729. DP_TRACE(FATAL, "firmware removed notx %u",
  5730. pdev->stats.tx.dropped.fw_rem_notx);
  5731. DP_TRACE(FATAL, "peer_invalid: %u",
  5732. pdev->soc->stats.tx.tx_invalid_peer.num);
  5733. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  5734. DP_TRACE(FATAL, "Single Packet: %u",
  5735. pdev->stats.tx_comp_histogram.pkts_1);
  5736. DP_TRACE(FATAL, "2-20 Packets: %u",
  5737. pdev->stats.tx_comp_histogram.pkts_2_20);
  5738. DP_TRACE(FATAL, "21-40 Packets: %u",
  5739. pdev->stats.tx_comp_histogram.pkts_21_40);
  5740. DP_TRACE(FATAL, "41-60 Packets: %u",
  5741. pdev->stats.tx_comp_histogram.pkts_41_60);
  5742. DP_TRACE(FATAL, "61-80 Packets: %u",
  5743. pdev->stats.tx_comp_histogram.pkts_61_80);
  5744. DP_TRACE(FATAL, "81-100 Packets: %u",
  5745. pdev->stats.tx_comp_histogram.pkts_81_100);
  5746. DP_TRACE(FATAL, "101-200 Packets: %u",
  5747. pdev->stats.tx_comp_histogram.pkts_101_200);
  5748. DP_TRACE(FATAL, " 201+ Packets: %u",
  5749. pdev->stats.tx_comp_histogram.pkts_201_plus);
  5750. DP_TRACE(FATAL, "Rx path statistics");
  5751. DP_TRACE(FATAL, "delivered %u msdus ( %llu bytes),",
  5752. pdev->stats.rx.to_stack.num,
  5753. pdev->stats.rx.to_stack.bytes);
  5754. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  5755. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %llu bytes),",
  5756. i, pdev->stats.rx.rcvd_reo[i].num,
  5757. pdev->stats.rx.rcvd_reo[i].bytes);
  5758. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %llu bytes),",
  5759. pdev->stats.rx.intra_bss.pkts.num,
  5760. pdev->stats.rx.intra_bss.pkts.bytes);
  5761. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %llu bytes),",
  5762. pdev->stats.rx.intra_bss.fail.num,
  5763. pdev->stats.rx.intra_bss.fail.bytes);
  5764. DP_TRACE(FATAL, "raw packets %u msdus ( %llu bytes),",
  5765. pdev->stats.rx.raw.num,
  5766. pdev->stats.rx.raw.bytes);
  5767. DP_TRACE(FATAL, "dropped: error %u msdus",
  5768. pdev->stats.rx.err.mic_err);
  5769. DP_TRACE(FATAL, "peer invalid %u",
  5770. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  5771. DP_TRACE(FATAL, "Reo Statistics");
  5772. DP_TRACE(FATAL, "rbm error: %u msdus",
  5773. pdev->soc->stats.rx.err.invalid_rbm);
  5774. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  5775. pdev->soc->stats.rx.err.hal_ring_access_fail);
  5776. DP_TRACE(FATAL, "Reo errors");
  5777. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  5778. error_code++) {
  5779. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  5780. error_code,
  5781. pdev->soc->stats.rx.err.reo_error[error_code]);
  5782. }
  5783. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  5784. error_code++) {
  5785. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  5786. error_code,
  5787. pdev->soc->stats.rx.err
  5788. .rxdma_error[error_code]);
  5789. }
  5790. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  5791. DP_TRACE(FATAL, "Single Packet: %u",
  5792. pdev->stats.rx_ind_histogram.pkts_1);
  5793. DP_TRACE(FATAL, "2-20 Packets: %u",
  5794. pdev->stats.rx_ind_histogram.pkts_2_20);
  5795. DP_TRACE(FATAL, "21-40 Packets: %u",
  5796. pdev->stats.rx_ind_histogram.pkts_21_40);
  5797. DP_TRACE(FATAL, "41-60 Packets: %u",
  5798. pdev->stats.rx_ind_histogram.pkts_41_60);
  5799. DP_TRACE(FATAL, "61-80 Packets: %u",
  5800. pdev->stats.rx_ind_histogram.pkts_61_80);
  5801. DP_TRACE(FATAL, "81-100 Packets: %u",
  5802. pdev->stats.rx_ind_histogram.pkts_81_100);
  5803. DP_TRACE(FATAL, "101-200 Packets: %u",
  5804. pdev->stats.rx_ind_histogram.pkts_101_200);
  5805. DP_TRACE(FATAL, " 201+ Packets: %u",
  5806. pdev->stats.rx_ind_histogram.pkts_201_plus);
  5807. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  5808. __func__,
  5809. pdev->soc->wlan_cfg_ctx->tso_enabled,
  5810. pdev->soc->wlan_cfg_ctx->lro_enabled,
  5811. pdev->soc->wlan_cfg_ctx->rx_hash,
  5812. pdev->soc->wlan_cfg_ctx->napi_enabled);
  5813. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5814. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  5815. __func__,
  5816. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  5817. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  5818. #endif
  5819. }
  5820. }
  5821. /*
  5822. * dp_txrx_dump_stats() - Dump statistics
  5823. * @value - Statistics option
  5824. */
  5825. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  5826. enum qdf_stats_verbosity_level level)
  5827. {
  5828. struct dp_soc *soc =
  5829. (struct dp_soc *)psoc;
  5830. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5831. if (!soc) {
  5832. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5833. "%s: soc is NULL", __func__);
  5834. return QDF_STATUS_E_INVAL;
  5835. }
  5836. switch (value) {
  5837. case CDP_TXRX_PATH_STATS:
  5838. dp_txrx_path_stats(soc);
  5839. break;
  5840. case CDP_RX_RING_STATS:
  5841. dp_print_per_ring_stats(soc);
  5842. break;
  5843. case CDP_TXRX_TSO_STATS:
  5844. /* TODO: NOT IMPLEMENTED */
  5845. break;
  5846. case CDP_DUMP_TX_FLOW_POOL_INFO:
  5847. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  5848. break;
  5849. case CDP_DP_NAPI_STATS:
  5850. dp_print_napi_stats(soc);
  5851. break;
  5852. case CDP_TXRX_DESC_STATS:
  5853. /* TODO: NOT IMPLEMENTED */
  5854. break;
  5855. default:
  5856. status = QDF_STATUS_E_INVAL;
  5857. break;
  5858. }
  5859. return status;
  5860. }
  5861. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5862. /**
  5863. * dp_update_flow_control_parameters() - API to store datapath
  5864. * config parameters
  5865. * @soc: soc handle
  5866. * @cfg: ini parameter handle
  5867. *
  5868. * Return: void
  5869. */
  5870. static inline
  5871. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5872. struct cdp_config_params *params)
  5873. {
  5874. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  5875. params->tx_flow_stop_queue_threshold;
  5876. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  5877. params->tx_flow_start_queue_offset;
  5878. }
  5879. #else
  5880. static inline
  5881. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5882. struct cdp_config_params *params)
  5883. {
  5884. }
  5885. #endif
  5886. /**
  5887. * dp_update_config_parameters() - API to store datapath
  5888. * config parameters
  5889. * @soc: soc handle
  5890. * @cfg: ini parameter handle
  5891. *
  5892. * Return: status
  5893. */
  5894. static
  5895. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  5896. struct cdp_config_params *params)
  5897. {
  5898. struct dp_soc *soc = (struct dp_soc *)psoc;
  5899. if (!(soc)) {
  5900. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5901. "%s: Invalid handle", __func__);
  5902. return QDF_STATUS_E_INVAL;
  5903. }
  5904. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  5905. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  5906. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  5907. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  5908. params->tcp_udp_checksumoffload;
  5909. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  5910. dp_update_flow_control_parameters(soc, params);
  5911. return QDF_STATUS_SUCCESS;
  5912. }
  5913. /**
  5914. * dp_txrx_set_wds_rx_policy() - API to store datapath
  5915. * config parameters
  5916. * @vdev_handle - datapath vdev handle
  5917. * @cfg: ini parameter handle
  5918. *
  5919. * Return: status
  5920. */
  5921. #ifdef WDS_VENDOR_EXTENSION
  5922. void
  5923. dp_txrx_set_wds_rx_policy(
  5924. struct cdp_vdev *vdev_handle,
  5925. u_int32_t val)
  5926. {
  5927. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5928. struct dp_peer *peer;
  5929. if (vdev->opmode == wlan_op_mode_ap) {
  5930. /* for ap, set it on bss_peer */
  5931. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5932. if (peer->bss_peer) {
  5933. peer->wds_ecm.wds_rx_filter = 1;
  5934. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5935. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5936. break;
  5937. }
  5938. }
  5939. } else if (vdev->opmode == wlan_op_mode_sta) {
  5940. peer = TAILQ_FIRST(&vdev->peer_list);
  5941. peer->wds_ecm.wds_rx_filter = 1;
  5942. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5943. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5944. }
  5945. }
  5946. /**
  5947. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  5948. *
  5949. * @peer_handle - datapath peer handle
  5950. * @wds_tx_ucast: policy for unicast transmission
  5951. * @wds_tx_mcast: policy for multicast transmission
  5952. *
  5953. * Return: void
  5954. */
  5955. void
  5956. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  5957. int wds_tx_ucast, int wds_tx_mcast)
  5958. {
  5959. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5960. if (wds_tx_ucast || wds_tx_mcast) {
  5961. peer->wds_enabled = 1;
  5962. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  5963. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  5964. } else {
  5965. peer->wds_enabled = 0;
  5966. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  5967. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  5968. }
  5969. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5970. FL("Policy Update set to :\
  5971. peer->wds_enabled %d\
  5972. peer->wds_ecm.wds_tx_ucast_4addr %d\
  5973. peer->wds_ecm.wds_tx_mcast_4addr %d\n"),
  5974. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  5975. peer->wds_ecm.wds_tx_mcast_4addr);
  5976. return;
  5977. }
  5978. #endif
  5979. static struct cdp_wds_ops dp_ops_wds = {
  5980. .vdev_set_wds = dp_vdev_set_wds,
  5981. #ifdef WDS_VENDOR_EXTENSION
  5982. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  5983. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  5984. #endif
  5985. };
  5986. /*
  5987. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  5988. * @vdev_handle - datapath vdev handle
  5989. * @callback - callback function
  5990. * @ctxt: callback context
  5991. *
  5992. */
  5993. static void
  5994. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  5995. ol_txrx_data_tx_cb callback, void *ctxt)
  5996. {
  5997. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5998. vdev->tx_non_std_data_callback.func = callback;
  5999. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6000. }
  6001. /**
  6002. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6003. * @pdev_hdl: datapath pdev handle
  6004. *
  6005. * Return: opaque pointer to dp txrx handle
  6006. */
  6007. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6008. {
  6009. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6010. return pdev->dp_txrx_handle;
  6011. }
  6012. /**
  6013. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6014. * @pdev_hdl: datapath pdev handle
  6015. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6016. *
  6017. * Return: void
  6018. */
  6019. static void
  6020. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  6021. {
  6022. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6023. pdev->dp_txrx_handle = dp_txrx_hdl;
  6024. }
  6025. /**
  6026. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  6027. * @soc_handle: datapath soc handle
  6028. *
  6029. * Return: opaque pointer to external dp (non-core DP)
  6030. */
  6031. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  6032. {
  6033. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6034. return soc->external_txrx_handle;
  6035. }
  6036. /**
  6037. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  6038. * @soc_handle: datapath soc handle
  6039. * @txrx_handle: opaque pointer to external dp (non-core DP)
  6040. *
  6041. * Return: void
  6042. */
  6043. static void
  6044. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  6045. {
  6046. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6047. soc->external_txrx_handle = txrx_handle;
  6048. }
  6049. #ifdef FEATURE_AST
  6050. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  6051. {
  6052. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  6053. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  6054. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6055. /*
  6056. * For BSS peer, new peer is not created on alloc_node if the
  6057. * peer with same address already exists , instead refcnt is
  6058. * increased for existing peer. Correspondingly in delete path,
  6059. * only refcnt is decreased; and peer is only deleted , when all
  6060. * references are deleted. So delete_in_progress should not be set
  6061. * for bss_peer, unless only 2 reference remains (peer map reference
  6062. * and peer hash table reference).
  6063. */
  6064. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  6065. return;
  6066. }
  6067. peer->delete_in_progress = true;
  6068. dp_peer_delete_ast_entries(soc, peer);
  6069. }
  6070. #endif
  6071. #ifdef ATH_SUPPORT_NAC_RSSI
  6072. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  6073. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  6074. uint8_t chan_num)
  6075. {
  6076. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6077. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6078. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6079. pdev->nac_rssi_filtering = 1;
  6080. /* Store address of NAC (neighbour peer) which will be checked
  6081. * against TA of received packets.
  6082. */
  6083. if (cmd == CDP_NAC_PARAM_ADD) {
  6084. qdf_mem_copy(vdev->cdp_nac_rssi.client_mac,
  6085. client_macaddr, DP_MAC_ADDR_LEN);
  6086. vdev->cdp_nac_rssi_enabled = 1;
  6087. } else if (cmd == CDP_NAC_PARAM_DEL) {
  6088. if (!qdf_mem_cmp(vdev->cdp_nac_rssi.client_mac,
  6089. client_macaddr, DP_MAC_ADDR_LEN)) {
  6090. /* delete this peer from the list */
  6091. qdf_mem_zero(vdev->cdp_nac_rssi.client_mac,
  6092. DP_MAC_ADDR_LEN);
  6093. }
  6094. vdev->cdp_nac_rssi_enabled = 0;
  6095. }
  6096. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6097. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6098. ((void *)vdev->pdev->ctrl_pdev,
  6099. vdev->vdev_id, cmd, bssid);
  6100. return QDF_STATUS_SUCCESS;
  6101. }
  6102. #endif
  6103. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6104. uint32_t max_peers)
  6105. {
  6106. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6107. soc->max_peers = max_peers;
  6108. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6109. if (dp_peer_find_attach(soc))
  6110. return QDF_STATUS_E_FAILURE;
  6111. return QDF_STATUS_SUCCESS;
  6112. }
  6113. /**
  6114. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  6115. * @dp_pdev: dp pdev handle
  6116. * @ctrl_pdev: UMAC ctrl pdev handle
  6117. *
  6118. * Return: void
  6119. */
  6120. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  6121. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  6122. {
  6123. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  6124. pdev->ctrl_pdev = ctrl_pdev;
  6125. }
  6126. static struct cdp_cmn_ops dp_ops_cmn = {
  6127. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6128. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6129. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6130. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6131. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6132. .txrx_peer_create = dp_peer_create_wifi3,
  6133. .txrx_peer_setup = dp_peer_setup_wifi3,
  6134. #ifdef FEATURE_AST
  6135. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6136. #else
  6137. .txrx_peer_teardown = NULL,
  6138. #endif
  6139. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6140. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6141. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6142. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6143. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6144. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6145. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6146. .txrx_peer_delete = dp_peer_delete_wifi3,
  6147. .txrx_vdev_register = dp_vdev_register_wifi3,
  6148. .txrx_soc_detach = dp_soc_detach_wifi3,
  6149. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6150. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6151. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6152. .txrx_ath_getstats = dp_get_device_stats,
  6153. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6154. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6155. .delba_process = dp_delba_process_wifi3,
  6156. .set_addba_response = dp_set_addba_response,
  6157. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6158. .flush_cache_rx_queue = NULL,
  6159. /* TODO: get API's for dscp-tid need to be added*/
  6160. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6161. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6162. .txrx_stats_request = dp_txrx_stats_request,
  6163. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6164. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6165. .txrx_set_nac = dp_set_nac,
  6166. .txrx_get_tx_pending = dp_get_tx_pending,
  6167. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6168. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6169. .display_stats = dp_txrx_dump_stats,
  6170. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6171. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6172. #ifdef DP_INTR_POLL_BASED
  6173. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6174. #else
  6175. .txrx_intr_attach = dp_soc_interrupt_attach,
  6176. #endif
  6177. .txrx_intr_detach = dp_soc_interrupt_detach,
  6178. .set_pn_check = dp_set_pn_check_wifi3,
  6179. .update_config_parameters = dp_update_config_parameters,
  6180. /* TODO: Add other functions */
  6181. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6182. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6183. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6184. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6185. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6186. .tx_send = dp_tx_send,
  6187. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6188. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6189. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6190. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6191. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  6192. };
  6193. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6194. .txrx_peer_authorize = dp_peer_authorize,
  6195. #ifdef QCA_SUPPORT_SON
  6196. .txrx_set_inact_params = dp_set_inact_params,
  6197. .txrx_start_inact_timer = dp_start_inact_timer,
  6198. .txrx_set_overload = dp_set_overload,
  6199. .txrx_peer_is_inact = dp_peer_is_inact,
  6200. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6201. #endif
  6202. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6203. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6204. #ifdef MESH_MODE_SUPPORT
  6205. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6206. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6207. #endif
  6208. .txrx_set_vdev_param = dp_set_vdev_param,
  6209. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6210. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6211. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6212. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6213. .txrx_update_filter_neighbour_peers =
  6214. dp_update_filter_neighbour_peers,
  6215. .txrx_get_sec_type = dp_get_sec_type,
  6216. /* TODO: Add other functions */
  6217. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6218. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6219. #ifdef WDI_EVENT_ENABLE
  6220. .txrx_get_pldev = dp_get_pldev,
  6221. #endif
  6222. .txrx_set_pdev_param = dp_set_pdev_param,
  6223. #ifdef ATH_SUPPORT_NAC_RSSI
  6224. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6225. #endif
  6226. .set_key = dp_set_michael_key,
  6227. };
  6228. static struct cdp_me_ops dp_ops_me = {
  6229. #ifdef ATH_SUPPORT_IQUE
  6230. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6231. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6232. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6233. #endif
  6234. };
  6235. static struct cdp_mon_ops dp_ops_mon = {
  6236. .txrx_monitor_set_filter_ucast_data = NULL,
  6237. .txrx_monitor_set_filter_mcast_data = NULL,
  6238. .txrx_monitor_set_filter_non_data = NULL,
  6239. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6240. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6241. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6242. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6243. /* Added support for HK advance filter */
  6244. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6245. };
  6246. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6247. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6248. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6249. .get_htt_stats = dp_get_htt_stats,
  6250. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6251. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6252. .txrx_stats_publish = dp_txrx_stats_publish,
  6253. /* TODO */
  6254. };
  6255. static struct cdp_raw_ops dp_ops_raw = {
  6256. /* TODO */
  6257. };
  6258. #ifdef CONFIG_WIN
  6259. static struct cdp_pflow_ops dp_ops_pflow = {
  6260. /* TODO */
  6261. };
  6262. #endif /* CONFIG_WIN */
  6263. #ifdef FEATURE_RUNTIME_PM
  6264. /**
  6265. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6266. * @opaque_pdev: DP pdev context
  6267. *
  6268. * DP is ready to runtime suspend if there are no pending TX packets.
  6269. *
  6270. * Return: QDF_STATUS
  6271. */
  6272. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6273. {
  6274. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6275. struct dp_soc *soc = pdev->soc;
  6276. /* Call DP TX flow control API to check if there is any
  6277. pending packets */
  6278. if (soc->intr_mode == DP_INTR_POLL)
  6279. qdf_timer_stop(&soc->int_timer);
  6280. return QDF_STATUS_SUCCESS;
  6281. }
  6282. /**
  6283. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6284. * @opaque_pdev: DP pdev context
  6285. *
  6286. * Resume DP for runtime PM.
  6287. *
  6288. * Return: QDF_STATUS
  6289. */
  6290. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6291. {
  6292. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6293. struct dp_soc *soc = pdev->soc;
  6294. void *hal_srng;
  6295. int i;
  6296. if (soc->intr_mode == DP_INTR_POLL)
  6297. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6298. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6299. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6300. if (hal_srng) {
  6301. /* We actually only need to acquire the lock */
  6302. hal_srng_access_start(soc->hal_soc, hal_srng);
  6303. /* Update SRC ring head pointer for HW to send
  6304. all pending packets */
  6305. hal_srng_access_end(soc->hal_soc, hal_srng);
  6306. }
  6307. }
  6308. return QDF_STATUS_SUCCESS;
  6309. }
  6310. #endif /* FEATURE_RUNTIME_PM */
  6311. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6312. {
  6313. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6314. struct dp_soc *soc = pdev->soc;
  6315. if (soc->intr_mode == DP_INTR_POLL)
  6316. qdf_timer_stop(&soc->int_timer);
  6317. return QDF_STATUS_SUCCESS;
  6318. }
  6319. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6320. {
  6321. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6322. struct dp_soc *soc = pdev->soc;
  6323. if (soc->intr_mode == DP_INTR_POLL)
  6324. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6325. return QDF_STATUS_SUCCESS;
  6326. }
  6327. #ifndef CONFIG_WIN
  6328. static struct cdp_misc_ops dp_ops_misc = {
  6329. .tx_non_std = dp_tx_non_std,
  6330. .get_opmode = dp_get_opmode,
  6331. #ifdef FEATURE_RUNTIME_PM
  6332. .runtime_suspend = dp_runtime_suspend,
  6333. .runtime_resume = dp_runtime_resume,
  6334. #endif /* FEATURE_RUNTIME_PM */
  6335. .pkt_log_init = dp_pkt_log_init,
  6336. .pkt_log_con_service = dp_pkt_log_con_service,
  6337. };
  6338. static struct cdp_flowctl_ops dp_ops_flowctl = {
  6339. /* WIFI 3.0 DP implement as required. */
  6340. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6341. .flow_pool_map_handler = dp_tx_flow_pool_map,
  6342. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  6343. .register_pause_cb = dp_txrx_register_pause_cb,
  6344. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  6345. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  6346. };
  6347. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  6348. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6349. };
  6350. #ifdef IPA_OFFLOAD
  6351. static struct cdp_ipa_ops dp_ops_ipa = {
  6352. .ipa_get_resource = dp_ipa_get_resource,
  6353. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  6354. .ipa_op_response = dp_ipa_op_response,
  6355. .ipa_register_op_cb = dp_ipa_register_op_cb,
  6356. .ipa_get_stat = dp_ipa_get_stat,
  6357. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  6358. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  6359. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  6360. .ipa_setup = dp_ipa_setup,
  6361. .ipa_cleanup = dp_ipa_cleanup,
  6362. .ipa_setup_iface = dp_ipa_setup_iface,
  6363. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  6364. .ipa_enable_pipes = dp_ipa_enable_pipes,
  6365. .ipa_disable_pipes = dp_ipa_disable_pipes,
  6366. .ipa_set_perf_level = dp_ipa_set_perf_level
  6367. };
  6368. #endif
  6369. static struct cdp_bus_ops dp_ops_bus = {
  6370. .bus_suspend = dp_bus_suspend,
  6371. .bus_resume = dp_bus_resume
  6372. };
  6373. static struct cdp_ocb_ops dp_ops_ocb = {
  6374. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6375. };
  6376. static struct cdp_throttle_ops dp_ops_throttle = {
  6377. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6378. };
  6379. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  6380. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6381. };
  6382. static struct cdp_cfg_ops dp_ops_cfg = {
  6383. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6384. };
  6385. /*
  6386. * dp_wrapper_peer_get_ref_by_addr - wrapper function to get to peer
  6387. * @dev: physical device instance
  6388. * @peer_mac_addr: peer mac address
  6389. * @local_id: local id for the peer
  6390. * @debug_id: to track enum peer access
  6391. * Return: peer instance pointer
  6392. */
  6393. static inline void *
  6394. dp_wrapper_peer_get_ref_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  6395. u8 *local_id,
  6396. enum peer_debug_id_type debug_id)
  6397. {
  6398. /*
  6399. * Currently this function does not implement the "get ref"
  6400. * functionality and is mapped to dp_find_peer_by_addr which does not
  6401. * increment the peer ref count. So the peer state is uncertain after
  6402. * calling this API. The functionality needs to be implemented.
  6403. * Accordingly the corresponding release_ref function is NULL.
  6404. */
  6405. return dp_find_peer_by_addr(dev, peer_mac_addr, local_id);
  6406. }
  6407. static struct cdp_peer_ops dp_ops_peer = {
  6408. .register_peer = dp_register_peer,
  6409. .clear_peer = dp_clear_peer,
  6410. .find_peer_by_addr = dp_find_peer_by_addr,
  6411. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  6412. .peer_get_ref_by_addr = dp_wrapper_peer_get_ref_by_addr,
  6413. .peer_release_ref = NULL,
  6414. .local_peer_id = dp_local_peer_id,
  6415. .peer_find_by_local_id = dp_peer_find_by_local_id,
  6416. .peer_state_update = dp_peer_state_update,
  6417. .get_vdevid = dp_get_vdevid,
  6418. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  6419. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  6420. .get_vdev_for_peer = dp_get_vdev_for_peer,
  6421. .get_peer_state = dp_get_peer_state,
  6422. .last_assoc_received = dp_get_last_assoc_received,
  6423. .last_disassoc_received = dp_get_last_disassoc_received,
  6424. .last_deauth_received = dp_get_last_deauth_received,
  6425. };
  6426. #endif
  6427. static struct cdp_ops dp_txrx_ops = {
  6428. .cmn_drv_ops = &dp_ops_cmn,
  6429. .ctrl_ops = &dp_ops_ctrl,
  6430. .me_ops = &dp_ops_me,
  6431. .mon_ops = &dp_ops_mon,
  6432. .host_stats_ops = &dp_ops_host_stats,
  6433. .wds_ops = &dp_ops_wds,
  6434. .raw_ops = &dp_ops_raw,
  6435. #ifdef CONFIG_WIN
  6436. .pflow_ops = &dp_ops_pflow,
  6437. #endif /* CONFIG_WIN */
  6438. #ifndef CONFIG_WIN
  6439. .misc_ops = &dp_ops_misc,
  6440. .cfg_ops = &dp_ops_cfg,
  6441. .flowctl_ops = &dp_ops_flowctl,
  6442. .l_flowctl_ops = &dp_ops_l_flowctl,
  6443. #ifdef IPA_OFFLOAD
  6444. .ipa_ops = &dp_ops_ipa,
  6445. #endif
  6446. .bus_ops = &dp_ops_bus,
  6447. .ocb_ops = &dp_ops_ocb,
  6448. .peer_ops = &dp_ops_peer,
  6449. .throttle_ops = &dp_ops_throttle,
  6450. .mob_stats_ops = &dp_ops_mob_stats,
  6451. #endif
  6452. };
  6453. /*
  6454. * dp_soc_set_txrx_ring_map()
  6455. * @dp_soc: DP handler for soc
  6456. *
  6457. * Return: Void
  6458. */
  6459. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  6460. {
  6461. uint32_t i;
  6462. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  6463. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  6464. }
  6465. }
  6466. /*
  6467. * dp_soc_attach_wifi3() - Attach txrx SOC
  6468. * @ctrl_psoc: Opaque SOC handle from control plane
  6469. * @htc_handle: Opaque HTC handle
  6470. * @hif_handle: Opaque HIF handle
  6471. * @qdf_osdev: QDF device
  6472. *
  6473. * Return: DP SOC handle on success, NULL on failure
  6474. */
  6475. /*
  6476. * Local prototype added to temporarily address warning caused by
  6477. * -Wmissing-prototypes. A more correct solution, namely to expose
  6478. * a prototype in an appropriate header file, will come later.
  6479. */
  6480. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6481. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6482. struct ol_if_ops *ol_ops);
  6483. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6484. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6485. struct ol_if_ops *ol_ops)
  6486. {
  6487. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  6488. if (!soc) {
  6489. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6490. FL("DP SOC memory allocation failed"));
  6491. goto fail0;
  6492. }
  6493. soc->cdp_soc.ops = &dp_txrx_ops;
  6494. soc->cdp_soc.ol_ops = ol_ops;
  6495. soc->ctrl_psoc = ctrl_psoc;
  6496. soc->osdev = qdf_osdev;
  6497. soc->hif_handle = hif_handle;
  6498. soc->hal_soc = hif_get_hal_handle(hif_handle);
  6499. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  6500. soc->hal_soc, qdf_osdev);
  6501. if (!soc->htt_handle) {
  6502. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6503. FL("HTT attach failed"));
  6504. goto fail1;
  6505. }
  6506. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  6507. if (!soc->wlan_cfg_ctx) {
  6508. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6509. FL("wlan_cfg_soc_attach failed"));
  6510. goto fail2;
  6511. }
  6512. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx, rx_hash);
  6513. soc->cce_disable = false;
  6514. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  6515. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6516. CDP_CFG_MAX_PEER_ID);
  6517. if (ret != -EINVAL) {
  6518. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  6519. }
  6520. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6521. CDP_CFG_CCE_DISABLE);
  6522. if (ret == 1)
  6523. soc->cce_disable = true;
  6524. }
  6525. qdf_spinlock_create(&soc->peer_ref_mutex);
  6526. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  6527. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  6528. /* fill the tx/rx cpu ring map*/
  6529. dp_soc_set_txrx_ring_map(soc);
  6530. qdf_spinlock_create(&soc->htt_stats.lock);
  6531. /* initialize work queue for stats processing */
  6532. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  6533. /*Initialize inactivity timer for wifison */
  6534. dp_init_inact_timer(soc);
  6535. return (void *)soc;
  6536. fail2:
  6537. htt_soc_detach(soc->htt_handle);
  6538. fail1:
  6539. qdf_mem_free(soc);
  6540. fail0:
  6541. return NULL;
  6542. }
  6543. /*
  6544. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  6545. *
  6546. * @soc: handle to DP soc
  6547. * @mac_id: MAC id
  6548. *
  6549. * Return: Return pdev corresponding to MAC
  6550. */
  6551. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  6552. {
  6553. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  6554. return soc->pdev_list[mac_id];
  6555. /* Typically for MCL as there only 1 PDEV*/
  6556. return soc->pdev_list[0];
  6557. }
  6558. /*
  6559. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  6560. * @soc: DP SoC context
  6561. * @max_mac_rings: No of MAC rings
  6562. *
  6563. * Return: None
  6564. */
  6565. static
  6566. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  6567. int *max_mac_rings)
  6568. {
  6569. bool dbs_enable = false;
  6570. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  6571. dbs_enable = soc->cdp_soc.ol_ops->
  6572. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  6573. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  6574. }
  6575. /*
  6576. * dp_set_pktlog_wifi3() - attach txrx vdev
  6577. * @pdev: Datapath PDEV handle
  6578. * @event: which event's notifications are being subscribed to
  6579. * @enable: WDI event subscribe or not. (True or False)
  6580. *
  6581. * Return: Success, NULL on failure
  6582. */
  6583. #ifdef WDI_EVENT_ENABLE
  6584. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  6585. bool enable)
  6586. {
  6587. struct dp_soc *soc = pdev->soc;
  6588. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6589. int max_mac_rings = wlan_cfg_get_num_mac_rings
  6590. (pdev->wlan_cfg_ctx);
  6591. uint8_t mac_id = 0;
  6592. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  6593. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  6594. FL("Max_mac_rings %d \n"),
  6595. max_mac_rings);
  6596. if (enable) {
  6597. switch (event) {
  6598. case WDI_EVENT_RX_DESC:
  6599. if (pdev->monitor_vdev) {
  6600. /* Nothing needs to be done if monitor mode is
  6601. * enabled
  6602. */
  6603. return 0;
  6604. }
  6605. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  6606. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  6607. htt_tlv_filter.mpdu_start = 1;
  6608. htt_tlv_filter.msdu_start = 1;
  6609. htt_tlv_filter.msdu_end = 1;
  6610. htt_tlv_filter.mpdu_end = 1;
  6611. htt_tlv_filter.packet_header = 1;
  6612. htt_tlv_filter.attention = 1;
  6613. htt_tlv_filter.ppdu_start = 1;
  6614. htt_tlv_filter.ppdu_end = 1;
  6615. htt_tlv_filter.ppdu_end_user_stats = 1;
  6616. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6617. htt_tlv_filter.ppdu_end_status_done = 1;
  6618. htt_tlv_filter.enable_fp = 1;
  6619. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6620. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6621. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6622. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6623. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6624. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6625. for (mac_id = 0; mac_id < max_mac_rings;
  6626. mac_id++) {
  6627. int mac_for_pdev =
  6628. dp_get_mac_id_for_pdev(mac_id,
  6629. pdev->pdev_id);
  6630. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6631. mac_for_pdev,
  6632. pdev->rxdma_mon_status_ring[mac_id]
  6633. .hal_srng,
  6634. RXDMA_MONITOR_STATUS,
  6635. RX_BUFFER_SIZE,
  6636. &htt_tlv_filter);
  6637. }
  6638. if (soc->reap_timer_init)
  6639. qdf_timer_mod(&soc->mon_reap_timer,
  6640. DP_INTR_POLL_TIMER_MS);
  6641. }
  6642. break;
  6643. case WDI_EVENT_LITE_RX:
  6644. if (pdev->monitor_vdev) {
  6645. /* Nothing needs to be done if monitor mode is
  6646. * enabled
  6647. */
  6648. return 0;
  6649. }
  6650. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  6651. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  6652. htt_tlv_filter.ppdu_start = 1;
  6653. htt_tlv_filter.ppdu_end = 1;
  6654. htt_tlv_filter.ppdu_end_user_stats = 1;
  6655. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6656. htt_tlv_filter.ppdu_end_status_done = 1;
  6657. htt_tlv_filter.mpdu_start = 1;
  6658. htt_tlv_filter.enable_fp = 1;
  6659. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6660. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6661. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6662. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6663. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6664. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6665. for (mac_id = 0; mac_id < max_mac_rings;
  6666. mac_id++) {
  6667. int mac_for_pdev =
  6668. dp_get_mac_id_for_pdev(mac_id,
  6669. pdev->pdev_id);
  6670. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6671. mac_for_pdev,
  6672. pdev->rxdma_mon_status_ring[mac_id]
  6673. .hal_srng,
  6674. RXDMA_MONITOR_STATUS,
  6675. RX_BUFFER_SIZE_PKTLOG_LITE,
  6676. &htt_tlv_filter);
  6677. }
  6678. if (soc->reap_timer_init)
  6679. qdf_timer_mod(&soc->mon_reap_timer,
  6680. DP_INTR_POLL_TIMER_MS);
  6681. }
  6682. break;
  6683. case WDI_EVENT_LITE_T2H:
  6684. if (pdev->monitor_vdev) {
  6685. /* Nothing needs to be done if monitor mode is
  6686. * enabled
  6687. */
  6688. return 0;
  6689. }
  6690. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6691. int mac_for_pdev = dp_get_mac_id_for_pdev(
  6692. mac_id, pdev->pdev_id);
  6693. pdev->pktlog_ppdu_stats = true;
  6694. dp_h2t_cfg_stats_msg_send(pdev,
  6695. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  6696. mac_for_pdev);
  6697. }
  6698. break;
  6699. default:
  6700. /* Nothing needs to be done for other pktlog types */
  6701. break;
  6702. }
  6703. } else {
  6704. switch (event) {
  6705. case WDI_EVENT_RX_DESC:
  6706. case WDI_EVENT_LITE_RX:
  6707. if (pdev->monitor_vdev) {
  6708. /* Nothing needs to be done if monitor mode is
  6709. * enabled
  6710. */
  6711. return 0;
  6712. }
  6713. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  6714. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  6715. for (mac_id = 0; mac_id < max_mac_rings;
  6716. mac_id++) {
  6717. int mac_for_pdev =
  6718. dp_get_mac_id_for_pdev(mac_id,
  6719. pdev->pdev_id);
  6720. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6721. mac_for_pdev,
  6722. pdev->rxdma_mon_status_ring[mac_id]
  6723. .hal_srng,
  6724. RXDMA_MONITOR_STATUS,
  6725. RX_BUFFER_SIZE,
  6726. &htt_tlv_filter);
  6727. }
  6728. if (soc->reap_timer_init)
  6729. qdf_timer_stop(&soc->mon_reap_timer);
  6730. }
  6731. break;
  6732. case WDI_EVENT_LITE_T2H:
  6733. if (pdev->monitor_vdev) {
  6734. /* Nothing needs to be done if monitor mode is
  6735. * enabled
  6736. */
  6737. return 0;
  6738. }
  6739. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  6740. * passing value 0. Once these macros will define in htt
  6741. * header file will use proper macros
  6742. */
  6743. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6744. int mac_for_pdev =
  6745. dp_get_mac_id_for_pdev(mac_id,
  6746. pdev->pdev_id);
  6747. pdev->pktlog_ppdu_stats = false;
  6748. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6749. dp_h2t_cfg_stats_msg_send(pdev, 0,
  6750. mac_for_pdev);
  6751. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  6752. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  6753. mac_for_pdev);
  6754. } else if (pdev->enhanced_stats_en) {
  6755. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  6756. mac_for_pdev);
  6757. }
  6758. }
  6759. break;
  6760. default:
  6761. /* Nothing needs to be done for other pktlog types */
  6762. break;
  6763. }
  6764. }
  6765. return 0;
  6766. }
  6767. #endif
  6768. #ifdef CONFIG_MCL
  6769. /*
  6770. * dp_service_mon_rings()- timer to reap monitor rings
  6771. * reqd as we are not getting ppdu end interrupts
  6772. * @arg: SoC Handle
  6773. *
  6774. * Return:
  6775. *
  6776. */
  6777. static void dp_service_mon_rings(void *arg)
  6778. {
  6779. struct dp_soc *soc = (struct dp_soc *) arg;
  6780. int ring = 0, work_done, mac_id;
  6781. struct dp_pdev *pdev = NULL;
  6782. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  6783. pdev = soc->pdev_list[ring];
  6784. if (pdev == NULL)
  6785. continue;
  6786. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6787. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6788. pdev->pdev_id);
  6789. work_done = dp_mon_process(soc, mac_for_pdev,
  6790. QCA_NAPI_BUDGET);
  6791. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  6792. FL("Reaped %d descs from Monitor rings"),
  6793. work_done);
  6794. }
  6795. }
  6796. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  6797. }
  6798. #ifndef REMOVE_PKT_LOG
  6799. /**
  6800. * dp_pkt_log_init() - API to initialize packet log
  6801. * @ppdev: physical device handle
  6802. * @scn: HIF context
  6803. *
  6804. * Return: none
  6805. */
  6806. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  6807. {
  6808. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  6809. if (handle->pkt_log_init) {
  6810. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6811. "%s: Packet log not initialized", __func__);
  6812. return;
  6813. }
  6814. pktlog_sethandle(&handle->pl_dev, scn);
  6815. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  6816. if (pktlogmod_init(scn)) {
  6817. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6818. "%s: pktlogmod_init failed", __func__);
  6819. handle->pkt_log_init = false;
  6820. } else {
  6821. handle->pkt_log_init = true;
  6822. }
  6823. }
  6824. /**
  6825. * dp_pkt_log_con_service() - connect packet log service
  6826. * @ppdev: physical device handle
  6827. * @scn: device context
  6828. *
  6829. * Return: none
  6830. */
  6831. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  6832. {
  6833. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  6834. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  6835. pktlog_htc_attach();
  6836. }
  6837. /**
  6838. * dp_pktlogmod_exit() - API to cleanup pktlog info
  6839. * @handle: Pdev handle
  6840. *
  6841. * Return: none
  6842. */
  6843. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  6844. {
  6845. void *scn = (void *)handle->soc->hif_handle;
  6846. if (!scn) {
  6847. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6848. "%s: Invalid hif(scn) handle", __func__);
  6849. return;
  6850. }
  6851. pktlogmod_exit(scn);
  6852. handle->pkt_log_init = false;
  6853. }
  6854. #endif
  6855. #else
  6856. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  6857. #endif