dp_main.c 277 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812981398149815981698179818981998209821982298239824982598269827982898299830983198329833983498359836983798389839984098419842984398449845984698479848984998509851985298539854985598569857985898599860986198629863986498659866986798689869987098719872987398749875987698779878987998809881988298839884988598869887988898899890989198929893989498959896989798989899990099019902990399049905990699079908990999109911991299139914991599169917991899199920992199229923992499259926992799289929993099319932993399349935993699379938993999409941994299439944994599469947994899499950995199529953995499559956995799589959996099619962996399649965996699679968996999709971997299739974997599769977997899799980998199829983998499859986998799889989999099919992999399949995999699979998999910000100011000210003100041000510006100071000810009100101001110012100131001410015100161001710018100191002010021100221002310024100251002610027100281002910030100311003210033100341003510036100371003810039100401004110042100431004410045100461004710048100491005010051100521005310054100551005610057100581005910060100611006210063100641006510066100671006810069100701007110072100731007410075100761007710078100791008010081100821008310084100851008610087100881008910090100911009210093100941009510096100971009810099101001010110102101031010410105101061010710108101091011010111101121011310114101151011610117101181011910120101211012210123101241012510126101271012810129101301013110132101331013410135101361013710138101391014010141101421014310144101451014610147101481014910150101511015210153101541015510156101571015810159101601016110162101631016410165101661016710168101691017010171101721017310174101751017610177101781017910180101811018210183101841018510186101871018810189101901019110192101931019410195101961019710198101991020010201102021020310204102051020610207102081020910210102111021210213102141021510216102171021810219102201022110222102231022410225102261022710228102291023010231102321023310234102351023610237102381023910240102411024210243102441024510246102471024810249102501025110252102531025410255102561025710258102591026010261102621026310264102651026610267102681026910270102711027210273102741027510276102771027810279102801028110282102831028410285102861028710288102891029010291102921029310294102951029610297102981029910300103011030210303103041030510306103071030810309103101031110312103131031410315103161031710318103191032010321103221032310324103251032610327103281032910330103311033210333
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include "dp_rx_mon.h"
  35. #ifdef DP_RATETABLE_SUPPORT
  36. #include "dp_ratetable.h"
  37. #endif
  38. #include <cdp_txrx_handle.h>
  39. #include <wlan_cfg.h>
  40. #include "cdp_txrx_cmn_struct.h"
  41. #include "cdp_txrx_stats_struct.h"
  42. #include "cdp_txrx_cmn_reg.h"
  43. #include <qdf_util.h>
  44. #include "dp_peer.h"
  45. #include "dp_rx_mon.h"
  46. #include "htt_stats.h"
  47. #include "htt_ppdu_stats.h"
  48. #include "dp_htt.h"
  49. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  50. #include "cfg_ucfg_api.h"
  51. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  52. #include "cdp_txrx_flow_ctrl_v2.h"
  53. #else
  54. static inline void
  55. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  56. {
  57. return;
  58. }
  59. #endif
  60. #include "dp_ipa.h"
  61. #include "dp_cal_client_api.h"
  62. #ifdef CONFIG_MCL
  63. extern int con_mode_monitor;
  64. #ifndef REMOVE_PKT_LOG
  65. #include <pktlog_ac_api.h>
  66. #include <pktlog_ac.h>
  67. #endif
  68. #endif
  69. #ifdef WLAN_RX_PKT_CAPTURE_ENH
  70. #include "dp_rx_mon_feature.h"
  71. #else
  72. /*
  73. * dp_config_enh_rx_capture()- API to enable/disable enhanced rx capture
  74. * @pdev_handle: DP_PDEV handle
  75. * @val: user provided value
  76. *
  77. * Return: QDF_STATUS
  78. */
  79. static QDF_STATUS
  80. dp_config_enh_rx_capture(struct cdp_pdev *pdev_handle, int val)
  81. {
  82. return QDF_STATUS_E_INVAL;
  83. }
  84. #endif
  85. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  86. #include "dp_tx_capture.h"
  87. #else
  88. /*
  89. * dp_config_enh_tx_capture()- API to enable/disable enhanced tx capture
  90. * @pdev_handle: DP_PDEV handle
  91. * @val: user provided value
  92. *
  93. * Return: QDF_STATUS
  94. */
  95. static QDF_STATUS
  96. dp_config_enh_tx_capture(struct cdp_pdev *pdev_handle, int val)
  97. {
  98. return QDF_STATUS_E_INVAL;
  99. }
  100. #endif
  101. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  102. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  103. static struct dp_soc *
  104. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  105. struct ol_if_ops *ol_ops, uint16_t device_id);
  106. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  107. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  108. uint8_t *peer_mac_addr,
  109. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  110. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  111. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  112. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  113. #ifdef ENABLE_VERBOSE_DEBUG
  114. bool is_dp_verbose_debug_enabled;
  115. #endif
  116. #define DP_INTR_POLL_TIMER_MS 10
  117. /* Generic AST entry aging timer value */
  118. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  119. /* WDS AST entry aging timer value */
  120. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  121. #define DP_WDS_AST_AGING_TIMER_CNT \
  122. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  123. #define DP_MCS_LENGTH (6*MAX_MCS)
  124. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  125. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  126. #define DP_CURR_FW_STATS_AVAIL 19
  127. #define DP_HTT_DBG_EXT_STATS_MAX 256
  128. #define DP_MAX_SLEEP_TIME 100
  129. #ifndef QCA_WIFI_3_0_EMU
  130. #define SUSPEND_DRAIN_WAIT 500
  131. #else
  132. #define SUSPEND_DRAIN_WAIT 3000
  133. #endif
  134. #ifdef IPA_OFFLOAD
  135. /* Exclude IPA rings from the interrupt context */
  136. #define TX_RING_MASK_VAL 0xb
  137. #define RX_RING_MASK_VAL 0x7
  138. #else
  139. #define TX_RING_MASK_VAL 0xF
  140. #define RX_RING_MASK_VAL 0xF
  141. #endif
  142. #define STR_MAXLEN 64
  143. #define RNG_ERR "SRNG setup failed for"
  144. /* Threshold for peer's cached buf queue beyond which frames are dropped */
  145. #define DP_RX_CACHED_BUFQ_THRESH 64
  146. /**
  147. * default_dscp_tid_map - Default DSCP-TID mapping
  148. *
  149. * DSCP TID
  150. * 000000 0
  151. * 001000 1
  152. * 010000 2
  153. * 011000 3
  154. * 100000 4
  155. * 101000 5
  156. * 110000 6
  157. * 111000 7
  158. */
  159. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  160. 0, 0, 0, 0, 0, 0, 0, 0,
  161. 1, 1, 1, 1, 1, 1, 1, 1,
  162. 2, 2, 2, 2, 2, 2, 2, 2,
  163. 3, 3, 3, 3, 3, 3, 3, 3,
  164. 4, 4, 4, 4, 4, 4, 4, 4,
  165. 5, 5, 5, 5, 5, 5, 5, 5,
  166. 6, 6, 6, 6, 6, 6, 6, 6,
  167. 7, 7, 7, 7, 7, 7, 7, 7,
  168. };
  169. /**
  170. * default_pcp_tid_map - Default PCP-TID mapping
  171. *
  172. * PCP TID
  173. * 000 0
  174. * 001 1
  175. * 010 2
  176. * 011 3
  177. * 100 4
  178. * 101 5
  179. * 110 6
  180. * 111 7
  181. */
  182. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  183. 0, 1, 2, 3, 4, 5, 6, 7,
  184. };
  185. /**
  186. * @brief Cpu to tx ring map
  187. */
  188. #ifdef CONFIG_WIN
  189. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  190. uint8_t
  191. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  192. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  193. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  194. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  195. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  196. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3},
  197. {0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1}
  198. };
  199. #else
  200. static uint8_t
  201. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  202. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  203. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  204. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  205. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  206. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  207. };
  208. #endif
  209. #else
  210. static uint8_t
  211. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  212. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  213. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  214. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  215. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  216. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  217. };
  218. #endif
  219. /**
  220. * @brief Select the type of statistics
  221. */
  222. enum dp_stats_type {
  223. STATS_FW = 0,
  224. STATS_HOST = 1,
  225. STATS_TYPE_MAX = 2,
  226. };
  227. /**
  228. * @brief General Firmware statistics options
  229. *
  230. */
  231. enum dp_fw_stats {
  232. TXRX_FW_STATS_INVALID = -1,
  233. };
  234. /**
  235. * dp_stats_mapping_table - Firmware and Host statistics
  236. * currently supported
  237. */
  238. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  239. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  240. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  241. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  242. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  243. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  244. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  245. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  246. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  247. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  248. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  249. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  250. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  251. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  252. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  253. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  254. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  258. /* Last ENUM for HTT FW STATS */
  259. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  260. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  261. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  262. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  263. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  264. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  265. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  266. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  267. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  268. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  269. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  270. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  271. {TXRX_FW_STATS_INVALID, TXRX_SOC_INTERRUPT_STATS},
  272. };
  273. /* MCL specific functions */
  274. #ifdef CONFIG_MCL
  275. /**
  276. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  277. * @soc: pointer to dp_soc handle
  278. * @intr_ctx_num: interrupt context number for which mon mask is needed
  279. *
  280. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  281. * This function is returning 0, since in interrupt mode(softirq based RX),
  282. * we donot want to process monitor mode rings in a softirq.
  283. *
  284. * So, in case packet log is enabled for SAP/STA/P2P modes,
  285. * regular interrupt processing will not process monitor mode rings. It would be
  286. * done in a separate timer context.
  287. *
  288. * Return: 0
  289. */
  290. static inline
  291. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  292. {
  293. return 0;
  294. }
  295. /*
  296. * dp_service_mon_rings()- timer to reap monitor rings
  297. * reqd as we are not getting ppdu end interrupts
  298. * @arg: SoC Handle
  299. *
  300. * Return:
  301. *
  302. */
  303. static void dp_service_mon_rings(void *arg)
  304. {
  305. struct dp_soc *soc = (struct dp_soc *)arg;
  306. int ring = 0, work_done, mac_id;
  307. struct dp_pdev *pdev = NULL;
  308. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  309. pdev = soc->pdev_list[ring];
  310. if (!pdev)
  311. continue;
  312. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  313. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  314. pdev->pdev_id);
  315. work_done = dp_mon_process(soc, mac_for_pdev,
  316. QCA_NAPI_BUDGET);
  317. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  318. FL("Reaped %d descs from Monitor rings"),
  319. work_done);
  320. }
  321. }
  322. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  323. }
  324. #ifndef REMOVE_PKT_LOG
  325. /**
  326. * dp_pkt_log_init() - API to initialize packet log
  327. * @ppdev: physical device handle
  328. * @scn: HIF context
  329. *
  330. * Return: none
  331. */
  332. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  333. {
  334. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  335. if (handle->pkt_log_init) {
  336. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  337. "%s: Packet log not initialized", __func__);
  338. return;
  339. }
  340. pktlog_sethandle(&handle->pl_dev, scn);
  341. pktlog_set_callback_regtype(PKTLOG_DEFAULT_CALLBACK_REGISTRATION);
  342. if (pktlogmod_init(scn)) {
  343. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  344. "%s: pktlogmod_init failed", __func__);
  345. handle->pkt_log_init = false;
  346. } else {
  347. handle->pkt_log_init = true;
  348. }
  349. }
  350. /**
  351. * dp_pkt_log_con_service() - connect packet log service
  352. * @ppdev: physical device handle
  353. * @scn: device context
  354. *
  355. * Return: none
  356. */
  357. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  358. {
  359. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  360. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  361. pktlog_htc_attach();
  362. }
  363. /**
  364. * dp_get_num_rx_contexts() - get number of RX contexts
  365. * @soc_hdl: cdp opaque soc handle
  366. *
  367. * Return: number of RX contexts
  368. */
  369. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  370. {
  371. int i;
  372. int num_rx_contexts = 0;
  373. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  374. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  375. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  376. num_rx_contexts++;
  377. return num_rx_contexts;
  378. }
  379. /**
  380. * dp_pktlogmod_exit() - API to cleanup pktlog info
  381. * @handle: Pdev handle
  382. *
  383. * Return: none
  384. */
  385. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  386. {
  387. void *scn = (void *)handle->soc->hif_handle;
  388. if (!scn) {
  389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  390. "%s: Invalid hif(scn) handle", __func__);
  391. return;
  392. }
  393. pktlogmod_exit(scn);
  394. handle->pkt_log_init = false;
  395. }
  396. #endif
  397. #else
  398. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  399. /**
  400. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  401. * @soc: pointer to dp_soc handle
  402. * @intr_ctx_num: interrupt context number for which mon mask is needed
  403. *
  404. * Return: mon mask value
  405. */
  406. static inline
  407. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  408. {
  409. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  410. }
  411. #endif
  412. /**
  413. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  414. * @cdp_opaque_vdev: pointer to cdp_vdev
  415. *
  416. * Return: pointer to dp_vdev
  417. */
  418. static
  419. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  420. {
  421. return (struct dp_vdev *)cdp_opaque_vdev;
  422. }
  423. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  424. struct cdp_peer *peer_hdl,
  425. uint8_t *mac_addr,
  426. enum cdp_txrx_ast_entry_type type,
  427. uint32_t flags)
  428. {
  429. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  430. (struct dp_peer *)peer_hdl,
  431. mac_addr,
  432. type,
  433. flags);
  434. }
  435. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  436. struct cdp_peer *peer_hdl,
  437. uint8_t *wds_macaddr,
  438. uint32_t flags)
  439. {
  440. int status = -1;
  441. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  442. struct dp_ast_entry *ast_entry = NULL;
  443. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  444. qdf_spin_lock_bh(&soc->ast_lock);
  445. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  446. peer->vdev->pdev->pdev_id);
  447. if (ast_entry) {
  448. status = dp_peer_update_ast(soc,
  449. peer,
  450. ast_entry, flags);
  451. }
  452. qdf_spin_unlock_bh(&soc->ast_lock);
  453. return status;
  454. }
  455. /*
  456. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  457. * @soc_handle: Datapath SOC handle
  458. * @wds_macaddr: WDS entry MAC Address
  459. * Return: None
  460. */
  461. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  462. uint8_t *wds_macaddr,
  463. uint8_t *peer_mac_addr,
  464. void *vdev_handle)
  465. {
  466. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  467. struct dp_ast_entry *ast_entry = NULL;
  468. struct dp_ast_entry *tmp_ast_entry;
  469. struct dp_peer *peer;
  470. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  471. struct dp_pdev *pdev;
  472. if (!vdev)
  473. return;
  474. pdev = vdev->pdev;
  475. if (peer_mac_addr) {
  476. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  477. 0, vdev->vdev_id);
  478. if (!peer)
  479. return;
  480. qdf_spin_lock_bh(&soc->ast_lock);
  481. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  482. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  483. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  484. dp_peer_del_ast(soc, ast_entry);
  485. }
  486. qdf_spin_unlock_bh(&soc->ast_lock);
  487. dp_peer_unref_delete(peer);
  488. } else if (wds_macaddr) {
  489. qdf_spin_lock_bh(&soc->ast_lock);
  490. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  491. pdev->pdev_id);
  492. if (ast_entry) {
  493. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  494. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  495. dp_peer_del_ast(soc, ast_entry);
  496. }
  497. qdf_spin_unlock_bh(&soc->ast_lock);
  498. }
  499. }
  500. /*
  501. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  502. * @soc: Datapath SOC handle
  503. *
  504. * Return: None
  505. */
  506. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  507. void *vdev_hdl)
  508. {
  509. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  510. struct dp_pdev *pdev;
  511. struct dp_vdev *vdev;
  512. struct dp_peer *peer;
  513. struct dp_ast_entry *ase, *temp_ase;
  514. int i;
  515. qdf_spin_lock_bh(&soc->ast_lock);
  516. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  517. pdev = soc->pdev_list[i];
  518. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  519. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  520. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  521. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  522. if ((ase->type ==
  523. CDP_TXRX_AST_TYPE_WDS_HM) ||
  524. (ase->type ==
  525. CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  526. dp_peer_del_ast(soc, ase);
  527. }
  528. }
  529. }
  530. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  531. }
  532. qdf_spin_unlock_bh(&soc->ast_lock);
  533. }
  534. /*
  535. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  536. * @soc: Datapath SOC handle
  537. *
  538. * Return: None
  539. */
  540. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  541. {
  542. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  543. struct dp_pdev *pdev;
  544. struct dp_vdev *vdev;
  545. struct dp_peer *peer;
  546. struct dp_ast_entry *ase, *temp_ase;
  547. int i;
  548. qdf_spin_lock_bh(&soc->ast_lock);
  549. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  550. pdev = soc->pdev_list[i];
  551. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  552. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  553. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  554. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  555. if ((ase->type ==
  556. CDP_TXRX_AST_TYPE_STATIC) ||
  557. (ase->type ==
  558. CDP_TXRX_AST_TYPE_SELF) ||
  559. (ase->type ==
  560. CDP_TXRX_AST_TYPE_STA_BSS))
  561. continue;
  562. dp_peer_del_ast(soc, ase);
  563. }
  564. }
  565. }
  566. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  567. }
  568. qdf_spin_unlock_bh(&soc->ast_lock);
  569. }
  570. /**
  571. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  572. * and return ast entry information
  573. * of first ast entry found in the
  574. * table with given mac address
  575. *
  576. * @soc : data path soc handle
  577. * @ast_mac_addr : AST entry mac address
  578. * @ast_entry_info : ast entry information
  579. *
  580. * return : true if ast entry found with ast_mac_addr
  581. * false if ast entry not found
  582. */
  583. static bool dp_peer_get_ast_info_by_soc_wifi3
  584. (struct cdp_soc_t *soc_hdl,
  585. uint8_t *ast_mac_addr,
  586. struct cdp_ast_entry_info *ast_entry_info)
  587. {
  588. struct dp_ast_entry *ast_entry;
  589. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  590. qdf_spin_lock_bh(&soc->ast_lock);
  591. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  592. if (!ast_entry || !ast_entry->peer) {
  593. qdf_spin_unlock_bh(&soc->ast_lock);
  594. return false;
  595. }
  596. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  597. qdf_spin_unlock_bh(&soc->ast_lock);
  598. return false;
  599. }
  600. ast_entry_info->type = ast_entry->type;
  601. ast_entry_info->pdev_id = ast_entry->pdev_id;
  602. ast_entry_info->vdev_id = ast_entry->vdev_id;
  603. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  604. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  605. &ast_entry->peer->mac_addr.raw[0],
  606. QDF_MAC_ADDR_SIZE);
  607. qdf_spin_unlock_bh(&soc->ast_lock);
  608. return true;
  609. }
  610. /**
  611. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  612. * and return ast entry information
  613. * if mac address and pdev_id matches
  614. *
  615. * @soc : data path soc handle
  616. * @ast_mac_addr : AST entry mac address
  617. * @pdev_id : pdev_id
  618. * @ast_entry_info : ast entry information
  619. *
  620. * return : true if ast entry found with ast_mac_addr
  621. * false if ast entry not found
  622. */
  623. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  624. (struct cdp_soc_t *soc_hdl,
  625. uint8_t *ast_mac_addr,
  626. uint8_t pdev_id,
  627. struct cdp_ast_entry_info *ast_entry_info)
  628. {
  629. struct dp_ast_entry *ast_entry;
  630. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  631. qdf_spin_lock_bh(&soc->ast_lock);
  632. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  633. if (!ast_entry || !ast_entry->peer) {
  634. qdf_spin_unlock_bh(&soc->ast_lock);
  635. return false;
  636. }
  637. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  638. qdf_spin_unlock_bh(&soc->ast_lock);
  639. return false;
  640. }
  641. ast_entry_info->type = ast_entry->type;
  642. ast_entry_info->pdev_id = ast_entry->pdev_id;
  643. ast_entry_info->vdev_id = ast_entry->vdev_id;
  644. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  645. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  646. &ast_entry->peer->mac_addr.raw[0],
  647. QDF_MAC_ADDR_SIZE);
  648. qdf_spin_unlock_bh(&soc->ast_lock);
  649. return true;
  650. }
  651. /**
  652. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  653. * with given mac address
  654. *
  655. * @soc : data path soc handle
  656. * @ast_mac_addr : AST entry mac address
  657. * @callback : callback function to called on ast delete response from FW
  658. * @cookie : argument to be passed to callback
  659. *
  660. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  661. * is sent
  662. * QDF_STATUS_E_INVAL false if ast entry not found
  663. */
  664. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  665. uint8_t *mac_addr,
  666. txrx_ast_free_cb callback,
  667. void *cookie)
  668. {
  669. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  670. struct dp_ast_entry *ast_entry;
  671. txrx_ast_free_cb cb = NULL;
  672. void *arg = NULL;
  673. qdf_spin_lock_bh(&soc->ast_lock);
  674. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  675. if (!ast_entry) {
  676. qdf_spin_unlock_bh(&soc->ast_lock);
  677. return -QDF_STATUS_E_INVAL;
  678. }
  679. if (ast_entry->callback) {
  680. cb = ast_entry->callback;
  681. arg = ast_entry->cookie;
  682. }
  683. ast_entry->callback = callback;
  684. ast_entry->cookie = cookie;
  685. /*
  686. * if delete_in_progress is set AST delete is sent to target
  687. * and host is waiting for response should not send delete
  688. * again
  689. */
  690. if (!ast_entry->delete_in_progress)
  691. dp_peer_del_ast(soc, ast_entry);
  692. qdf_spin_unlock_bh(&soc->ast_lock);
  693. if (cb) {
  694. cb(soc->ctrl_psoc,
  695. soc,
  696. arg,
  697. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  698. }
  699. return QDF_STATUS_SUCCESS;
  700. }
  701. /**
  702. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  703. * table if mac address and pdev_id matches
  704. *
  705. * @soc : data path soc handle
  706. * @ast_mac_addr : AST entry mac address
  707. * @pdev_id : pdev id
  708. * @callback : callback function to called on ast delete response from FW
  709. * @cookie : argument to be passed to callback
  710. *
  711. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  712. * is sent
  713. * QDF_STATUS_E_INVAL false if ast entry not found
  714. */
  715. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  716. uint8_t *mac_addr,
  717. uint8_t pdev_id,
  718. txrx_ast_free_cb callback,
  719. void *cookie)
  720. {
  721. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  722. struct dp_ast_entry *ast_entry;
  723. txrx_ast_free_cb cb = NULL;
  724. void *arg = NULL;
  725. qdf_spin_lock_bh(&soc->ast_lock);
  726. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  727. if (!ast_entry) {
  728. qdf_spin_unlock_bh(&soc->ast_lock);
  729. return -QDF_STATUS_E_INVAL;
  730. }
  731. if (ast_entry->callback) {
  732. cb = ast_entry->callback;
  733. arg = ast_entry->cookie;
  734. }
  735. ast_entry->callback = callback;
  736. ast_entry->cookie = cookie;
  737. /*
  738. * if delete_in_progress is set AST delete is sent to target
  739. * and host is waiting for response should not sent delete
  740. * again
  741. */
  742. if (!ast_entry->delete_in_progress)
  743. dp_peer_del_ast(soc, ast_entry);
  744. qdf_spin_unlock_bh(&soc->ast_lock);
  745. if (cb) {
  746. cb(soc->ctrl_psoc,
  747. soc,
  748. arg,
  749. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  750. }
  751. return QDF_STATUS_SUCCESS;
  752. }
  753. /**
  754. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  755. * @ring_num: ring num of the ring being queried
  756. * @grp_mask: the grp_mask array for the ring type in question.
  757. *
  758. * The grp_mask array is indexed by group number and the bit fields correspond
  759. * to ring numbers. We are finding which interrupt group a ring belongs to.
  760. *
  761. * Return: the index in the grp_mask array with the ring number.
  762. * -QDF_STATUS_E_NOENT if no entry is found
  763. */
  764. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  765. {
  766. int ext_group_num;
  767. int mask = 1 << ring_num;
  768. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  769. ext_group_num++) {
  770. if (mask & grp_mask[ext_group_num])
  771. return ext_group_num;
  772. }
  773. return -QDF_STATUS_E_NOENT;
  774. }
  775. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  776. enum hal_ring_type ring_type,
  777. int ring_num)
  778. {
  779. int *grp_mask;
  780. switch (ring_type) {
  781. case WBM2SW_RELEASE:
  782. /* dp_tx_comp_handler - soc->tx_comp_ring */
  783. if (ring_num < 3)
  784. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  785. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  786. else if (ring_num == 3) {
  787. /* sw treats this as a separate ring type */
  788. grp_mask = &soc->wlan_cfg_ctx->
  789. int_rx_wbm_rel_ring_mask[0];
  790. ring_num = 0;
  791. } else {
  792. qdf_assert(0);
  793. return -QDF_STATUS_E_NOENT;
  794. }
  795. break;
  796. case REO_EXCEPTION:
  797. /* dp_rx_err_process - &soc->reo_exception_ring */
  798. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  799. break;
  800. case REO_DST:
  801. /* dp_rx_process - soc->reo_dest_ring */
  802. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  803. break;
  804. case REO_STATUS:
  805. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  806. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  807. break;
  808. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  809. case RXDMA_MONITOR_STATUS:
  810. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  811. case RXDMA_MONITOR_DST:
  812. /* dp_mon_process */
  813. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  814. break;
  815. case RXDMA_DST:
  816. /* dp_rxdma_err_process */
  817. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  818. break;
  819. case RXDMA_BUF:
  820. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  821. break;
  822. case RXDMA_MONITOR_BUF:
  823. /* TODO: support low_thresh interrupt */
  824. return -QDF_STATUS_E_NOENT;
  825. break;
  826. case TCL_DATA:
  827. case TCL_CMD:
  828. case REO_CMD:
  829. case SW2WBM_RELEASE:
  830. case WBM_IDLE_LINK:
  831. /* normally empty SW_TO_HW rings */
  832. return -QDF_STATUS_E_NOENT;
  833. break;
  834. case TCL_STATUS:
  835. case REO_REINJECT:
  836. /* misc unused rings */
  837. return -QDF_STATUS_E_NOENT;
  838. break;
  839. case CE_SRC:
  840. case CE_DST:
  841. case CE_DST_STATUS:
  842. /* CE_rings - currently handled by hif */
  843. default:
  844. return -QDF_STATUS_E_NOENT;
  845. break;
  846. }
  847. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  848. }
  849. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  850. *ring_params, int ring_type, int ring_num)
  851. {
  852. int msi_group_number;
  853. int msi_data_count;
  854. int ret;
  855. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  856. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  857. &msi_data_count, &msi_data_start,
  858. &msi_irq_start);
  859. if (ret)
  860. return;
  861. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  862. ring_num);
  863. if (msi_group_number < 0) {
  864. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  865. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  866. ring_type, ring_num);
  867. ring_params->msi_addr = 0;
  868. ring_params->msi_data = 0;
  869. return;
  870. }
  871. if (msi_group_number > msi_data_count) {
  872. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  873. FL("2 msi_groups will share an msi; msi_group_num %d"),
  874. msi_group_number);
  875. QDF_ASSERT(0);
  876. }
  877. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  878. ring_params->msi_addr = addr_low;
  879. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  880. ring_params->msi_data = (msi_group_number % msi_data_count)
  881. + msi_data_start;
  882. ring_params->flags |= HAL_SRNG_MSI_INTR;
  883. }
  884. /**
  885. * dp_print_ast_stats() - Dump AST table contents
  886. * @soc: Datapath soc handle
  887. *
  888. * return void
  889. */
  890. #ifdef FEATURE_AST
  891. void dp_print_ast_stats(struct dp_soc *soc)
  892. {
  893. uint8_t i;
  894. uint8_t num_entries = 0;
  895. struct dp_vdev *vdev;
  896. struct dp_pdev *pdev;
  897. struct dp_peer *peer;
  898. struct dp_ast_entry *ase, *tmp_ase;
  899. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  900. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  901. "DA", "HMWDS_SEC"};
  902. DP_PRINT_STATS("AST Stats:");
  903. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  904. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  905. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  906. DP_PRINT_STATS("AST Table:");
  907. qdf_spin_lock_bh(&soc->ast_lock);
  908. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  909. pdev = soc->pdev_list[i];
  910. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  911. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  912. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  913. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  914. DP_PRINT_STATS("%6d mac_addr = %pM"
  915. " peer_mac_addr = %pM"
  916. " peer_id = %u"
  917. " type = %s"
  918. " next_hop = %d"
  919. " is_active = %d"
  920. " is_bss = %d"
  921. " ast_idx = %d"
  922. " ast_hash = %d"
  923. " delete_in_progress = %d"
  924. " pdev_id = %d"
  925. " vdev_id = %d",
  926. ++num_entries,
  927. ase->mac_addr.raw,
  928. ase->peer->mac_addr.raw,
  929. ase->peer->peer_ids[0],
  930. type[ase->type],
  931. ase->next_hop,
  932. ase->is_active,
  933. ase->is_bss,
  934. ase->ast_idx,
  935. ase->ast_hash_value,
  936. ase->delete_in_progress,
  937. ase->pdev_id,
  938. ase->vdev_id);
  939. }
  940. }
  941. }
  942. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  943. }
  944. qdf_spin_unlock_bh(&soc->ast_lock);
  945. }
  946. #else
  947. void dp_print_ast_stats(struct dp_soc *soc)
  948. {
  949. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  950. return;
  951. }
  952. #endif
  953. /**
  954. * dp_print_peer_table() - Dump all Peer stats
  955. * @vdev: Datapath Vdev handle
  956. *
  957. * return void
  958. */
  959. static void dp_print_peer_table(struct dp_vdev *vdev)
  960. {
  961. struct dp_peer *peer = NULL;
  962. DP_PRINT_STATS("Dumping Peer Table Stats:");
  963. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  964. if (!peer) {
  965. DP_PRINT_STATS("Invalid Peer");
  966. return;
  967. }
  968. DP_PRINT_STATS(" peer_mac_addr = %pM"
  969. " nawds_enabled = %d"
  970. " bss_peer = %d"
  971. " wapi = %d"
  972. " wds_enabled = %d"
  973. " delete in progress = %d"
  974. " peer id = %d",
  975. peer->mac_addr.raw,
  976. peer->nawds_enabled,
  977. peer->bss_peer,
  978. peer->wapi,
  979. peer->wds_enabled,
  980. peer->delete_in_progress,
  981. peer->peer_ids[0]);
  982. }
  983. }
  984. /*
  985. * dp_srng_mem_alloc() - Allocate memory for SRNG
  986. * @soc : Data path soc handle
  987. * @srng : SRNG pointer
  988. * @align : Align size
  989. *
  990. * return: QDF_STATUS_SUCCESS on successful allocation
  991. * QDF_STATUS_E_NOMEM on failure
  992. */
  993. static QDF_STATUS
  994. dp_srng_mem_alloc(struct dp_soc *soc, struct dp_srng *srng, uint32_t align)
  995. {
  996. srng->base_vaddr_unaligned =
  997. qdf_mem_alloc_consistent(soc->osdev,
  998. soc->osdev->dev,
  999. srng->alloc_size,
  1000. &srng->base_paddr_unaligned);
  1001. if (!srng->base_vaddr_unaligned) {
  1002. return QDF_STATUS_E_NOMEM;
  1003. }
  1004. /* Re-allocate additional bytes to align base address only if
  1005. * above allocation returns unaligned address. Reason for
  1006. * trying exact size allocation above is, OS tries to allocate
  1007. * blocks of size power-of-2 pages and then free extra pages.
  1008. * e.g., of a ring size of 1MB, the allocation below will
  1009. * request 1MB plus 7 bytes for alignment, which will cause a
  1010. * 2MB block allocation,and that is failing sometimes due to
  1011. * memory fragmentation.
  1012. * dp_srng_mem_alloc should be replaced with
  1013. * qdf_aligned_mem_alloc_consistent after fixing some known
  1014. * shortcomings with this QDF function
  1015. */
  1016. if ((unsigned long)(srng->base_paddr_unaligned) &
  1017. (align - 1)) {
  1018. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1019. srng->alloc_size,
  1020. srng->base_vaddr_unaligned,
  1021. srng->base_paddr_unaligned, 0);
  1022. srng->alloc_size = srng->alloc_size + align - 1;
  1023. srng->base_vaddr_unaligned =
  1024. qdf_mem_alloc_consistent(soc->osdev,
  1025. soc->osdev->dev,
  1026. srng->alloc_size,
  1027. &srng->base_paddr_unaligned);
  1028. if (!srng->base_vaddr_unaligned) {
  1029. return QDF_STATUS_E_NOMEM;
  1030. }
  1031. }
  1032. return QDF_STATUS_SUCCESS;
  1033. }
  1034. /*
  1035. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  1036. */
  1037. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1038. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  1039. {
  1040. void *hal_soc = soc->hal_soc;
  1041. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1042. /* TODO: See if we should get align size from hal */
  1043. uint32_t ring_base_align = 8;
  1044. struct hal_srng_params ring_params;
  1045. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1046. /* TODO: Currently hal layer takes care of endianness related settings.
  1047. * See if these settings need to passed from DP layer
  1048. */
  1049. ring_params.flags = 0;
  1050. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1051. srng->hal_srng = NULL;
  1052. srng->alloc_size = num_entries * entry_size;
  1053. srng->num_entries = num_entries;
  1054. if (!dp_is_soc_reinit(soc)) {
  1055. if (dp_srng_mem_alloc(soc, srng, ring_base_align) !=
  1056. QDF_STATUS_SUCCESS) {
  1057. dp_err("alloc failed - ring_type: %d, ring_num %d",
  1058. ring_type, ring_num);
  1059. return QDF_STATUS_E_NOMEM;
  1060. }
  1061. }
  1062. ring_params.ring_base_paddr =
  1063. (qdf_dma_addr_t)qdf_align(
  1064. (unsigned long)(srng->base_paddr_unaligned),
  1065. ring_base_align);
  1066. ring_params.ring_base_vaddr =
  1067. (void *)((unsigned long)(srng->base_vaddr_unaligned) +
  1068. ((unsigned long)(ring_params.ring_base_paddr) -
  1069. (unsigned long)(srng->base_paddr_unaligned)));
  1070. ring_params.num_entries = num_entries;
  1071. dp_verbose_debug("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  1072. ring_type, ring_num,
  1073. (void *)ring_params.ring_base_vaddr,
  1074. (void *)ring_params.ring_base_paddr,
  1075. ring_params.num_entries);
  1076. if (soc->intr_mode == DP_INTR_MSI) {
  1077. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1078. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  1079. ring_type, ring_num);
  1080. } else {
  1081. ring_params.msi_data = 0;
  1082. ring_params.msi_addr = 0;
  1083. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  1084. ring_type, ring_num);
  1085. }
  1086. /*
  1087. * Setup interrupt timer and batch counter thresholds for
  1088. * interrupt mitigation based on ring type
  1089. */
  1090. if (ring_type == REO_DST) {
  1091. ring_params.intr_timer_thres_us =
  1092. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1093. ring_params.intr_batch_cntr_thres_entries =
  1094. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1095. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1096. ring_params.intr_timer_thres_us =
  1097. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1098. ring_params.intr_batch_cntr_thres_entries =
  1099. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1100. } else {
  1101. ring_params.intr_timer_thres_us =
  1102. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1103. ring_params.intr_batch_cntr_thres_entries =
  1104. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1105. }
  1106. /* Enable low threshold interrupts for rx buffer rings (regular and
  1107. * monitor buffer rings.
  1108. * TODO: See if this is required for any other ring
  1109. */
  1110. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1111. (ring_type == RXDMA_MONITOR_STATUS)) {
  1112. /* TODO: Setting low threshold to 1/8th of ring size
  1113. * see if this needs to be configurable
  1114. */
  1115. ring_params.low_threshold = num_entries >> 3;
  1116. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1117. ring_params.intr_timer_thres_us =
  1118. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1119. ring_params.intr_batch_cntr_thres_entries = 0;
  1120. }
  1121. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1122. mac_id, &ring_params);
  1123. if (!srng->hal_srng) {
  1124. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1125. srng->alloc_size,
  1126. srng->base_vaddr_unaligned,
  1127. srng->base_paddr_unaligned, 0);
  1128. }
  1129. return 0;
  1130. }
  1131. /*
  1132. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1133. * @soc: DP SOC handle
  1134. * @srng: source ring structure
  1135. * @ring_type: type of ring
  1136. * @ring_num: ring number
  1137. *
  1138. * Return: None
  1139. */
  1140. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1141. int ring_type, int ring_num)
  1142. {
  1143. if (!srng->hal_srng) {
  1144. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1145. FL("Ring type: %d, num:%d not setup"),
  1146. ring_type, ring_num);
  1147. return;
  1148. }
  1149. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1150. srng->hal_srng = NULL;
  1151. }
  1152. /**
  1153. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1154. * Any buffers allocated and attached to ring entries are expected to be freed
  1155. * before calling this function.
  1156. */
  1157. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1158. int ring_type, int ring_num)
  1159. {
  1160. if (!dp_is_soc_reinit(soc)) {
  1161. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1162. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1163. FL("Ring type: %d, num:%d not setup"),
  1164. ring_type, ring_num);
  1165. return;
  1166. }
  1167. if (srng->hal_srng) {
  1168. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1169. srng->hal_srng = NULL;
  1170. }
  1171. }
  1172. if (srng->alloc_size) {
  1173. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1174. srng->alloc_size,
  1175. srng->base_vaddr_unaligned,
  1176. srng->base_paddr_unaligned, 0);
  1177. srng->alloc_size = 0;
  1178. }
  1179. }
  1180. /* TODO: Need this interface from HIF */
  1181. void *hif_get_hal_handle(void *hif_handle);
  1182. /*
  1183. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1184. * @dp_ctx: DP SOC handle
  1185. * @budget: Number of frames/descriptors that can be processed in one shot
  1186. *
  1187. * Return: remaining budget/quota for the soc device
  1188. */
  1189. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1190. {
  1191. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1192. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  1193. struct dp_soc *soc = int_ctx->soc;
  1194. int ring = 0;
  1195. uint32_t work_done = 0;
  1196. int budget = dp_budget;
  1197. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1198. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1199. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1200. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1201. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1202. uint32_t remaining_quota = dp_budget;
  1203. struct dp_pdev *pdev = NULL;
  1204. int mac_id;
  1205. dp_verbose_debug("tx %x rx %x rx_err %x rx_wbm_rel %x reo_status %x rx_mon_ring %x host2rxdma %x rxdma2host %x\n",
  1206. tx_mask, rx_mask, rx_err_mask, rx_wbm_rel_mask,
  1207. reo_status_mask,
  1208. int_ctx->rx_mon_ring_mask,
  1209. int_ctx->host2rxdma_ring_mask,
  1210. int_ctx->rxdma2host_ring_mask);
  1211. /* Process Tx completion interrupts first to return back buffers */
  1212. while (tx_mask) {
  1213. if (tx_mask & 0x1) {
  1214. work_done = dp_tx_comp_handler(int_ctx,
  1215. soc,
  1216. soc->tx_comp_ring[ring].hal_srng,
  1217. remaining_quota);
  1218. if (work_done) {
  1219. intr_stats->num_tx_ring_masks[ring]++;
  1220. dp_verbose_debug("tx mask 0x%x ring %d, budget %d, work_done %d",
  1221. tx_mask, ring, budget,
  1222. work_done);
  1223. }
  1224. budget -= work_done;
  1225. if (budget <= 0)
  1226. goto budget_done;
  1227. remaining_quota = budget;
  1228. }
  1229. tx_mask = tx_mask >> 1;
  1230. ring++;
  1231. }
  1232. /* Process REO Exception ring interrupt */
  1233. if (rx_err_mask) {
  1234. work_done = dp_rx_err_process(soc,
  1235. soc->reo_exception_ring.hal_srng,
  1236. remaining_quota);
  1237. if (work_done) {
  1238. intr_stats->num_rx_err_ring_masks++;
  1239. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  1240. work_done, budget);
  1241. }
  1242. budget -= work_done;
  1243. if (budget <= 0) {
  1244. goto budget_done;
  1245. }
  1246. remaining_quota = budget;
  1247. }
  1248. /* Process Rx WBM release ring interrupt */
  1249. if (rx_wbm_rel_mask) {
  1250. work_done = dp_rx_wbm_err_process(soc,
  1251. soc->rx_rel_ring.hal_srng, remaining_quota);
  1252. if (work_done) {
  1253. intr_stats->num_rx_wbm_rel_ring_masks++;
  1254. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  1255. work_done, budget);
  1256. }
  1257. budget -= work_done;
  1258. if (budget <= 0) {
  1259. goto budget_done;
  1260. }
  1261. remaining_quota = budget;
  1262. }
  1263. /* Process Rx interrupts */
  1264. if (rx_mask) {
  1265. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1266. if (!(rx_mask & (1 << ring)))
  1267. continue;
  1268. work_done = dp_rx_process(int_ctx,
  1269. soc->reo_dest_ring[ring].hal_srng,
  1270. ring,
  1271. remaining_quota);
  1272. if (work_done) {
  1273. intr_stats->num_rx_ring_masks[ring]++;
  1274. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  1275. rx_mask, ring,
  1276. work_done, budget);
  1277. budget -= work_done;
  1278. if (budget <= 0)
  1279. goto budget_done;
  1280. remaining_quota = budget;
  1281. }
  1282. }
  1283. }
  1284. if (reo_status_mask) {
  1285. if (dp_reo_status_ring_handler(soc))
  1286. int_ctx->intr_stats.num_reo_status_ring_masks++;
  1287. }
  1288. /* Process LMAC interrupts */
  1289. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1290. pdev = soc->pdev_list[ring];
  1291. if (!pdev)
  1292. continue;
  1293. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1294. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1295. pdev->pdev_id);
  1296. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1297. work_done = dp_mon_process(soc, mac_for_pdev,
  1298. remaining_quota);
  1299. if (work_done)
  1300. intr_stats->num_rx_mon_ring_masks++;
  1301. budget -= work_done;
  1302. if (budget <= 0)
  1303. goto budget_done;
  1304. remaining_quota = budget;
  1305. }
  1306. if (int_ctx->rxdma2host_ring_mask &
  1307. (1 << mac_for_pdev)) {
  1308. work_done = dp_rxdma_err_process(soc,
  1309. mac_for_pdev,
  1310. remaining_quota);
  1311. if (work_done)
  1312. intr_stats->num_rxdma2host_ring_masks++;
  1313. budget -= work_done;
  1314. if (budget <= 0)
  1315. goto budget_done;
  1316. remaining_quota = budget;
  1317. }
  1318. if (int_ctx->host2rxdma_ring_mask &
  1319. (1 << mac_for_pdev)) {
  1320. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1321. union dp_rx_desc_list_elem_t *tail = NULL;
  1322. struct dp_srng *rx_refill_buf_ring =
  1323. &pdev->rx_refill_buf_ring;
  1324. intr_stats->num_host2rxdma_ring_masks++;
  1325. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1326. 1);
  1327. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1328. rx_refill_buf_ring,
  1329. &soc->rx_desc_buf[mac_for_pdev],
  1330. 0, &desc_list, &tail);
  1331. }
  1332. }
  1333. }
  1334. qdf_lro_flush(int_ctx->lro_ctx);
  1335. intr_stats->num_masks++;
  1336. budget_done:
  1337. return dp_budget - budget;
  1338. }
  1339. /* dp_interrupt_timer()- timer poll for interrupts
  1340. *
  1341. * @arg: SoC Handle
  1342. *
  1343. * Return:
  1344. *
  1345. */
  1346. static void dp_interrupt_timer(void *arg)
  1347. {
  1348. struct dp_soc *soc = (struct dp_soc *) arg;
  1349. int i;
  1350. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1351. for (i = 0;
  1352. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1353. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1354. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1355. }
  1356. }
  1357. /*
  1358. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1359. * @txrx_soc: DP SOC handle
  1360. *
  1361. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1362. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1363. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1364. *
  1365. * Return: 0 for success, nonzero for failure.
  1366. */
  1367. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1368. {
  1369. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1370. int i;
  1371. soc->intr_mode = DP_INTR_POLL;
  1372. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1373. soc->intr_ctx[i].dp_intr_id = i;
  1374. soc->intr_ctx[i].tx_ring_mask =
  1375. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1376. soc->intr_ctx[i].rx_ring_mask =
  1377. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1378. soc->intr_ctx[i].rx_mon_ring_mask =
  1379. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1380. soc->intr_ctx[i].rx_err_ring_mask =
  1381. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1382. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1383. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1384. soc->intr_ctx[i].reo_status_ring_mask =
  1385. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1386. soc->intr_ctx[i].rxdma2host_ring_mask =
  1387. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1388. soc->intr_ctx[i].soc = soc;
  1389. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1390. }
  1391. qdf_timer_init(soc->osdev, &soc->int_timer,
  1392. dp_interrupt_timer, (void *)soc,
  1393. QDF_TIMER_TYPE_WAKE_APPS);
  1394. return QDF_STATUS_SUCCESS;
  1395. }
  1396. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1397. #if defined(CONFIG_MCL)
  1398. /*
  1399. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1400. * @txrx_soc: DP SOC handle
  1401. *
  1402. * Call the appropriate attach function based on the mode of operation.
  1403. * This is a WAR for enabling monitor mode.
  1404. *
  1405. * Return: 0 for success. nonzero for failure.
  1406. */
  1407. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1408. {
  1409. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1410. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1411. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1412. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1413. "%s: Poll mode", __func__);
  1414. return dp_soc_attach_poll(txrx_soc);
  1415. } else {
  1416. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1417. "%s: Interrupt mode", __func__);
  1418. return dp_soc_interrupt_attach(txrx_soc);
  1419. }
  1420. }
  1421. #else
  1422. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1423. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1424. {
  1425. return dp_soc_attach_poll(txrx_soc);
  1426. }
  1427. #else
  1428. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1429. {
  1430. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1431. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1432. return dp_soc_attach_poll(txrx_soc);
  1433. else
  1434. return dp_soc_interrupt_attach(txrx_soc);
  1435. }
  1436. #endif
  1437. #endif
  1438. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1439. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1440. {
  1441. int j;
  1442. int num_irq = 0;
  1443. int tx_mask =
  1444. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1445. int rx_mask =
  1446. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1447. int rx_mon_mask =
  1448. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1449. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1450. soc->wlan_cfg_ctx, intr_ctx_num);
  1451. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1452. soc->wlan_cfg_ctx, intr_ctx_num);
  1453. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1454. soc->wlan_cfg_ctx, intr_ctx_num);
  1455. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1456. soc->wlan_cfg_ctx, intr_ctx_num);
  1457. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1458. soc->wlan_cfg_ctx, intr_ctx_num);
  1459. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1460. soc->wlan_cfg_ctx, intr_ctx_num);
  1461. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1462. if (tx_mask & (1 << j)) {
  1463. irq_id_map[num_irq++] =
  1464. (wbm2host_tx_completions_ring1 - j);
  1465. }
  1466. if (rx_mask & (1 << j)) {
  1467. irq_id_map[num_irq++] =
  1468. (reo2host_destination_ring1 - j);
  1469. }
  1470. if (rxdma2host_ring_mask & (1 << j)) {
  1471. irq_id_map[num_irq++] =
  1472. rxdma2host_destination_ring_mac1 -
  1473. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1474. }
  1475. if (host2rxdma_ring_mask & (1 << j)) {
  1476. irq_id_map[num_irq++] =
  1477. host2rxdma_host_buf_ring_mac1 -
  1478. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1479. }
  1480. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1481. irq_id_map[num_irq++] =
  1482. host2rxdma_monitor_ring1 -
  1483. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1484. }
  1485. if (rx_mon_mask & (1 << j)) {
  1486. irq_id_map[num_irq++] =
  1487. ppdu_end_interrupts_mac1 -
  1488. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1489. irq_id_map[num_irq++] =
  1490. rxdma2host_monitor_status_ring_mac1 -
  1491. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1492. }
  1493. if (rx_wbm_rel_ring_mask & (1 << j))
  1494. irq_id_map[num_irq++] = wbm2host_rx_release;
  1495. if (rx_err_ring_mask & (1 << j))
  1496. irq_id_map[num_irq++] = reo2host_exception;
  1497. if (reo_status_ring_mask & (1 << j))
  1498. irq_id_map[num_irq++] = reo2host_status;
  1499. }
  1500. *num_irq_r = num_irq;
  1501. }
  1502. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1503. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1504. int msi_vector_count, int msi_vector_start)
  1505. {
  1506. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1507. soc->wlan_cfg_ctx, intr_ctx_num);
  1508. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1509. soc->wlan_cfg_ctx, intr_ctx_num);
  1510. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1511. soc->wlan_cfg_ctx, intr_ctx_num);
  1512. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1513. soc->wlan_cfg_ctx, intr_ctx_num);
  1514. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1515. soc->wlan_cfg_ctx, intr_ctx_num);
  1516. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1517. soc->wlan_cfg_ctx, intr_ctx_num);
  1518. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1519. soc->wlan_cfg_ctx, intr_ctx_num);
  1520. unsigned int vector =
  1521. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1522. int num_irq = 0;
  1523. soc->intr_mode = DP_INTR_MSI;
  1524. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1525. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1526. irq_id_map[num_irq++] =
  1527. pld_get_msi_irq(soc->osdev->dev, vector);
  1528. *num_irq_r = num_irq;
  1529. }
  1530. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1531. int *irq_id_map, int *num_irq)
  1532. {
  1533. int msi_vector_count, ret;
  1534. uint32_t msi_base_data, msi_vector_start;
  1535. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1536. &msi_vector_count,
  1537. &msi_base_data,
  1538. &msi_vector_start);
  1539. if (ret)
  1540. return dp_soc_interrupt_map_calculate_integrated(soc,
  1541. intr_ctx_num, irq_id_map, num_irq);
  1542. else
  1543. dp_soc_interrupt_map_calculate_msi(soc,
  1544. intr_ctx_num, irq_id_map, num_irq,
  1545. msi_vector_count, msi_vector_start);
  1546. }
  1547. /*
  1548. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1549. * @txrx_soc: DP SOC handle
  1550. *
  1551. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1552. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1553. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1554. *
  1555. * Return: 0 for success. nonzero for failure.
  1556. */
  1557. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1558. {
  1559. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1560. int i = 0;
  1561. int num_irq = 0;
  1562. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1563. int ret = 0;
  1564. /* Map of IRQ ids registered with one interrupt context */
  1565. int irq_id_map[HIF_MAX_GRP_IRQ];
  1566. int tx_mask =
  1567. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1568. int rx_mask =
  1569. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1570. int rx_mon_mask =
  1571. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1572. int rx_err_ring_mask =
  1573. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1574. int rx_wbm_rel_ring_mask =
  1575. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1576. int reo_status_ring_mask =
  1577. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1578. int rxdma2host_ring_mask =
  1579. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1580. int host2rxdma_ring_mask =
  1581. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1582. int host2rxdma_mon_ring_mask =
  1583. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1584. soc->wlan_cfg_ctx, i);
  1585. soc->intr_ctx[i].dp_intr_id = i;
  1586. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1587. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1588. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1589. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1590. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1591. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1592. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1593. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1594. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1595. host2rxdma_mon_ring_mask;
  1596. soc->intr_ctx[i].soc = soc;
  1597. num_irq = 0;
  1598. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1599. &num_irq);
  1600. ret = hif_register_ext_group(soc->hif_handle,
  1601. num_irq, irq_id_map, dp_service_srngs,
  1602. &soc->intr_ctx[i], "dp_intr",
  1603. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1604. if (ret) {
  1605. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1606. FL("failed, ret = %d"), ret);
  1607. return QDF_STATUS_E_FAILURE;
  1608. }
  1609. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1610. }
  1611. hif_configure_ext_group_interrupts(soc->hif_handle);
  1612. return QDF_STATUS_SUCCESS;
  1613. }
  1614. /*
  1615. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1616. * @txrx_soc: DP SOC handle
  1617. *
  1618. * Return: void
  1619. */
  1620. static void dp_soc_interrupt_detach(void *txrx_soc)
  1621. {
  1622. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1623. int i;
  1624. if (soc->intr_mode == DP_INTR_POLL) {
  1625. qdf_timer_stop(&soc->int_timer);
  1626. qdf_timer_free(&soc->int_timer);
  1627. } else {
  1628. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1629. }
  1630. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1631. soc->intr_ctx[i].tx_ring_mask = 0;
  1632. soc->intr_ctx[i].rx_ring_mask = 0;
  1633. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1634. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1635. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1636. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1637. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1638. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1639. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1640. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1641. }
  1642. }
  1643. #define AVG_MAX_MPDUS_PER_TID 128
  1644. #define AVG_TIDS_PER_CLIENT 2
  1645. #define AVG_FLOWS_PER_TID 2
  1646. #define AVG_MSDUS_PER_FLOW 128
  1647. #define AVG_MSDUS_PER_MPDU 4
  1648. /*
  1649. * Allocate and setup link descriptor pool that will be used by HW for
  1650. * various link and queue descriptors and managed by WBM
  1651. */
  1652. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1653. {
  1654. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1655. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1656. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1657. uint32_t num_mpdus_per_link_desc =
  1658. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1659. uint32_t num_msdus_per_link_desc =
  1660. hal_num_msdus_per_link_desc(soc->hal_soc);
  1661. uint32_t num_mpdu_links_per_queue_desc =
  1662. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1663. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1664. uint32_t total_link_descs, total_mem_size;
  1665. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1666. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1667. uint32_t num_link_desc_banks;
  1668. uint32_t last_bank_size = 0;
  1669. uint32_t entry_size, num_entries;
  1670. int i;
  1671. uint32_t desc_id = 0;
  1672. qdf_dma_addr_t *baseaddr = NULL;
  1673. /* Only Tx queue descriptors are allocated from common link descriptor
  1674. * pool Rx queue descriptors are not included in this because (REO queue
  1675. * extension descriptors) they are expected to be allocated contiguously
  1676. * with REO queue descriptors
  1677. */
  1678. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1679. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1680. num_mpdu_queue_descs = num_mpdu_link_descs /
  1681. num_mpdu_links_per_queue_desc;
  1682. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1683. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1684. num_msdus_per_link_desc;
  1685. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1686. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1687. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1688. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1689. /* Round up to power of 2 */
  1690. total_link_descs = 1;
  1691. while (total_link_descs < num_entries)
  1692. total_link_descs <<= 1;
  1693. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1694. FL("total_link_descs: %u, link_desc_size: %d"),
  1695. total_link_descs, link_desc_size);
  1696. total_mem_size = total_link_descs * link_desc_size;
  1697. total_mem_size += link_desc_align;
  1698. if (total_mem_size <= max_alloc_size) {
  1699. num_link_desc_banks = 0;
  1700. last_bank_size = total_mem_size;
  1701. } else {
  1702. num_link_desc_banks = (total_mem_size) /
  1703. (max_alloc_size - link_desc_align);
  1704. last_bank_size = total_mem_size %
  1705. (max_alloc_size - link_desc_align);
  1706. }
  1707. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1708. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1709. total_mem_size, num_link_desc_banks);
  1710. for (i = 0; i < num_link_desc_banks; i++) {
  1711. if (!dp_is_soc_reinit(soc)) {
  1712. baseaddr = &soc->link_desc_banks[i].
  1713. base_paddr_unaligned;
  1714. soc->link_desc_banks[i].base_vaddr_unaligned =
  1715. qdf_mem_alloc_consistent(soc->osdev,
  1716. soc->osdev->dev,
  1717. max_alloc_size,
  1718. baseaddr);
  1719. }
  1720. soc->link_desc_banks[i].size = max_alloc_size;
  1721. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1722. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1723. ((unsigned long)(
  1724. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1725. link_desc_align));
  1726. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1727. soc->link_desc_banks[i].base_paddr_unaligned) +
  1728. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1729. (unsigned long)(
  1730. soc->link_desc_banks[i].base_vaddr_unaligned));
  1731. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1732. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1733. FL("Link descriptor memory alloc failed"));
  1734. goto fail;
  1735. }
  1736. qdf_minidump_log((void *)(soc->link_desc_banks[i].base_vaddr),
  1737. soc->link_desc_banks[i].size, "link_desc_bank");
  1738. }
  1739. if (last_bank_size) {
  1740. /* Allocate last bank in case total memory required is not exact
  1741. * multiple of max_alloc_size
  1742. */
  1743. if (!dp_is_soc_reinit(soc)) {
  1744. baseaddr = &soc->link_desc_banks[i].
  1745. base_paddr_unaligned;
  1746. soc->link_desc_banks[i].base_vaddr_unaligned =
  1747. qdf_mem_alloc_consistent(soc->osdev,
  1748. soc->osdev->dev,
  1749. last_bank_size,
  1750. baseaddr);
  1751. }
  1752. soc->link_desc_banks[i].size = last_bank_size;
  1753. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1754. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1755. ((unsigned long)(
  1756. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1757. link_desc_align));
  1758. soc->link_desc_banks[i].base_paddr =
  1759. (unsigned long)(
  1760. soc->link_desc_banks[i].base_paddr_unaligned) +
  1761. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1762. (unsigned long)(
  1763. soc->link_desc_banks[i].base_vaddr_unaligned));
  1764. qdf_minidump_log((void *)(soc->link_desc_banks[i].base_vaddr),
  1765. soc->link_desc_banks[i].size, "link_desc_bank");
  1766. }
  1767. /* Allocate and setup link descriptor idle list for HW internal use */
  1768. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1769. total_mem_size = entry_size * total_link_descs;
  1770. if (total_mem_size <= max_alloc_size) {
  1771. void *desc;
  1772. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1773. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1774. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1775. FL("Link desc idle ring setup failed"));
  1776. goto fail;
  1777. }
  1778. qdf_minidump_log(
  1779. (void *)(soc->wbm_idle_link_ring.base_vaddr_unaligned),
  1780. soc->wbm_idle_link_ring.alloc_size,
  1781. "wbm_idle_link_ring");
  1782. hal_srng_access_start_unlocked(soc->hal_soc,
  1783. soc->wbm_idle_link_ring.hal_srng);
  1784. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1785. soc->link_desc_banks[i].base_paddr; i++) {
  1786. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1787. ((unsigned long)(
  1788. soc->link_desc_banks[i].base_vaddr) -
  1789. (unsigned long)(
  1790. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1791. / link_desc_size;
  1792. unsigned long paddr = (unsigned long)(
  1793. soc->link_desc_banks[i].base_paddr);
  1794. while (num_entries && (desc = hal_srng_src_get_next(
  1795. soc->hal_soc,
  1796. soc->wbm_idle_link_ring.hal_srng))) {
  1797. hal_set_link_desc_addr(desc,
  1798. LINK_DESC_COOKIE(desc_id, i), paddr);
  1799. num_entries--;
  1800. desc_id++;
  1801. paddr += link_desc_size;
  1802. }
  1803. }
  1804. hal_srng_access_end_unlocked(soc->hal_soc,
  1805. soc->wbm_idle_link_ring.hal_srng);
  1806. } else {
  1807. uint32_t num_scatter_bufs;
  1808. uint32_t num_entries_per_buf;
  1809. uint32_t rem_entries;
  1810. uint8_t *scatter_buf_ptr;
  1811. uint16_t scatter_buf_num;
  1812. uint32_t buf_size = 0;
  1813. soc->wbm_idle_scatter_buf_size =
  1814. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1815. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1816. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1817. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1818. soc->hal_soc, total_mem_size,
  1819. soc->wbm_idle_scatter_buf_size);
  1820. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1821. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1822. FL("scatter bufs size out of bounds"));
  1823. goto fail;
  1824. }
  1825. for (i = 0; i < num_scatter_bufs; i++) {
  1826. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1827. if (!dp_is_soc_reinit(soc)) {
  1828. buf_size = soc->wbm_idle_scatter_buf_size;
  1829. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1830. qdf_mem_alloc_consistent(soc->osdev,
  1831. soc->osdev->
  1832. dev,
  1833. buf_size,
  1834. baseaddr);
  1835. }
  1836. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1837. QDF_TRACE(QDF_MODULE_ID_DP,
  1838. QDF_TRACE_LEVEL_ERROR,
  1839. FL("Scatter lst memory alloc fail"));
  1840. goto fail;
  1841. }
  1842. }
  1843. /* Populate idle list scatter buffers with link descriptor
  1844. * pointers
  1845. */
  1846. scatter_buf_num = 0;
  1847. scatter_buf_ptr = (uint8_t *)(
  1848. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1849. rem_entries = num_entries_per_buf;
  1850. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1851. soc->link_desc_banks[i].base_paddr; i++) {
  1852. uint32_t num_link_descs =
  1853. (soc->link_desc_banks[i].size -
  1854. ((unsigned long)(
  1855. soc->link_desc_banks[i].base_vaddr) -
  1856. (unsigned long)(
  1857. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1858. / link_desc_size;
  1859. unsigned long paddr = (unsigned long)(
  1860. soc->link_desc_banks[i].base_paddr);
  1861. while (num_link_descs) {
  1862. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1863. LINK_DESC_COOKIE(desc_id, i), paddr);
  1864. num_link_descs--;
  1865. desc_id++;
  1866. paddr += link_desc_size;
  1867. rem_entries--;
  1868. if (rem_entries) {
  1869. scatter_buf_ptr += entry_size;
  1870. } else {
  1871. rem_entries = num_entries_per_buf;
  1872. scatter_buf_num++;
  1873. if (scatter_buf_num >= num_scatter_bufs)
  1874. break;
  1875. scatter_buf_ptr = (uint8_t *)(
  1876. soc->wbm_idle_scatter_buf_base_vaddr[
  1877. scatter_buf_num]);
  1878. }
  1879. }
  1880. }
  1881. /* Setup link descriptor idle list in HW */
  1882. hal_setup_link_idle_list(soc->hal_soc,
  1883. soc->wbm_idle_scatter_buf_base_paddr,
  1884. soc->wbm_idle_scatter_buf_base_vaddr,
  1885. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1886. (uint32_t)(scatter_buf_ptr -
  1887. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1888. scatter_buf_num-1])), total_link_descs);
  1889. }
  1890. return 0;
  1891. fail:
  1892. if (soc->wbm_idle_link_ring.hal_srng) {
  1893. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1894. WBM_IDLE_LINK, 0);
  1895. }
  1896. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1897. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1898. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1899. soc->wbm_idle_scatter_buf_size,
  1900. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1901. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1902. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1903. }
  1904. }
  1905. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1906. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1907. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1908. soc->link_desc_banks[i].size,
  1909. soc->link_desc_banks[i].base_vaddr_unaligned,
  1910. soc->link_desc_banks[i].base_paddr_unaligned,
  1911. 0);
  1912. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1913. }
  1914. }
  1915. return QDF_STATUS_E_FAILURE;
  1916. }
  1917. /*
  1918. * Free link descriptor pool that was setup HW
  1919. */
  1920. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1921. {
  1922. int i;
  1923. if (soc->wbm_idle_link_ring.hal_srng) {
  1924. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1925. WBM_IDLE_LINK, 0);
  1926. }
  1927. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1928. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1929. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1930. soc->wbm_idle_scatter_buf_size,
  1931. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1932. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1933. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1934. }
  1935. }
  1936. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1937. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1938. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1939. soc->link_desc_banks[i].size,
  1940. soc->link_desc_banks[i].base_vaddr_unaligned,
  1941. soc->link_desc_banks[i].base_paddr_unaligned,
  1942. 0);
  1943. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1944. }
  1945. }
  1946. }
  1947. #ifdef IPA_OFFLOAD
  1948. #define REO_DST_RING_SIZE_QCA6290 1023
  1949. #ifndef QCA_WIFI_QCA8074_VP
  1950. #define REO_DST_RING_SIZE_QCA8074 1023
  1951. #else
  1952. #define REO_DST_RING_SIZE_QCA8074 8
  1953. #endif /* QCA_WIFI_QCA8074_VP */
  1954. #else
  1955. #define REO_DST_RING_SIZE_QCA6290 1024
  1956. #ifndef QCA_WIFI_QCA8074_VP
  1957. #define REO_DST_RING_SIZE_QCA8074 2048
  1958. #else
  1959. #define REO_DST_RING_SIZE_QCA8074 8
  1960. #endif /* QCA_WIFI_QCA8074_VP */
  1961. #endif /* IPA_OFFLOAD */
  1962. /*
  1963. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1964. * @soc: Datapath SOC handle
  1965. *
  1966. * This is a timer function used to age out stale AST nodes from
  1967. * AST table
  1968. */
  1969. #ifdef FEATURE_WDS
  1970. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1971. {
  1972. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1973. struct dp_pdev *pdev;
  1974. struct dp_vdev *vdev;
  1975. struct dp_peer *peer;
  1976. struct dp_ast_entry *ase, *temp_ase;
  1977. int i;
  1978. bool check_wds_ase = false;
  1979. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1980. soc->wds_ast_aging_timer_cnt = 0;
  1981. check_wds_ase = true;
  1982. }
  1983. /* Peer list access lock */
  1984. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1985. /* AST list access lock */
  1986. qdf_spin_lock_bh(&soc->ast_lock);
  1987. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1988. pdev = soc->pdev_list[i];
  1989. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1990. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1991. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1992. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1993. /*
  1994. * Do not expire static ast entries
  1995. * and HM WDS entries
  1996. */
  1997. if (ase->type !=
  1998. CDP_TXRX_AST_TYPE_WDS &&
  1999. ase->type !=
  2000. CDP_TXRX_AST_TYPE_MEC &&
  2001. ase->type !=
  2002. CDP_TXRX_AST_TYPE_DA)
  2003. continue;
  2004. /* Expire MEC entry every n sec.
  2005. * This needs to be expired in
  2006. * case if STA backbone is made as
  2007. * AP backbone, In this case it needs
  2008. * to be re-added as a WDS entry.
  2009. */
  2010. if (ase->is_active && ase->type ==
  2011. CDP_TXRX_AST_TYPE_MEC) {
  2012. ase->is_active = FALSE;
  2013. continue;
  2014. } else if (ase->is_active &&
  2015. check_wds_ase) {
  2016. ase->is_active = FALSE;
  2017. continue;
  2018. }
  2019. if (ase->type ==
  2020. CDP_TXRX_AST_TYPE_MEC) {
  2021. DP_STATS_INC(soc,
  2022. ast.aged_out, 1);
  2023. dp_peer_del_ast(soc, ase);
  2024. } else if (check_wds_ase) {
  2025. DP_STATS_INC(soc,
  2026. ast.aged_out, 1);
  2027. dp_peer_del_ast(soc, ase);
  2028. }
  2029. }
  2030. }
  2031. }
  2032. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2033. }
  2034. qdf_spin_unlock_bh(&soc->ast_lock);
  2035. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2036. if (qdf_atomic_read(&soc->cmn_init_done))
  2037. qdf_timer_mod(&soc->ast_aging_timer,
  2038. DP_AST_AGING_TIMER_DEFAULT_MS);
  2039. }
  2040. /*
  2041. * dp_soc_wds_attach() - Setup WDS timer and AST table
  2042. * @soc: Datapath SOC handle
  2043. *
  2044. * Return: None
  2045. */
  2046. static void dp_soc_wds_attach(struct dp_soc *soc)
  2047. {
  2048. soc->wds_ast_aging_timer_cnt = 0;
  2049. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  2050. dp_ast_aging_timer_fn, (void *)soc,
  2051. QDF_TIMER_TYPE_WAKE_APPS);
  2052. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  2053. }
  2054. /*
  2055. * dp_soc_wds_detach() - Detach WDS data structures and timers
  2056. * @txrx_soc: DP SOC handle
  2057. *
  2058. * Return: None
  2059. */
  2060. static void dp_soc_wds_detach(struct dp_soc *soc)
  2061. {
  2062. qdf_timer_stop(&soc->ast_aging_timer);
  2063. qdf_timer_free(&soc->ast_aging_timer);
  2064. }
  2065. #else
  2066. static void dp_soc_wds_attach(struct dp_soc *soc)
  2067. {
  2068. }
  2069. static void dp_soc_wds_detach(struct dp_soc *soc)
  2070. {
  2071. }
  2072. #endif
  2073. /*
  2074. * dp_soc_reset_ring_map() - Reset cpu ring map
  2075. * @soc: Datapath soc handler
  2076. *
  2077. * This api resets the default cpu ring map
  2078. */
  2079. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2080. {
  2081. uint8_t i;
  2082. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2083. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2084. switch (nss_config) {
  2085. case dp_nss_cfg_first_radio:
  2086. /*
  2087. * Setting Tx ring map for one nss offloaded radio
  2088. */
  2089. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2090. break;
  2091. case dp_nss_cfg_second_radio:
  2092. /*
  2093. * Setting Tx ring for two nss offloaded radios
  2094. */
  2095. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2096. break;
  2097. case dp_nss_cfg_dbdc:
  2098. /*
  2099. * Setting Tx ring map for 2 nss offloaded radios
  2100. */
  2101. soc->tx_ring_map[i] =
  2102. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2103. break;
  2104. case dp_nss_cfg_dbtc:
  2105. /*
  2106. * Setting Tx ring map for 3 nss offloaded radios
  2107. */
  2108. soc->tx_ring_map[i] =
  2109. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2110. break;
  2111. default:
  2112. dp_err("tx_ring_map failed due to invalid nss cfg");
  2113. break;
  2114. }
  2115. }
  2116. }
  2117. /*
  2118. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2119. * @dp_soc - DP soc handle
  2120. * @ring_type - ring type
  2121. * @ring_num - ring_num
  2122. *
  2123. * return 0 or 1
  2124. */
  2125. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2126. {
  2127. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2128. uint8_t status = 0;
  2129. switch (ring_type) {
  2130. case WBM2SW_RELEASE:
  2131. case REO_DST:
  2132. case RXDMA_BUF:
  2133. status = ((nss_config) & (1 << ring_num));
  2134. break;
  2135. default:
  2136. break;
  2137. }
  2138. return status;
  2139. }
  2140. /*
  2141. * dp_soc_reset_intr_mask() - reset interrupt mask
  2142. * @dp_soc - DP Soc handle
  2143. *
  2144. * Return: Return void
  2145. */
  2146. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2147. {
  2148. uint8_t j;
  2149. int *grp_mask = NULL;
  2150. int group_number, mask, num_ring;
  2151. /* number of tx ring */
  2152. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2153. /*
  2154. * group mask for tx completion ring.
  2155. */
  2156. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2157. /* loop and reset the mask for only offloaded ring */
  2158. for (j = 0; j < num_ring; j++) {
  2159. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2160. continue;
  2161. }
  2162. /*
  2163. * Group number corresponding to tx offloaded ring.
  2164. */
  2165. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2166. if (group_number < 0) {
  2167. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2168. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2169. WBM2SW_RELEASE, j);
  2170. return;
  2171. }
  2172. /* reset the tx mask for offloaded ring */
  2173. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2174. mask &= (~(1 << j));
  2175. /*
  2176. * reset the interrupt mask for offloaded ring.
  2177. */
  2178. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2179. }
  2180. /* number of rx rings */
  2181. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2182. /*
  2183. * group mask for reo destination ring.
  2184. */
  2185. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2186. /* loop and reset the mask for only offloaded ring */
  2187. for (j = 0; j < num_ring; j++) {
  2188. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2189. continue;
  2190. }
  2191. /*
  2192. * Group number corresponding to rx offloaded ring.
  2193. */
  2194. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2195. if (group_number < 0) {
  2196. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2197. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2198. REO_DST, j);
  2199. return;
  2200. }
  2201. /* set the interrupt mask for offloaded ring */
  2202. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2203. mask &= (~(1 << j));
  2204. /*
  2205. * set the interrupt mask to zero for rx offloaded radio.
  2206. */
  2207. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2208. }
  2209. /*
  2210. * group mask for Rx buffer refill ring
  2211. */
  2212. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2213. /* loop and reset the mask for only offloaded ring */
  2214. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2215. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2216. continue;
  2217. }
  2218. /*
  2219. * Group number corresponding to rx offloaded ring.
  2220. */
  2221. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2222. if (group_number < 0) {
  2223. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2224. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2225. REO_DST, j);
  2226. return;
  2227. }
  2228. /* set the interrupt mask for offloaded ring */
  2229. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2230. group_number);
  2231. mask &= (~(1 << j));
  2232. /*
  2233. * set the interrupt mask to zero for rx offloaded radio.
  2234. */
  2235. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2236. group_number, mask);
  2237. }
  2238. }
  2239. #ifdef IPA_OFFLOAD
  2240. /**
  2241. * dp_reo_remap_config() - configure reo remap register value based
  2242. * nss configuration.
  2243. * based on offload_radio value below remap configuration
  2244. * get applied.
  2245. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2246. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2247. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2248. * 3 - both Radios handled by NSS (remap not required)
  2249. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2250. *
  2251. * @remap1: output parameter indicates reo remap 1 register value
  2252. * @remap2: output parameter indicates reo remap 2 register value
  2253. * Return: bool type, true if remap is configured else false.
  2254. */
  2255. bool dp_reo_remap_config(struct dp_soc *soc, uint32_t *remap1, uint32_t *remap2)
  2256. {
  2257. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2258. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2259. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2260. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2261. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2262. return true;
  2263. }
  2264. #else
  2265. static bool dp_reo_remap_config(struct dp_soc *soc,
  2266. uint32_t *remap1,
  2267. uint32_t *remap2)
  2268. {
  2269. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2270. switch (offload_radio) {
  2271. case dp_nss_cfg_default:
  2272. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2273. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2274. (0x3 << 18) | (0x4 << 21)) << 8;
  2275. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2276. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2277. (0x3 << 18) | (0x4 << 21)) << 8;
  2278. break;
  2279. case dp_nss_cfg_first_radio:
  2280. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2281. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2282. (0x2 << 18) | (0x3 << 21)) << 8;
  2283. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2284. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2285. (0x4 << 18) | (0x2 << 21)) << 8;
  2286. break;
  2287. case dp_nss_cfg_second_radio:
  2288. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2289. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2290. (0x1 << 18) | (0x3 << 21)) << 8;
  2291. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2292. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2293. (0x4 << 18) | (0x1 << 21)) << 8;
  2294. break;
  2295. case dp_nss_cfg_dbdc:
  2296. case dp_nss_cfg_dbtc:
  2297. /* return false if both or all are offloaded to NSS */
  2298. return false;
  2299. }
  2300. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2301. *remap1, *remap2, offload_radio);
  2302. return true;
  2303. }
  2304. #endif
  2305. /*
  2306. * dp_reo_frag_dst_set() - configure reo register to set the
  2307. * fragment destination ring
  2308. * @soc : Datapath soc
  2309. * @frag_dst_ring : output parameter to set fragment destination ring
  2310. *
  2311. * Based on offload_radio below fragment destination rings is selected
  2312. * 0 - TCL
  2313. * 1 - SW1
  2314. * 2 - SW2
  2315. * 3 - SW3
  2316. * 4 - SW4
  2317. * 5 - Release
  2318. * 6 - FW
  2319. * 7 - alternate select
  2320. *
  2321. * return: void
  2322. */
  2323. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2324. {
  2325. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2326. switch (offload_radio) {
  2327. case dp_nss_cfg_default:
  2328. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2329. break;
  2330. case dp_nss_cfg_dbdc:
  2331. case dp_nss_cfg_dbtc:
  2332. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2333. break;
  2334. default:
  2335. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2336. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2337. break;
  2338. }
  2339. }
  2340. #ifdef ENABLE_VERBOSE_DEBUG
  2341. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2342. {
  2343. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2344. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2345. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  2346. is_dp_verbose_debug_enabled = true;
  2347. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  2348. hal_set_verbose_debug(true);
  2349. else
  2350. hal_set_verbose_debug(false);
  2351. }
  2352. #else
  2353. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2354. {
  2355. }
  2356. #endif
  2357. /*
  2358. * dp_soc_cmn_setup() - Common SoC level initializion
  2359. * @soc: Datapath SOC handle
  2360. *
  2361. * This is an internal function used to setup common SOC data structures,
  2362. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2363. */
  2364. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2365. {
  2366. int i;
  2367. struct hal_reo_params reo_params;
  2368. int tx_ring_size;
  2369. int tx_comp_ring_size;
  2370. int reo_dst_ring_size;
  2371. uint32_t entries;
  2372. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2373. if (qdf_atomic_read(&soc->cmn_init_done))
  2374. return 0;
  2375. if (dp_hw_link_desc_pool_setup(soc))
  2376. goto fail1;
  2377. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2378. dp_enable_verbose_debug(soc);
  2379. /* Setup SRNG rings */
  2380. /* Common rings */
  2381. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2382. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2383. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2384. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2385. goto fail1;
  2386. }
  2387. qdf_minidump_log(
  2388. (void *)(soc->wbm_desc_rel_ring.base_vaddr_unaligned),
  2389. soc->wbm_desc_rel_ring.alloc_size, "wbm_desc_rel_ring");
  2390. soc->num_tcl_data_rings = 0;
  2391. /* Tx data rings */
  2392. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2393. soc->num_tcl_data_rings =
  2394. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2395. tx_comp_ring_size =
  2396. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2397. tx_ring_size =
  2398. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2399. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2400. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2401. TCL_DATA, i, 0, tx_ring_size)) {
  2402. QDF_TRACE(QDF_MODULE_ID_DP,
  2403. QDF_TRACE_LEVEL_ERROR,
  2404. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2405. goto fail1;
  2406. }
  2407. /*
  2408. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2409. * count
  2410. */
  2411. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2412. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2413. QDF_TRACE(QDF_MODULE_ID_DP,
  2414. QDF_TRACE_LEVEL_ERROR,
  2415. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2416. goto fail1;
  2417. }
  2418. }
  2419. } else {
  2420. /* This will be incremented during per pdev ring setup */
  2421. soc->num_tcl_data_rings = 0;
  2422. }
  2423. if (dp_tx_soc_attach(soc)) {
  2424. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2425. FL("dp_tx_soc_attach failed"));
  2426. goto fail1;
  2427. }
  2428. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2429. /* TCL command and status rings */
  2430. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2431. entries)) {
  2432. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2433. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2434. goto fail1;
  2435. }
  2436. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2437. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2438. entries)) {
  2439. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2440. FL("dp_srng_setup failed for tcl_status_ring"));
  2441. goto fail1;
  2442. }
  2443. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2444. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2445. * descriptors
  2446. */
  2447. /* Rx data rings */
  2448. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2449. soc->num_reo_dest_rings =
  2450. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2451. QDF_TRACE(QDF_MODULE_ID_DP,
  2452. QDF_TRACE_LEVEL_INFO,
  2453. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2454. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2455. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2456. i, 0, reo_dst_ring_size)) {
  2457. QDF_TRACE(QDF_MODULE_ID_DP,
  2458. QDF_TRACE_LEVEL_ERROR,
  2459. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2460. goto fail1;
  2461. }
  2462. }
  2463. } else {
  2464. /* This will be incremented during per pdev ring setup */
  2465. soc->num_reo_dest_rings = 0;
  2466. }
  2467. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2468. /* LMAC RxDMA to SW Rings configuration */
  2469. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2470. /* Only valid for MCL */
  2471. struct dp_pdev *pdev = soc->pdev_list[0];
  2472. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2473. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2474. RXDMA_DST, 0, i,
  2475. entries)) {
  2476. QDF_TRACE(QDF_MODULE_ID_DP,
  2477. QDF_TRACE_LEVEL_ERROR,
  2478. FL(RNG_ERR "rxdma_err_dst_ring"));
  2479. goto fail1;
  2480. }
  2481. }
  2482. }
  2483. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2484. /* REO reinjection ring */
  2485. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2486. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2487. entries)) {
  2488. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2489. FL("dp_srng_setup failed for reo_reinject_ring"));
  2490. goto fail1;
  2491. }
  2492. /* Rx release ring */
  2493. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2494. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2495. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2496. FL("dp_srng_setup failed for rx_rel_ring"));
  2497. goto fail1;
  2498. }
  2499. /* Rx exception ring */
  2500. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2501. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2502. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2503. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2504. FL("dp_srng_setup failed for reo_exception_ring"));
  2505. goto fail1;
  2506. }
  2507. /* REO command and status rings */
  2508. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2509. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2510. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2511. FL("dp_srng_setup failed for reo_cmd_ring"));
  2512. goto fail1;
  2513. }
  2514. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2515. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2516. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2517. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2518. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2519. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2520. FL("dp_srng_setup failed for reo_status_ring"));
  2521. goto fail1;
  2522. }
  2523. /* Reset the cpu ring map if radio is NSS offloaded */
  2524. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2525. dp_soc_reset_cpu_ring_map(soc);
  2526. dp_soc_reset_intr_mask(soc);
  2527. }
  2528. /* Setup HW REO */
  2529. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2530. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2531. /*
  2532. * Reo ring remap is not required if both radios
  2533. * are offloaded to NSS
  2534. */
  2535. if (!dp_reo_remap_config(soc,
  2536. &reo_params.remap1,
  2537. &reo_params.remap2))
  2538. goto out;
  2539. reo_params.rx_hash_enabled = true;
  2540. }
  2541. /* setup the global rx defrag waitlist */
  2542. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2543. soc->rx.defrag.timeout_ms =
  2544. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2545. soc->rx.defrag.next_flush_ms = 0;
  2546. soc->rx.flags.defrag_timeout_check =
  2547. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2548. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2549. out:
  2550. /*
  2551. * set the fragment destination ring
  2552. */
  2553. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2554. hal_reo_setup(soc->hal_soc, &reo_params);
  2555. qdf_atomic_set(&soc->cmn_init_done, 1);
  2556. dp_soc_wds_attach(soc);
  2557. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2558. return 0;
  2559. fail1:
  2560. /*
  2561. * Cleanup will be done as part of soc_detach, which will
  2562. * be called on pdev attach failure
  2563. */
  2564. return QDF_STATUS_E_FAILURE;
  2565. }
  2566. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2567. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2568. {
  2569. struct cdp_lro_hash_config lro_hash;
  2570. QDF_STATUS status;
  2571. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2572. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2573. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2574. dp_err("LRO, GRO and RX hash disabled");
  2575. return QDF_STATUS_E_FAILURE;
  2576. }
  2577. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2578. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2579. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2580. lro_hash.lro_enable = 1;
  2581. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2582. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2583. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2584. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2585. }
  2586. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2587. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2588. LRO_IPV4_SEED_ARR_SZ));
  2589. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2590. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2591. LRO_IPV6_SEED_ARR_SZ));
  2592. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2593. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2594. QDF_BUG(0);
  2595. dp_err("lro_hash_config not configured");
  2596. return QDF_STATUS_E_FAILURE;
  2597. }
  2598. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2599. &lro_hash);
  2600. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2601. dp_err("failed to send lro_hash_config to FW %u", status);
  2602. return status;
  2603. }
  2604. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2605. lro_hash.lro_enable, lro_hash.tcp_flag,
  2606. lro_hash.tcp_flag_mask);
  2607. dp_info("toeplitz_hash_ipv4:");
  2608. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2609. (void *)lro_hash.toeplitz_hash_ipv4,
  2610. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2611. LRO_IPV4_SEED_ARR_SZ));
  2612. dp_info("toeplitz_hash_ipv6:");
  2613. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2614. (void *)lro_hash.toeplitz_hash_ipv6,
  2615. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2616. LRO_IPV6_SEED_ARR_SZ));
  2617. return status;
  2618. }
  2619. /*
  2620. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2621. * @soc: data path SoC handle
  2622. * @pdev: Physical device handle
  2623. *
  2624. * Return: 0 - success, > 0 - failure
  2625. */
  2626. #ifdef QCA_HOST2FW_RXBUF_RING
  2627. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2628. struct dp_pdev *pdev)
  2629. {
  2630. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2631. int max_mac_rings;
  2632. int i;
  2633. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2634. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2635. for (i = 0; i < max_mac_rings; i++) {
  2636. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  2637. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2638. RXDMA_BUF, 1, i,
  2639. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2640. QDF_TRACE(QDF_MODULE_ID_DP,
  2641. QDF_TRACE_LEVEL_ERROR,
  2642. FL("failed rx mac ring setup"));
  2643. return QDF_STATUS_E_FAILURE;
  2644. }
  2645. }
  2646. return QDF_STATUS_SUCCESS;
  2647. }
  2648. #else
  2649. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2650. struct dp_pdev *pdev)
  2651. {
  2652. return QDF_STATUS_SUCCESS;
  2653. }
  2654. #endif
  2655. /**
  2656. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2657. * @pdev - DP_PDEV handle
  2658. *
  2659. * Return: void
  2660. */
  2661. static inline void
  2662. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2663. {
  2664. uint8_t map_id;
  2665. struct dp_soc *soc = pdev->soc;
  2666. if (!soc)
  2667. return;
  2668. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2669. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2670. default_dscp_tid_map,
  2671. sizeof(default_dscp_tid_map));
  2672. }
  2673. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2674. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2675. default_dscp_tid_map,
  2676. map_id);
  2677. }
  2678. }
  2679. /**
  2680. * dp_pcp_tid_map_setup(): Initialize the pcp-tid maps
  2681. * @pdev - DP_PDEV handle
  2682. *
  2683. * Return: void
  2684. */
  2685. static inline void
  2686. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  2687. {
  2688. struct dp_soc *soc = pdev->soc;
  2689. if (!soc)
  2690. return;
  2691. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  2692. sizeof(default_pcp_tid_map));
  2693. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  2694. }
  2695. #ifdef IPA_OFFLOAD
  2696. /**
  2697. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2698. * @soc: data path instance
  2699. * @pdev: core txrx pdev context
  2700. *
  2701. * Return: QDF_STATUS_SUCCESS: success
  2702. * QDF_STATUS_E_RESOURCES: Error return
  2703. */
  2704. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2705. struct dp_pdev *pdev)
  2706. {
  2707. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2708. int entries;
  2709. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2710. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2711. /* Setup second Rx refill buffer ring */
  2712. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2713. IPA_RX_REFILL_BUF_RING_IDX,
  2714. pdev->pdev_id,
  2715. entries)) {
  2716. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2717. FL("dp_srng_setup failed second rx refill ring"));
  2718. return QDF_STATUS_E_FAILURE;
  2719. }
  2720. return QDF_STATUS_SUCCESS;
  2721. }
  2722. /**
  2723. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2724. * @soc: data path instance
  2725. * @pdev: core txrx pdev context
  2726. *
  2727. * Return: void
  2728. */
  2729. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2730. struct dp_pdev *pdev)
  2731. {
  2732. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2733. IPA_RX_REFILL_BUF_RING_IDX);
  2734. }
  2735. #else
  2736. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2737. struct dp_pdev *pdev)
  2738. {
  2739. return QDF_STATUS_SUCCESS;
  2740. }
  2741. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2742. struct dp_pdev *pdev)
  2743. {
  2744. }
  2745. #endif
  2746. #if !defined(DISABLE_MON_CONFIG)
  2747. /**
  2748. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2749. * @soc: soc handle
  2750. * @pdev: physical device handle
  2751. *
  2752. * Return: nonzero on failure and zero on success
  2753. */
  2754. static
  2755. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2756. {
  2757. int mac_id = 0;
  2758. int pdev_id = pdev->pdev_id;
  2759. int entries;
  2760. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2761. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2762. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2763. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2764. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2765. entries =
  2766. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2767. if (dp_srng_setup(soc,
  2768. &pdev->rxdma_mon_buf_ring[mac_id],
  2769. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2770. entries)) {
  2771. QDF_TRACE(QDF_MODULE_ID_DP,
  2772. QDF_TRACE_LEVEL_ERROR,
  2773. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2774. return QDF_STATUS_E_NOMEM;
  2775. }
  2776. entries =
  2777. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2778. if (dp_srng_setup(soc,
  2779. &pdev->rxdma_mon_dst_ring[mac_id],
  2780. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2781. entries)) {
  2782. QDF_TRACE(QDF_MODULE_ID_DP,
  2783. QDF_TRACE_LEVEL_ERROR,
  2784. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2785. return QDF_STATUS_E_NOMEM;
  2786. }
  2787. entries =
  2788. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2789. if (dp_srng_setup(soc,
  2790. &pdev->rxdma_mon_status_ring[mac_id],
  2791. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2792. entries)) {
  2793. QDF_TRACE(QDF_MODULE_ID_DP,
  2794. QDF_TRACE_LEVEL_ERROR,
  2795. FL(RNG_ERR "rxdma_mon_status_ring"));
  2796. return QDF_STATUS_E_NOMEM;
  2797. }
  2798. entries =
  2799. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2800. if (dp_srng_setup(soc,
  2801. &pdev->rxdma_mon_desc_ring[mac_id],
  2802. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2803. entries)) {
  2804. QDF_TRACE(QDF_MODULE_ID_DP,
  2805. QDF_TRACE_LEVEL_ERROR,
  2806. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2807. return QDF_STATUS_E_NOMEM;
  2808. }
  2809. } else {
  2810. entries =
  2811. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2812. if (dp_srng_setup(soc,
  2813. &pdev->rxdma_mon_status_ring[mac_id],
  2814. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2815. entries)) {
  2816. QDF_TRACE(QDF_MODULE_ID_DP,
  2817. QDF_TRACE_LEVEL_ERROR,
  2818. FL(RNG_ERR "rxdma_mon_status_ring"));
  2819. return QDF_STATUS_E_NOMEM;
  2820. }
  2821. }
  2822. }
  2823. return QDF_STATUS_SUCCESS;
  2824. }
  2825. #else
  2826. static
  2827. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2828. {
  2829. return QDF_STATUS_SUCCESS;
  2830. }
  2831. #endif
  2832. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2833. * @pdev_hdl: pdev handle
  2834. */
  2835. #ifdef ATH_SUPPORT_EXT_STAT
  2836. void dp_iterate_update_peer_list(void *pdev_hdl)
  2837. {
  2838. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2839. struct dp_soc *soc = pdev->soc;
  2840. struct dp_vdev *vdev = NULL;
  2841. struct dp_peer *peer = NULL;
  2842. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2843. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2844. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2845. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2846. dp_cal_client_update_peer_stats(&peer->stats);
  2847. }
  2848. }
  2849. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2850. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2851. }
  2852. #else
  2853. void dp_iterate_update_peer_list(void *pdev_hdl)
  2854. {
  2855. }
  2856. #endif
  2857. /*
  2858. * dp_pdev_attach_wifi3() - attach txrx pdev
  2859. * @ctrl_pdev: Opaque PDEV object
  2860. * @txrx_soc: Datapath SOC handle
  2861. * @htc_handle: HTC handle for host-target interface
  2862. * @qdf_osdev: QDF OS device
  2863. * @pdev_id: PDEV ID
  2864. *
  2865. * Return: DP PDEV handle on success, NULL on failure
  2866. */
  2867. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2868. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2869. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2870. {
  2871. int tx_ring_size;
  2872. int tx_comp_ring_size;
  2873. int reo_dst_ring_size;
  2874. int entries;
  2875. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2876. int nss_cfg;
  2877. void *sojourn_buf;
  2878. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2879. struct dp_pdev *pdev = NULL;
  2880. if (dp_is_soc_reinit(soc))
  2881. pdev = soc->pdev_list[pdev_id];
  2882. else
  2883. pdev = qdf_mem_malloc(sizeof(*pdev));
  2884. if (!pdev) {
  2885. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2886. FL("DP PDEV memory allocation failed"));
  2887. goto fail0;
  2888. }
  2889. qdf_minidump_log((void *)pdev, sizeof(*pdev), "dp_pdev");
  2890. /*
  2891. * Variable to prevent double pdev deinitialization during
  2892. * radio detach execution .i.e. in the absence of any vdev.
  2893. */
  2894. pdev->pdev_deinit = 0;
  2895. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2896. if (!pdev->invalid_peer) {
  2897. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2898. FL("Invalid peer memory allocation failed"));
  2899. qdf_mem_free(pdev);
  2900. goto fail0;
  2901. }
  2902. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2903. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2904. if (!pdev->wlan_cfg_ctx) {
  2905. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2906. FL("pdev cfg_attach failed"));
  2907. qdf_mem_free(pdev->invalid_peer);
  2908. qdf_mem_free(pdev);
  2909. goto fail0;
  2910. }
  2911. /*
  2912. * set nss pdev config based on soc config
  2913. */
  2914. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2915. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2916. (nss_cfg & (1 << pdev_id)));
  2917. pdev->soc = soc;
  2918. pdev->ctrl_pdev = ctrl_pdev;
  2919. pdev->pdev_id = pdev_id;
  2920. soc->pdev_list[pdev_id] = pdev;
  2921. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2922. soc->pdev_count++;
  2923. TAILQ_INIT(&pdev->vdev_list);
  2924. qdf_spinlock_create(&pdev->vdev_list_lock);
  2925. pdev->vdev_count = 0;
  2926. qdf_spinlock_create(&pdev->tx_mutex);
  2927. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2928. TAILQ_INIT(&pdev->neighbour_peers_list);
  2929. pdev->neighbour_peers_added = false;
  2930. pdev->monitor_configured = false;
  2931. if (dp_soc_cmn_setup(soc)) {
  2932. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2933. FL("dp_soc_cmn_setup failed"));
  2934. goto fail1;
  2935. }
  2936. /* Setup per PDEV TCL rings if configured */
  2937. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2938. tx_ring_size =
  2939. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2940. tx_comp_ring_size =
  2941. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2942. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2943. pdev_id, pdev_id, tx_ring_size)) {
  2944. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2945. FL("dp_srng_setup failed for tcl_data_ring"));
  2946. goto fail1;
  2947. }
  2948. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2949. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2950. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2951. FL("dp_srng_setup failed for tx_comp_ring"));
  2952. goto fail1;
  2953. }
  2954. soc->num_tcl_data_rings++;
  2955. }
  2956. /* Tx specific init */
  2957. if (dp_tx_pdev_attach(pdev)) {
  2958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2959. FL("dp_tx_pdev_attach failed"));
  2960. goto fail1;
  2961. }
  2962. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2963. /* Setup per PDEV REO rings if configured */
  2964. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2965. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2966. pdev_id, pdev_id, reo_dst_ring_size)) {
  2967. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2968. FL("dp_srng_setup failed for reo_dest_ringn"));
  2969. goto fail1;
  2970. }
  2971. soc->num_reo_dest_rings++;
  2972. }
  2973. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2974. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2975. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2976. FL("dp_srng_setup failed rx refill ring"));
  2977. goto fail1;
  2978. }
  2979. if (dp_rxdma_ring_setup(soc, pdev)) {
  2980. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2981. FL("RXDMA ring config failed"));
  2982. goto fail1;
  2983. }
  2984. if (dp_mon_rings_setup(soc, pdev)) {
  2985. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2986. FL("MONITOR rings setup failed"));
  2987. goto fail1;
  2988. }
  2989. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2990. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2991. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2992. 0, pdev_id,
  2993. entries)) {
  2994. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2995. FL(RNG_ERR "rxdma_err_dst_ring"));
  2996. goto fail1;
  2997. }
  2998. }
  2999. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  3000. goto fail1;
  3001. if (dp_ipa_ring_resource_setup(soc, pdev))
  3002. goto fail1;
  3003. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  3004. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3005. FL("dp_ipa_uc_attach failed"));
  3006. goto fail1;
  3007. }
  3008. /* Rx specific init */
  3009. if (dp_rx_pdev_attach(pdev)) {
  3010. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3011. FL("dp_rx_pdev_attach failed"));
  3012. goto fail1;
  3013. }
  3014. DP_STATS_INIT(pdev);
  3015. /* Monitor filter init */
  3016. pdev->mon_filter_mode = MON_FILTER_ALL;
  3017. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  3018. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  3019. pdev->fp_data_filter = FILTER_DATA_ALL;
  3020. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  3021. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  3022. pdev->mo_data_filter = FILTER_DATA_ALL;
  3023. dp_local_peer_id_pool_init(pdev);
  3024. dp_dscp_tid_map_setup(pdev);
  3025. dp_pcp_tid_map_setup(pdev);
  3026. /* Rx monitor mode specific init */
  3027. if (dp_rx_pdev_mon_attach(pdev)) {
  3028. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3029. "dp_rx_pdev_mon_attach failed");
  3030. goto fail1;
  3031. }
  3032. if (dp_wdi_event_attach(pdev)) {
  3033. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3034. "dp_wdi_evet_attach failed");
  3035. goto fail1;
  3036. }
  3037. /* set the reo destination during initialization */
  3038. pdev->reo_dest = pdev->pdev_id + 1;
  3039. /*
  3040. * initialize ppdu tlv list
  3041. */
  3042. TAILQ_INIT(&pdev->ppdu_info_list);
  3043. pdev->tlv_count = 0;
  3044. pdev->list_depth = 0;
  3045. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  3046. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  3047. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  3048. TRUE);
  3049. if (pdev->sojourn_buf) {
  3050. sojourn_buf = qdf_nbuf_data(pdev->sojourn_buf);
  3051. qdf_mem_zero(sojourn_buf, sizeof(struct cdp_tx_sojourn_stats));
  3052. }
  3053. /* initlialize cal client timer */
  3054. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  3055. &dp_iterate_update_peer_list);
  3056. qdf_event_create(&pdev->fw_peer_stats_event);
  3057. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3058. dp_tx_ppdu_stats_attach(pdev);
  3059. return (struct cdp_pdev *)pdev;
  3060. fail1:
  3061. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  3062. fail0:
  3063. return NULL;
  3064. }
  3065. /*
  3066. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  3067. * @soc: data path SoC handle
  3068. * @pdev: Physical device handle
  3069. *
  3070. * Return: void
  3071. */
  3072. #ifdef QCA_HOST2FW_RXBUF_RING
  3073. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3074. struct dp_pdev *pdev)
  3075. {
  3076. int max_mac_rings =
  3077. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  3078. int i;
  3079. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  3080. max_mac_rings : MAX_RX_MAC_RINGS;
  3081. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  3082. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  3083. RXDMA_BUF, 1);
  3084. qdf_timer_free(&soc->mon_reap_timer);
  3085. }
  3086. #else
  3087. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3088. struct dp_pdev *pdev)
  3089. {
  3090. }
  3091. #endif
  3092. /*
  3093. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  3094. * @pdev: device object
  3095. *
  3096. * Return: void
  3097. */
  3098. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  3099. {
  3100. struct dp_neighbour_peer *peer = NULL;
  3101. struct dp_neighbour_peer *temp_peer = NULL;
  3102. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3103. neighbour_peer_list_elem, temp_peer) {
  3104. /* delete this peer from the list */
  3105. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3106. peer, neighbour_peer_list_elem);
  3107. qdf_mem_free(peer);
  3108. }
  3109. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3110. }
  3111. /**
  3112. * dp_htt_ppdu_stats_detach() - detach stats resources
  3113. * @pdev: Datapath PDEV handle
  3114. *
  3115. * Return: void
  3116. */
  3117. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3118. {
  3119. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3120. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3121. ppdu_info_list_elem, ppdu_info_next) {
  3122. if (!ppdu_info)
  3123. break;
  3124. qdf_assert_always(ppdu_info->nbuf);
  3125. qdf_nbuf_free(ppdu_info->nbuf);
  3126. qdf_mem_free(ppdu_info);
  3127. }
  3128. }
  3129. #if !defined(DISABLE_MON_CONFIG)
  3130. static
  3131. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3132. int mac_id)
  3133. {
  3134. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3135. dp_srng_cleanup(soc,
  3136. &pdev->rxdma_mon_buf_ring[mac_id],
  3137. RXDMA_MONITOR_BUF, 0);
  3138. dp_srng_cleanup(soc,
  3139. &pdev->rxdma_mon_dst_ring[mac_id],
  3140. RXDMA_MONITOR_DST, 0);
  3141. dp_srng_cleanup(soc,
  3142. &pdev->rxdma_mon_status_ring[mac_id],
  3143. RXDMA_MONITOR_STATUS, 0);
  3144. dp_srng_cleanup(soc,
  3145. &pdev->rxdma_mon_desc_ring[mac_id],
  3146. RXDMA_MONITOR_DESC, 0);
  3147. dp_srng_cleanup(soc,
  3148. &pdev->rxdma_err_dst_ring[mac_id],
  3149. RXDMA_DST, 0);
  3150. } else {
  3151. dp_srng_cleanup(soc,
  3152. &pdev->rxdma_mon_status_ring[mac_id],
  3153. RXDMA_MONITOR_STATUS, 0);
  3154. dp_srng_cleanup(soc,
  3155. &pdev->rxdma_err_dst_ring[mac_id],
  3156. RXDMA_DST, 0);
  3157. }
  3158. }
  3159. #else
  3160. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3161. int mac_id)
  3162. {
  3163. }
  3164. #endif
  3165. /**
  3166. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3167. *
  3168. * @soc: soc handle
  3169. * @pdev: datapath physical dev handle
  3170. * @mac_id: mac number
  3171. *
  3172. * Return: None
  3173. */
  3174. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3175. int mac_id)
  3176. {
  3177. }
  3178. /**
  3179. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3180. * @pdev: dp pdev handle
  3181. *
  3182. * Return: None
  3183. */
  3184. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3185. {
  3186. uint16_t len = 0;
  3187. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3188. len = sizeof(struct dp_pdev) -
  3189. offsetof(struct dp_pdev, pdev_deinit) -
  3190. sizeof(pdev->pdev_deinit);
  3191. dp_pdev_offset = dp_pdev_offset +
  3192. offsetof(struct dp_pdev, pdev_deinit) +
  3193. sizeof(pdev->pdev_deinit);
  3194. qdf_mem_zero(dp_pdev_offset, len);
  3195. }
  3196. /**
  3197. * dp_pdev_deinit() - Deinit txrx pdev
  3198. * @txrx_pdev: Datapath PDEV handle
  3199. * @force: Force deinit
  3200. *
  3201. * Return: None
  3202. */
  3203. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3204. {
  3205. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3206. struct dp_soc *soc = pdev->soc;
  3207. qdf_nbuf_t curr_nbuf, next_nbuf;
  3208. int mac_id;
  3209. /*
  3210. * Prevent double pdev deinitialization during radio detach
  3211. * execution .i.e. in the absence of any vdev
  3212. */
  3213. if (pdev->pdev_deinit)
  3214. return;
  3215. pdev->pdev_deinit = 1;
  3216. dp_wdi_event_detach(pdev);
  3217. dp_tx_pdev_detach(pdev);
  3218. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3219. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3220. TCL_DATA, pdev->pdev_id);
  3221. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3222. WBM2SW_RELEASE, pdev->pdev_id);
  3223. }
  3224. dp_pktlogmod_exit(pdev);
  3225. dp_rx_pdev_detach(pdev);
  3226. dp_rx_pdev_mon_detach(pdev);
  3227. dp_neighbour_peers_detach(pdev);
  3228. qdf_spinlock_destroy(&pdev->tx_mutex);
  3229. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3230. dp_ipa_uc_detach(soc, pdev);
  3231. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3232. /* Cleanup per PDEV REO rings if configured */
  3233. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3234. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3235. REO_DST, pdev->pdev_id);
  3236. }
  3237. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3238. dp_rxdma_ring_cleanup(soc, pdev);
  3239. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3240. dp_mon_ring_deinit(soc, pdev, mac_id);
  3241. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3242. RXDMA_DST, 0);
  3243. }
  3244. curr_nbuf = pdev->invalid_peer_head_msdu;
  3245. while (curr_nbuf) {
  3246. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3247. qdf_nbuf_free(curr_nbuf);
  3248. curr_nbuf = next_nbuf;
  3249. }
  3250. pdev->invalid_peer_head_msdu = NULL;
  3251. pdev->invalid_peer_tail_msdu = NULL;
  3252. dp_htt_ppdu_stats_detach(pdev);
  3253. qdf_nbuf_free(pdev->sojourn_buf);
  3254. dp_cal_client_detach(&pdev->cal_client_ctx);
  3255. soc->pdev_count--;
  3256. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3257. qdf_mem_free(pdev->invalid_peer);
  3258. qdf_mem_free(pdev->dp_txrx_handle);
  3259. dp_pdev_mem_reset(pdev);
  3260. }
  3261. /**
  3262. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3263. * @txrx_pdev: Datapath PDEV handle
  3264. * @force: Force deinit
  3265. *
  3266. * Return: None
  3267. */
  3268. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3269. {
  3270. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3271. struct dp_soc *soc = pdev->soc;
  3272. soc->dp_soc_reinit = TRUE;
  3273. dp_pdev_deinit(txrx_pdev, force);
  3274. }
  3275. /*
  3276. * dp_pdev_detach() - Complete rest of pdev detach
  3277. * @txrx_pdev: Datapath PDEV handle
  3278. * @force: Force deinit
  3279. *
  3280. * Return: None
  3281. */
  3282. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3283. {
  3284. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3285. struct dp_soc *soc = pdev->soc;
  3286. struct rx_desc_pool *rx_desc_pool;
  3287. int mac_id, mac_for_pdev;
  3288. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3289. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3290. TCL_DATA, pdev->pdev_id);
  3291. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3292. WBM2SW_RELEASE, pdev->pdev_id);
  3293. }
  3294. dp_mon_link_free(pdev);
  3295. dp_tx_ppdu_stats_detach(pdev);
  3296. /* Cleanup per PDEV REO rings if configured */
  3297. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3298. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3299. REO_DST, pdev->pdev_id);
  3300. }
  3301. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3302. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3303. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3304. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3305. RXDMA_DST, 0);
  3306. if (dp_is_soc_reinit(soc)) {
  3307. mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3308. pdev->pdev_id);
  3309. rx_desc_pool = &soc->rx_desc_status[mac_for_pdev];
  3310. dp_rx_desc_free_array(soc, rx_desc_pool);
  3311. rx_desc_pool = &soc->rx_desc_mon[mac_for_pdev];
  3312. dp_rx_desc_free_array(soc, rx_desc_pool);
  3313. }
  3314. }
  3315. if (dp_is_soc_reinit(soc)) {
  3316. rx_desc_pool = &soc->rx_desc_buf[pdev->pdev_id];
  3317. dp_rx_desc_free_array(soc, rx_desc_pool);
  3318. }
  3319. soc->pdev_list[pdev->pdev_id] = NULL;
  3320. qdf_mem_free(pdev);
  3321. }
  3322. /*
  3323. * dp_pdev_detach_wifi3() - detach txrx pdev
  3324. * @txrx_pdev: Datapath PDEV handle
  3325. * @force: Force detach
  3326. *
  3327. * Return: None
  3328. */
  3329. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3330. {
  3331. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3332. struct dp_soc *soc = pdev->soc;
  3333. if (dp_is_soc_reinit(soc)) {
  3334. dp_pdev_detach(txrx_pdev, force);
  3335. } else {
  3336. dp_pdev_deinit(txrx_pdev, force);
  3337. dp_pdev_detach(txrx_pdev, force);
  3338. }
  3339. }
  3340. /*
  3341. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3342. * @soc: DP SOC handle
  3343. */
  3344. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3345. {
  3346. struct reo_desc_list_node *desc;
  3347. struct dp_rx_tid *rx_tid;
  3348. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3349. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3350. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3351. rx_tid = &desc->rx_tid;
  3352. qdf_mem_unmap_nbytes_single(soc->osdev,
  3353. rx_tid->hw_qdesc_paddr,
  3354. QDF_DMA_BIDIRECTIONAL,
  3355. rx_tid->hw_qdesc_alloc_size);
  3356. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3357. qdf_mem_free(desc);
  3358. }
  3359. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3360. qdf_list_destroy(&soc->reo_desc_freelist);
  3361. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3362. }
  3363. /**
  3364. * dp_soc_mem_reset() - Reset Dp Soc memory
  3365. * @soc: DP handle
  3366. *
  3367. * Return: None
  3368. */
  3369. static void dp_soc_mem_reset(struct dp_soc *soc)
  3370. {
  3371. uint16_t len = 0;
  3372. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3373. len = sizeof(struct dp_soc) -
  3374. offsetof(struct dp_soc, dp_soc_reinit) -
  3375. sizeof(soc->dp_soc_reinit);
  3376. dp_soc_offset = dp_soc_offset +
  3377. offsetof(struct dp_soc, dp_soc_reinit) +
  3378. sizeof(soc->dp_soc_reinit);
  3379. qdf_mem_zero(dp_soc_offset, len);
  3380. }
  3381. /**
  3382. * dp_soc_deinit() - Deinitialize txrx SOC
  3383. * @txrx_soc: Opaque DP SOC handle
  3384. *
  3385. * Return: None
  3386. */
  3387. static void dp_soc_deinit(void *txrx_soc)
  3388. {
  3389. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3390. int i;
  3391. qdf_atomic_set(&soc->cmn_init_done, 0);
  3392. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3393. if (soc->pdev_list[i])
  3394. dp_pdev_deinit((struct cdp_pdev *)
  3395. soc->pdev_list[i], 1);
  3396. }
  3397. qdf_flush_work(&soc->htt_stats.work);
  3398. qdf_disable_work(&soc->htt_stats.work);
  3399. /* Free pending htt stats messages */
  3400. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3401. dp_reo_cmdlist_destroy(soc);
  3402. dp_peer_find_detach(soc);
  3403. /* Free the ring memories */
  3404. /* Common rings */
  3405. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3406. /* Tx data rings */
  3407. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3408. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3409. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3410. TCL_DATA, i);
  3411. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3412. WBM2SW_RELEASE, i);
  3413. }
  3414. }
  3415. /* TCL command and status rings */
  3416. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3417. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3418. /* Rx data rings */
  3419. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3420. soc->num_reo_dest_rings =
  3421. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3422. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3423. /* TODO: Get number of rings and ring sizes
  3424. * from wlan_cfg
  3425. */
  3426. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3427. REO_DST, i);
  3428. }
  3429. }
  3430. /* REO reinjection ring */
  3431. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3432. /* Rx release ring */
  3433. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3434. /* Rx exception ring */
  3435. /* TODO: Better to store ring_type and ring_num in
  3436. * dp_srng during setup
  3437. */
  3438. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3439. /* REO command and status rings */
  3440. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3441. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3442. dp_soc_wds_detach(soc);
  3443. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3444. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3445. htt_soc_htc_dealloc(soc->htt_handle);
  3446. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3447. dp_reo_cmdlist_destroy(soc);
  3448. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3449. dp_reo_desc_freelist_destroy(soc);
  3450. qdf_spinlock_destroy(&soc->ast_lock);
  3451. dp_soc_mem_reset(soc);
  3452. }
  3453. /**
  3454. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3455. * @txrx_soc: Opaque DP SOC handle
  3456. *
  3457. * Return: None
  3458. */
  3459. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3460. {
  3461. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3462. soc->dp_soc_reinit = 1;
  3463. dp_soc_deinit(txrx_soc);
  3464. }
  3465. /*
  3466. * dp_soc_detach() - Detach rest of txrx SOC
  3467. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3468. *
  3469. * Return: None
  3470. */
  3471. static void dp_soc_detach(void *txrx_soc)
  3472. {
  3473. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3474. int i;
  3475. qdf_atomic_set(&soc->cmn_init_done, 0);
  3476. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3477. * SW descriptors
  3478. */
  3479. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3480. if (soc->pdev_list[i])
  3481. dp_pdev_detach((struct cdp_pdev *)
  3482. soc->pdev_list[i], 1);
  3483. }
  3484. /* Free the ring memories */
  3485. /* Common rings */
  3486. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3487. dp_tx_soc_detach(soc);
  3488. /* Tx data rings */
  3489. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3490. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3491. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3492. TCL_DATA, i);
  3493. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3494. WBM2SW_RELEASE, i);
  3495. }
  3496. }
  3497. /* TCL command and status rings */
  3498. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3499. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3500. /* Rx data rings */
  3501. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3502. soc->num_reo_dest_rings =
  3503. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3504. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3505. /* TODO: Get number of rings and ring sizes
  3506. * from wlan_cfg
  3507. */
  3508. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3509. REO_DST, i);
  3510. }
  3511. }
  3512. /* REO reinjection ring */
  3513. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3514. /* Rx release ring */
  3515. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3516. /* Rx exception ring */
  3517. /* TODO: Better to store ring_type and ring_num in
  3518. * dp_srng during setup
  3519. */
  3520. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3521. /* REO command and status rings */
  3522. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3523. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3524. dp_hw_link_desc_pool_cleanup(soc);
  3525. htt_soc_detach(soc->htt_handle);
  3526. soc->dp_soc_reinit = 0;
  3527. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3528. qdf_mem_free(soc);
  3529. }
  3530. /*
  3531. * dp_soc_detach_wifi3() - Detach txrx SOC
  3532. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3533. *
  3534. * Return: None
  3535. */
  3536. static void dp_soc_detach_wifi3(void *txrx_soc)
  3537. {
  3538. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3539. if (dp_is_soc_reinit(soc)) {
  3540. dp_soc_detach(txrx_soc);
  3541. } else {
  3542. dp_soc_deinit(txrx_soc);
  3543. dp_soc_detach(txrx_soc);
  3544. }
  3545. }
  3546. #if !defined(DISABLE_MON_CONFIG)
  3547. /**
  3548. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3549. * @soc: soc handle
  3550. * @pdev: physical device handle
  3551. * @mac_id: ring number
  3552. * @mac_for_pdev: mac_id
  3553. *
  3554. * Return: non-zero for failure, zero for success
  3555. */
  3556. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3557. struct dp_pdev *pdev,
  3558. int mac_id,
  3559. int mac_for_pdev)
  3560. {
  3561. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3562. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3563. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3564. pdev->rxdma_mon_buf_ring[mac_id]
  3565. .hal_srng,
  3566. RXDMA_MONITOR_BUF);
  3567. if (status != QDF_STATUS_SUCCESS) {
  3568. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3569. return status;
  3570. }
  3571. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3572. pdev->rxdma_mon_dst_ring[mac_id]
  3573. .hal_srng,
  3574. RXDMA_MONITOR_DST);
  3575. if (status != QDF_STATUS_SUCCESS) {
  3576. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3577. return status;
  3578. }
  3579. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3580. pdev->rxdma_mon_status_ring[mac_id]
  3581. .hal_srng,
  3582. RXDMA_MONITOR_STATUS);
  3583. if (status != QDF_STATUS_SUCCESS) {
  3584. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3585. return status;
  3586. }
  3587. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3588. pdev->rxdma_mon_desc_ring[mac_id]
  3589. .hal_srng,
  3590. RXDMA_MONITOR_DESC);
  3591. if (status != QDF_STATUS_SUCCESS) {
  3592. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3593. return status;
  3594. }
  3595. } else {
  3596. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3597. pdev->rxdma_mon_status_ring[mac_id]
  3598. .hal_srng,
  3599. RXDMA_MONITOR_STATUS);
  3600. if (status != QDF_STATUS_SUCCESS) {
  3601. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3602. return status;
  3603. }
  3604. }
  3605. return status;
  3606. }
  3607. #else
  3608. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3609. struct dp_pdev *pdev,
  3610. int mac_id,
  3611. int mac_for_pdev)
  3612. {
  3613. return QDF_STATUS_SUCCESS;
  3614. }
  3615. #endif
  3616. /*
  3617. * dp_rxdma_ring_config() - configure the RX DMA rings
  3618. *
  3619. * This function is used to configure the MAC rings.
  3620. * On MCL host provides buffers in Host2FW ring
  3621. * FW refills (copies) buffers to the ring and updates
  3622. * ring_idx in register
  3623. *
  3624. * @soc: data path SoC handle
  3625. *
  3626. * Return: zero on success, non-zero on failure
  3627. */
  3628. #ifdef QCA_HOST2FW_RXBUF_RING
  3629. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3630. {
  3631. int i;
  3632. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3633. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3634. struct dp_pdev *pdev = soc->pdev_list[i];
  3635. if (pdev) {
  3636. int mac_id;
  3637. bool dbs_enable = 0;
  3638. int max_mac_rings =
  3639. wlan_cfg_get_num_mac_rings
  3640. (pdev->wlan_cfg_ctx);
  3641. htt_srng_setup(soc->htt_handle, 0,
  3642. pdev->rx_refill_buf_ring.hal_srng,
  3643. RXDMA_BUF);
  3644. if (pdev->rx_refill_buf_ring2.hal_srng)
  3645. htt_srng_setup(soc->htt_handle, 0,
  3646. pdev->rx_refill_buf_ring2.hal_srng,
  3647. RXDMA_BUF);
  3648. if (soc->cdp_soc.ol_ops->
  3649. is_hw_dbs_2x2_capable) {
  3650. dbs_enable = soc->cdp_soc.ol_ops->
  3651. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3652. }
  3653. if (dbs_enable) {
  3654. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3655. QDF_TRACE_LEVEL_ERROR,
  3656. FL("DBS enabled max_mac_rings %d"),
  3657. max_mac_rings);
  3658. } else {
  3659. max_mac_rings = 1;
  3660. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3661. QDF_TRACE_LEVEL_ERROR,
  3662. FL("DBS disabled, max_mac_rings %d"),
  3663. max_mac_rings);
  3664. }
  3665. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3666. FL("pdev_id %d max_mac_rings %d"),
  3667. pdev->pdev_id, max_mac_rings);
  3668. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3669. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3670. mac_id, pdev->pdev_id);
  3671. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3672. QDF_TRACE_LEVEL_ERROR,
  3673. FL("mac_id %d"), mac_for_pdev);
  3674. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3675. pdev->rx_mac_buf_ring[mac_id]
  3676. .hal_srng,
  3677. RXDMA_BUF);
  3678. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3679. pdev->rxdma_err_dst_ring[mac_id]
  3680. .hal_srng,
  3681. RXDMA_DST);
  3682. /* Configure monitor mode rings */
  3683. status = dp_mon_htt_srng_setup(soc, pdev,
  3684. mac_id,
  3685. mac_for_pdev);
  3686. if (status != QDF_STATUS_SUCCESS) {
  3687. dp_err("Failed to send htt monitor messages to target");
  3688. return status;
  3689. }
  3690. }
  3691. }
  3692. }
  3693. /*
  3694. * Timer to reap rxdma status rings.
  3695. * Needed until we enable ppdu end interrupts
  3696. */
  3697. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3698. dp_service_mon_rings, (void *)soc,
  3699. QDF_TIMER_TYPE_WAKE_APPS);
  3700. soc->reap_timer_init = 1;
  3701. return status;
  3702. }
  3703. #else
  3704. /* This is only for WIN */
  3705. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3706. {
  3707. int i;
  3708. int mac_id;
  3709. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3710. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3711. struct dp_pdev *pdev = soc->pdev_list[i];
  3712. if (!pdev)
  3713. continue;
  3714. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3715. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3716. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3717. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3718. #ifndef DISABLE_MON_CONFIG
  3719. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3720. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3721. RXDMA_MONITOR_BUF);
  3722. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3723. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3724. RXDMA_MONITOR_DST);
  3725. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3726. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3727. RXDMA_MONITOR_STATUS);
  3728. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3729. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3730. RXDMA_MONITOR_DESC);
  3731. #endif
  3732. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3733. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3734. RXDMA_DST);
  3735. }
  3736. }
  3737. return status;
  3738. }
  3739. #endif
  3740. #ifdef NO_RX_PKT_HDR_TLV
  3741. static QDF_STATUS
  3742. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3743. {
  3744. int i;
  3745. int mac_id;
  3746. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  3747. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3748. htt_tlv_filter.mpdu_start = 1;
  3749. htt_tlv_filter.msdu_start = 1;
  3750. htt_tlv_filter.mpdu_end = 1;
  3751. htt_tlv_filter.msdu_end = 1;
  3752. htt_tlv_filter.attention = 1;
  3753. htt_tlv_filter.packet = 1;
  3754. htt_tlv_filter.packet_header = 0;
  3755. htt_tlv_filter.ppdu_start = 0;
  3756. htt_tlv_filter.ppdu_end = 0;
  3757. htt_tlv_filter.ppdu_end_user_stats = 0;
  3758. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3759. htt_tlv_filter.ppdu_end_status_done = 0;
  3760. htt_tlv_filter.enable_fp = 1;
  3761. htt_tlv_filter.enable_md = 0;
  3762. htt_tlv_filter.enable_md = 0;
  3763. htt_tlv_filter.enable_mo = 0;
  3764. htt_tlv_filter.fp_mgmt_filter = 0;
  3765. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  3766. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  3767. FILTER_DATA_MCAST |
  3768. FILTER_DATA_DATA);
  3769. htt_tlv_filter.mo_mgmt_filter = 0;
  3770. htt_tlv_filter.mo_ctrl_filter = 0;
  3771. htt_tlv_filter.mo_data_filter = 0;
  3772. htt_tlv_filter.md_data_filter = 0;
  3773. htt_tlv_filter.offset_valid = true;
  3774. htt_tlv_filter.rx_packet_offset = RX_PKT_TLVS_LEN;
  3775. /*Not subscribing rx_pkt_header*/
  3776. htt_tlv_filter.rx_header_offset = 0;
  3777. htt_tlv_filter.rx_mpdu_start_offset =
  3778. HAL_RX_PKT_TLV_MPDU_START_OFFSET(soc->hal_soc);
  3779. htt_tlv_filter.rx_mpdu_end_offset =
  3780. HAL_RX_PKT_TLV_MPDU_END_OFFSET(soc->hal_soc);
  3781. htt_tlv_filter.rx_msdu_start_offset =
  3782. HAL_RX_PKT_TLV_MSDU_START_OFFSET(soc->hal_soc);
  3783. htt_tlv_filter.rx_msdu_end_offset =
  3784. HAL_RX_PKT_TLV_MSDU_END_OFFSET(soc->hal_soc);
  3785. htt_tlv_filter.rx_attn_offset =
  3786. HAL_RX_PKT_TLV_ATTN_OFFSET(soc->hal_soc);
  3787. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3788. struct dp_pdev *pdev = soc->pdev_list[i];
  3789. if (!pdev)
  3790. continue;
  3791. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3792. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3793. pdev->pdev_id);
  3794. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3795. pdev->rx_refill_buf_ring.hal_srng,
  3796. RXDMA_BUF, RX_BUFFER_SIZE,
  3797. &htt_tlv_filter);
  3798. }
  3799. }
  3800. return status;
  3801. }
  3802. #else
  3803. static QDF_STATUS
  3804. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3805. {
  3806. return QDF_STATUS_SUCCESS;
  3807. }
  3808. #endif
  3809. /*
  3810. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3811. * @cdp_soc: Opaque Datapath SOC handle
  3812. *
  3813. * Return: zero on success, non-zero on failure
  3814. */
  3815. static QDF_STATUS
  3816. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3817. {
  3818. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3819. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3820. htt_soc_attach_target(soc->htt_handle);
  3821. status = dp_rxdma_ring_config(soc);
  3822. if (status != QDF_STATUS_SUCCESS) {
  3823. dp_err("Failed to send htt srng setup messages to target");
  3824. return status;
  3825. }
  3826. status = dp_rxdma_ring_sel_cfg(soc);
  3827. if (status != QDF_STATUS_SUCCESS) {
  3828. dp_err("Failed to send htt ring config message to target");
  3829. return status;
  3830. }
  3831. DP_STATS_INIT(soc);
  3832. /* initialize work queue for stats processing */
  3833. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3834. qdf_minidump_log((void *)soc, sizeof(*soc), "dp_soc");
  3835. return QDF_STATUS_SUCCESS;
  3836. }
  3837. /*
  3838. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3839. * @txrx_soc: Datapath SOC handle
  3840. */
  3841. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3842. {
  3843. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3844. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3845. }
  3846. /*
  3847. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3848. * @txrx_soc: Datapath SOC handle
  3849. * @nss_cfg: nss config
  3850. */
  3851. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3852. {
  3853. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3854. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3855. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3856. /*
  3857. * TODO: masked out based on the per offloaded radio
  3858. */
  3859. switch (config) {
  3860. case dp_nss_cfg_default:
  3861. break;
  3862. case dp_nss_cfg_dbdc:
  3863. case dp_nss_cfg_dbtc:
  3864. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3865. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3866. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3867. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3868. break;
  3869. default:
  3870. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3871. "Invalid offload config %d", config);
  3872. }
  3873. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3874. FL("nss-wifi<0> nss config is enabled"));
  3875. }
  3876. /*
  3877. * dp_vdev_attach_wifi3() - attach txrx vdev
  3878. * @txrx_pdev: Datapath PDEV handle
  3879. * @vdev_mac_addr: MAC address of the virtual interface
  3880. * @vdev_id: VDEV Id
  3881. * @wlan_op_mode: VDEV operating mode
  3882. *
  3883. * Return: DP VDEV handle on success, NULL on failure
  3884. */
  3885. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3886. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3887. {
  3888. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3889. struct dp_soc *soc = pdev->soc;
  3890. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3891. if (!vdev) {
  3892. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3893. FL("DP VDEV memory allocation failed"));
  3894. goto fail0;
  3895. }
  3896. vdev->pdev = pdev;
  3897. vdev->vdev_id = vdev_id;
  3898. vdev->opmode = op_mode;
  3899. vdev->osdev = soc->osdev;
  3900. vdev->osif_rx = NULL;
  3901. vdev->osif_rsim_rx_decap = NULL;
  3902. vdev->osif_get_key = NULL;
  3903. vdev->osif_rx_mon = NULL;
  3904. vdev->osif_tx_free_ext = NULL;
  3905. vdev->osif_vdev = NULL;
  3906. vdev->delete.pending = 0;
  3907. vdev->safemode = 0;
  3908. vdev->drop_unenc = 1;
  3909. vdev->sec_type = cdp_sec_type_none;
  3910. #ifdef notyet
  3911. vdev->filters_num = 0;
  3912. #endif
  3913. qdf_mem_copy(
  3914. &vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  3915. /* TODO: Initialize default HTT meta data that will be used in
  3916. * TCL descriptors for packets transmitted from this VDEV
  3917. */
  3918. TAILQ_INIT(&vdev->peer_list);
  3919. if ((soc->intr_mode == DP_INTR_POLL) &&
  3920. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3921. if ((pdev->vdev_count == 0) ||
  3922. (wlan_op_mode_monitor == vdev->opmode))
  3923. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3924. }
  3925. if (wlan_op_mode_monitor == vdev->opmode) {
  3926. pdev->monitor_vdev = vdev;
  3927. return (struct cdp_vdev *)vdev;
  3928. }
  3929. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3930. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3931. vdev->dscp_tid_map_id = 0;
  3932. vdev->mcast_enhancement_en = 0;
  3933. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3934. vdev->prev_tx_enq_tstamp = 0;
  3935. vdev->prev_rx_deliver_tstamp = 0;
  3936. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3937. /* add this vdev into the pdev's list */
  3938. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3939. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3940. pdev->vdev_count++;
  3941. dp_tx_vdev_attach(vdev);
  3942. if (pdev->vdev_count == 1)
  3943. dp_lro_hash_setup(soc, pdev);
  3944. dp_info("Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3945. DP_STATS_INIT(vdev);
  3946. if (wlan_op_mode_sta == vdev->opmode)
  3947. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3948. vdev->mac_addr.raw,
  3949. NULL);
  3950. return (struct cdp_vdev *)vdev;
  3951. fail0:
  3952. return NULL;
  3953. }
  3954. /**
  3955. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3956. * @vdev: Datapath VDEV handle
  3957. * @osif_vdev: OSIF vdev handle
  3958. * @ctrl_vdev: UMAC vdev handle
  3959. * @txrx_ops: Tx and Rx operations
  3960. *
  3961. * Return: DP VDEV handle on success, NULL on failure
  3962. */
  3963. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3964. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3965. struct ol_txrx_ops *txrx_ops)
  3966. {
  3967. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3968. vdev->osif_vdev = osif_vdev;
  3969. vdev->ctrl_vdev = ctrl_vdev;
  3970. vdev->osif_rx = txrx_ops->rx.rx;
  3971. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3972. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3973. vdev->osif_get_key = txrx_ops->get_key;
  3974. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3975. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3976. vdev->tx_comp = txrx_ops->tx.tx_comp;
  3977. #ifdef notyet
  3978. #if ATH_SUPPORT_WAPI
  3979. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3980. #endif
  3981. #endif
  3982. #ifdef UMAC_SUPPORT_PROXY_ARP
  3983. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3984. #endif
  3985. vdev->me_convert = txrx_ops->me_convert;
  3986. /* TODO: Enable the following once Tx code is integrated */
  3987. if (vdev->mesh_vdev)
  3988. txrx_ops->tx.tx = dp_tx_send_mesh;
  3989. else
  3990. txrx_ops->tx.tx = dp_tx_send;
  3991. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3992. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3993. "DP Vdev Register success");
  3994. }
  3995. /**
  3996. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3997. * @vdev: Datapath VDEV handle
  3998. * @unmap_only: Flag to indicate "only unmap"
  3999. *
  4000. * Return: void
  4001. */
  4002. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle, bool unmap_only)
  4003. {
  4004. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4005. struct dp_pdev *pdev = vdev->pdev;
  4006. struct dp_soc *soc = pdev->soc;
  4007. struct dp_peer *peer;
  4008. uint16_t *peer_ids;
  4009. struct dp_ast_entry *ase, *tmp_ase;
  4010. uint8_t i = 0, j = 0;
  4011. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  4012. if (!peer_ids) {
  4013. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4014. "DP alloc failure - unable to flush peers");
  4015. return;
  4016. }
  4017. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4018. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4019. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4020. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  4021. if (j < soc->max_peers)
  4022. peer_ids[j++] = peer->peer_ids[i];
  4023. }
  4024. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4025. for (i = 0; i < j ; i++) {
  4026. if (unmap_only) {
  4027. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  4028. if (peer) {
  4029. if (soc->is_peer_map_unmap_v2) {
  4030. /* free AST entries of peer before
  4031. * release peer reference
  4032. */
  4033. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4034. tmp_ase) {
  4035. dp_rx_peer_unmap_handler
  4036. (soc, peer_ids[i],
  4037. vdev->vdev_id,
  4038. ase->mac_addr.raw,
  4039. 1);
  4040. }
  4041. }
  4042. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4043. vdev->vdev_id,
  4044. peer->mac_addr.raw,
  4045. 0);
  4046. }
  4047. } else {
  4048. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  4049. if (peer) {
  4050. dp_info("peer: %pM is getting flush",
  4051. peer->mac_addr.raw);
  4052. if (soc->is_peer_map_unmap_v2) {
  4053. /* free AST entries of peer before
  4054. * release peer reference
  4055. */
  4056. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4057. tmp_ase) {
  4058. dp_rx_peer_unmap_handler
  4059. (soc, peer_ids[i],
  4060. vdev->vdev_id,
  4061. ase->mac_addr.raw,
  4062. 1);
  4063. }
  4064. }
  4065. dp_peer_delete_wifi3(peer, 0);
  4066. /*
  4067. * we need to call dp_peer_unref_del_find_by_id
  4068. * to remove additional ref count incremented
  4069. * by dp_peer_find_by_id() call.
  4070. *
  4071. * Hold the ref count while executing
  4072. * dp_peer_delete_wifi3() call.
  4073. *
  4074. */
  4075. dp_peer_unref_del_find_by_id(peer);
  4076. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4077. vdev->vdev_id,
  4078. peer->mac_addr.raw, 0);
  4079. }
  4080. }
  4081. }
  4082. qdf_mem_free(peer_ids);
  4083. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4084. FL("Flushed peers for vdev object %pK "), vdev);
  4085. }
  4086. /*
  4087. * dp_vdev_detach_wifi3() - Detach txrx vdev
  4088. * @txrx_vdev: Datapath VDEV handle
  4089. * @callback: Callback OL_IF on completion of detach
  4090. * @cb_context: Callback context
  4091. *
  4092. */
  4093. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  4094. ol_txrx_vdev_delete_cb callback, void *cb_context)
  4095. {
  4096. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4097. struct dp_pdev *pdev;
  4098. struct dp_soc *soc;
  4099. struct dp_neighbour_peer *peer = NULL;
  4100. struct dp_neighbour_peer *temp_peer = NULL;
  4101. /* preconditions */
  4102. qdf_assert_always(vdev);
  4103. pdev = vdev->pdev;
  4104. soc = pdev->soc;
  4105. if (wlan_op_mode_monitor == vdev->opmode)
  4106. goto free_vdev;
  4107. if (wlan_op_mode_sta == vdev->opmode)
  4108. dp_peer_delete_wifi3(vdev->vap_self_peer, 0);
  4109. /*
  4110. * If Target is hung, flush all peers before detaching vdev
  4111. * this will free all references held due to missing
  4112. * unmap commands from Target
  4113. */
  4114. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  4115. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false);
  4116. /*
  4117. * Use peer_ref_mutex while accessing peer_list, in case
  4118. * a peer is in the process of being removed from the list.
  4119. */
  4120. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4121. /* check that the vdev has no peers allocated */
  4122. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  4123. /* debug print - will be removed later */
  4124. dp_warn("not deleting vdev object %pK (%pM) until deletion finishes for all its peers",
  4125. vdev, vdev->mac_addr.raw);
  4126. /* indicate that the vdev needs to be deleted */
  4127. vdev->delete.pending = 1;
  4128. vdev->delete.callback = callback;
  4129. vdev->delete.context = cb_context;
  4130. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4131. return;
  4132. }
  4133. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4134. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4135. if (!soc->hw_nac_monitor_support) {
  4136. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4137. neighbour_peer_list_elem) {
  4138. QDF_ASSERT(peer->vdev != vdev);
  4139. }
  4140. } else {
  4141. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  4142. neighbour_peer_list_elem, temp_peer) {
  4143. if (peer->vdev == vdev) {
  4144. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  4145. neighbour_peer_list_elem);
  4146. qdf_mem_free(peer);
  4147. }
  4148. }
  4149. }
  4150. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4151. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4152. dp_tx_vdev_detach(vdev);
  4153. /* remove the vdev from its parent pdev's list */
  4154. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4155. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4156. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  4157. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4158. free_vdev:
  4159. qdf_mem_free(vdev);
  4160. if (callback)
  4161. callback(cb_context);
  4162. }
  4163. /*
  4164. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  4165. * @soc - datapath soc handle
  4166. * @peer - datapath peer handle
  4167. *
  4168. * Delete the AST entries belonging to a peer
  4169. */
  4170. #ifdef FEATURE_AST
  4171. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4172. struct dp_peer *peer)
  4173. {
  4174. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  4175. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  4176. dp_peer_del_ast(soc, ast_entry);
  4177. peer->self_ast_entry = NULL;
  4178. }
  4179. #else
  4180. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4181. struct dp_peer *peer)
  4182. {
  4183. }
  4184. #endif
  4185. #if ATH_SUPPORT_WRAP
  4186. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4187. uint8_t *peer_mac_addr)
  4188. {
  4189. struct dp_peer *peer;
  4190. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4191. 0, vdev->vdev_id);
  4192. if (!peer)
  4193. return NULL;
  4194. if (peer->bss_peer)
  4195. return peer;
  4196. dp_peer_unref_delete(peer);
  4197. return NULL;
  4198. }
  4199. #else
  4200. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4201. uint8_t *peer_mac_addr)
  4202. {
  4203. struct dp_peer *peer;
  4204. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4205. 0, vdev->vdev_id);
  4206. if (!peer)
  4207. return NULL;
  4208. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  4209. return peer;
  4210. dp_peer_unref_delete(peer);
  4211. return NULL;
  4212. }
  4213. #endif
  4214. #ifdef FEATURE_AST
  4215. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  4216. struct dp_pdev *pdev,
  4217. uint8_t *peer_mac_addr)
  4218. {
  4219. struct dp_ast_entry *ast_entry;
  4220. qdf_spin_lock_bh(&soc->ast_lock);
  4221. if (soc->ast_override_support)
  4222. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  4223. pdev->pdev_id);
  4224. else
  4225. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  4226. if (ast_entry && ast_entry->next_hop &&
  4227. !ast_entry->delete_in_progress)
  4228. dp_peer_del_ast(soc, ast_entry);
  4229. qdf_spin_unlock_bh(&soc->ast_lock);
  4230. }
  4231. #endif
  4232. #ifdef PEER_CACHE_RX_PKTS
  4233. static inline void dp_peer_rx_bufq_resources_init(struct dp_peer *peer)
  4234. {
  4235. qdf_spinlock_create(&peer->bufq_info.bufq_lock);
  4236. peer->bufq_info.thresh = DP_RX_CACHED_BUFQ_THRESH;
  4237. qdf_list_create(&peer->bufq_info.cached_bufq, DP_RX_CACHED_BUFQ_THRESH);
  4238. }
  4239. #else
  4240. static inline void dp_peer_rx_bufq_resources_init(struct dp_peer *peer)
  4241. {
  4242. }
  4243. #endif
  4244. /*
  4245. * dp_peer_create_wifi3() - attach txrx peer
  4246. * @txrx_vdev: Datapath VDEV handle
  4247. * @peer_mac_addr: Peer MAC address
  4248. *
  4249. * Return: DP peeer handle on success, NULL on failure
  4250. */
  4251. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4252. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4253. {
  4254. struct dp_peer *peer;
  4255. int i;
  4256. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4257. struct dp_pdev *pdev;
  4258. struct dp_soc *soc;
  4259. struct cdp_peer_cookie peer_cookie;
  4260. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4261. /* preconditions */
  4262. qdf_assert(vdev);
  4263. qdf_assert(peer_mac_addr);
  4264. pdev = vdev->pdev;
  4265. soc = pdev->soc;
  4266. /*
  4267. * If a peer entry with given MAC address already exists,
  4268. * reuse the peer and reset the state of peer.
  4269. */
  4270. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4271. if (peer) {
  4272. qdf_atomic_init(&peer->is_default_route_set);
  4273. dp_peer_cleanup(vdev, peer);
  4274. qdf_spin_lock_bh(&soc->ast_lock);
  4275. dp_peer_delete_ast_entries(soc, peer);
  4276. peer->delete_in_progress = false;
  4277. qdf_spin_unlock_bh(&soc->ast_lock);
  4278. if ((vdev->opmode == wlan_op_mode_sta) &&
  4279. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4280. QDF_MAC_ADDR_SIZE)) {
  4281. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4282. }
  4283. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4284. /*
  4285. * Control path maintains a node count which is incremented
  4286. * for every new peer create command. Since new peer is not being
  4287. * created and earlier reference is reused here,
  4288. * peer_unref_delete event is sent to control path to
  4289. * increment the count back.
  4290. */
  4291. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4292. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4293. peer->mac_addr.raw, vdev->mac_addr.raw,
  4294. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4295. }
  4296. peer->ctrl_peer = ctrl_peer;
  4297. dp_local_peer_id_alloc(pdev, peer);
  4298. DP_STATS_INIT(peer);
  4299. DP_STATS_UPD(peer, rx.avg_rssi, INVALID_RSSI);
  4300. return (void *)peer;
  4301. } else {
  4302. /*
  4303. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4304. * need to remove the AST entry which was earlier added as a WDS
  4305. * entry.
  4306. * If an AST entry exists, but no peer entry exists with a given
  4307. * MAC addresses, we could deduce it as a WDS entry
  4308. */
  4309. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  4310. }
  4311. #ifdef notyet
  4312. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4313. soc->mempool_ol_ath_peer);
  4314. #else
  4315. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4316. #endif
  4317. if (!peer)
  4318. return NULL; /* failure */
  4319. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4320. TAILQ_INIT(&peer->ast_entry_list);
  4321. /* store provided params */
  4322. peer->vdev = vdev;
  4323. peer->ctrl_peer = ctrl_peer;
  4324. if ((vdev->opmode == wlan_op_mode_sta) &&
  4325. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4326. QDF_MAC_ADDR_SIZE)) {
  4327. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4328. }
  4329. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4330. qdf_spinlock_create(&peer->peer_info_lock);
  4331. dp_peer_rx_bufq_resources_init(peer);
  4332. qdf_mem_copy(
  4333. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  4334. /* TODO: See of rx_opt_proc is really required */
  4335. peer->rx_opt_proc = soc->rx_opt_proc;
  4336. /* initialize the peer_id */
  4337. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4338. peer->peer_ids[i] = HTT_INVALID_PEER;
  4339. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4340. qdf_atomic_init(&peer->ref_cnt);
  4341. /* keep one reference for attach */
  4342. qdf_atomic_inc(&peer->ref_cnt);
  4343. /* add this peer into the vdev's list */
  4344. if (wlan_op_mode_sta == vdev->opmode)
  4345. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4346. else
  4347. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4348. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4349. /* TODO: See if hash based search is required */
  4350. dp_peer_find_hash_add(soc, peer);
  4351. /* Initialize the peer state */
  4352. peer->state = OL_TXRX_PEER_STATE_DISC;
  4353. dp_info("vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4354. vdev, peer, peer->mac_addr.raw,
  4355. qdf_atomic_read(&peer->ref_cnt));
  4356. /*
  4357. * For every peer MAp message search and set if bss_peer
  4358. */
  4359. if (qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  4360. QDF_MAC_ADDR_SIZE) == 0 &&
  4361. (wlan_op_mode_sta != vdev->opmode)) {
  4362. dp_info("vdev bss_peer!!");
  4363. peer->bss_peer = 1;
  4364. vdev->vap_bss_peer = peer;
  4365. }
  4366. if (wlan_op_mode_sta == vdev->opmode &&
  4367. qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  4368. QDF_MAC_ADDR_SIZE) == 0) {
  4369. vdev->vap_self_peer = peer;
  4370. }
  4371. for (i = 0; i < DP_MAX_TIDS; i++)
  4372. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4373. peer->valid = 1;
  4374. dp_local_peer_id_alloc(pdev, peer);
  4375. DP_STATS_INIT(peer);
  4376. DP_STATS_UPD(peer, rx.avg_rssi, INVALID_RSSI);
  4377. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4378. QDF_MAC_ADDR_SIZE);
  4379. peer_cookie.ctx = NULL;
  4380. peer_cookie.cookie = pdev->next_peer_cookie++;
  4381. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4382. dp_wdi_event_handler(WDI_EVENT_PEER_CREATE, pdev->soc,
  4383. (void *)&peer_cookie,
  4384. peer->peer_ids[0], WDI_NO_VAL, pdev->pdev_id);
  4385. #endif
  4386. if (soc->wlanstats_enabled) {
  4387. if (!peer_cookie.ctx) {
  4388. pdev->next_peer_cookie--;
  4389. qdf_err("Failed to initialize peer rate stats");
  4390. } else {
  4391. peer->wlanstats_ctx = (void *)peer_cookie.ctx;
  4392. }
  4393. }
  4394. return (void *)peer;
  4395. }
  4396. /*
  4397. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4398. * @vdev: Datapath VDEV handle
  4399. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4400. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4401. *
  4402. * Return: None
  4403. */
  4404. static
  4405. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4406. enum cdp_host_reo_dest_ring *reo_dest,
  4407. bool *hash_based)
  4408. {
  4409. struct dp_soc *soc;
  4410. struct dp_pdev *pdev;
  4411. pdev = vdev->pdev;
  4412. soc = pdev->soc;
  4413. /*
  4414. * hash based steering is disabled for Radios which are offloaded
  4415. * to NSS
  4416. */
  4417. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4418. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4419. /*
  4420. * Below line of code will ensure the proper reo_dest ring is chosen
  4421. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4422. */
  4423. *reo_dest = pdev->reo_dest;
  4424. }
  4425. #ifdef IPA_OFFLOAD
  4426. /*
  4427. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4428. * @vdev: Datapath VDEV handle
  4429. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4430. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4431. *
  4432. * If IPA is enabled in ini, for SAP mode, disable hash based
  4433. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4434. * Return: None
  4435. */
  4436. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4437. enum cdp_host_reo_dest_ring *reo_dest,
  4438. bool *hash_based)
  4439. {
  4440. struct dp_soc *soc;
  4441. struct dp_pdev *pdev;
  4442. pdev = vdev->pdev;
  4443. soc = pdev->soc;
  4444. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4445. /*
  4446. * If IPA is enabled, disable hash-based flow steering and set
  4447. * reo_dest_ring_4 as the REO ring to receive packets on.
  4448. * IPA is configured to reap reo_dest_ring_4.
  4449. *
  4450. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4451. * value enum value is from 1 - 4.
  4452. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4453. */
  4454. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4455. if (vdev->opmode == wlan_op_mode_ap) {
  4456. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4457. *hash_based = 0;
  4458. }
  4459. }
  4460. }
  4461. #else
  4462. /*
  4463. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4464. * @vdev: Datapath VDEV handle
  4465. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4466. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4467. *
  4468. * Use system config values for hash based steering.
  4469. * Return: None
  4470. */
  4471. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4472. enum cdp_host_reo_dest_ring *reo_dest,
  4473. bool *hash_based)
  4474. {
  4475. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4476. }
  4477. #endif /* IPA_OFFLOAD */
  4478. /*
  4479. * dp_peer_setup_wifi3() - initialize the peer
  4480. * @vdev_hdl: virtual device object
  4481. * @peer: Peer object
  4482. *
  4483. * Return: void
  4484. */
  4485. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4486. {
  4487. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4488. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4489. struct dp_pdev *pdev;
  4490. struct dp_soc *soc;
  4491. bool hash_based = 0;
  4492. enum cdp_host_reo_dest_ring reo_dest;
  4493. /* preconditions */
  4494. qdf_assert(vdev);
  4495. qdf_assert(peer);
  4496. pdev = vdev->pdev;
  4497. soc = pdev->soc;
  4498. peer->last_assoc_rcvd = 0;
  4499. peer->last_disassoc_rcvd = 0;
  4500. peer->last_deauth_rcvd = 0;
  4501. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4502. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4503. pdev->pdev_id, vdev->vdev_id,
  4504. vdev->opmode, hash_based, reo_dest);
  4505. /*
  4506. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4507. * i.e both the devices have same MAC address. In these
  4508. * cases we want such pkts to be processed in NULL Q handler
  4509. * which is REO2TCL ring. for this reason we should
  4510. * not setup reo_queues and default route for bss_peer.
  4511. */
  4512. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4513. return;
  4514. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4515. /* TODO: Check the destination ring number to be passed to FW */
  4516. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4517. pdev->ctrl_pdev, peer->mac_addr.raw,
  4518. peer->vdev->vdev_id, hash_based, reo_dest);
  4519. }
  4520. qdf_atomic_set(&peer->is_default_route_set, 1);
  4521. dp_peer_rx_init(pdev, peer);
  4522. dp_peer_tx_init(pdev, peer);
  4523. return;
  4524. }
  4525. /*
  4526. * dp_cp_peer_del_resp_handler - Handle the peer delete response
  4527. * @soc_hdl: Datapath SOC handle
  4528. * @vdev_hdl: virtual device object
  4529. * @mac_addr: Mac address of the peer
  4530. *
  4531. * Return: void
  4532. */
  4533. static void dp_cp_peer_del_resp_handler(struct cdp_soc_t *soc_hdl,
  4534. struct cdp_vdev *vdev_hdl,
  4535. uint8_t *mac_addr)
  4536. {
  4537. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  4538. struct dp_ast_entry *ast_entry = NULL;
  4539. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4540. txrx_ast_free_cb cb = NULL;
  4541. void *cookie;
  4542. qdf_spin_lock_bh(&soc->ast_lock);
  4543. if (soc->ast_override_support)
  4544. ast_entry =
  4545. dp_peer_ast_hash_find_by_pdevid(soc, mac_addr,
  4546. vdev->pdev->pdev_id);
  4547. else
  4548. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  4549. /* in case of qwrap we have multiple BSS peers
  4550. * with same mac address
  4551. *
  4552. * AST entry for this mac address will be created
  4553. * only for one peer hence it will be NULL here
  4554. */
  4555. if (!ast_entry || ast_entry->peer || !ast_entry->delete_in_progress) {
  4556. qdf_spin_unlock_bh(&soc->ast_lock);
  4557. return;
  4558. }
  4559. if (ast_entry->is_mapped)
  4560. soc->ast_table[ast_entry->ast_idx] = NULL;
  4561. DP_STATS_INC(soc, ast.deleted, 1);
  4562. dp_peer_ast_hash_remove(soc, ast_entry);
  4563. cb = ast_entry->callback;
  4564. cookie = ast_entry->cookie;
  4565. ast_entry->callback = NULL;
  4566. ast_entry->cookie = NULL;
  4567. soc->num_ast_entries--;
  4568. qdf_spin_unlock_bh(&soc->ast_lock);
  4569. if (cb) {
  4570. cb(soc->ctrl_psoc,
  4571. soc,
  4572. cookie,
  4573. CDP_TXRX_AST_DELETED);
  4574. }
  4575. qdf_mem_free(ast_entry);
  4576. }
  4577. /*
  4578. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4579. * @vdev_handle: virtual device object
  4580. * @htt_pkt_type: type of pkt
  4581. *
  4582. * Return: void
  4583. */
  4584. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4585. enum htt_cmn_pkt_type val)
  4586. {
  4587. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4588. vdev->tx_encap_type = val;
  4589. }
  4590. /*
  4591. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4592. * @vdev_handle: virtual device object
  4593. * @htt_pkt_type: type of pkt
  4594. *
  4595. * Return: void
  4596. */
  4597. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4598. enum htt_cmn_pkt_type val)
  4599. {
  4600. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4601. vdev->rx_decap_type = val;
  4602. }
  4603. /*
  4604. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4605. * @txrx_soc: cdp soc handle
  4606. * @ac: Access category
  4607. * @value: timeout value in millisec
  4608. *
  4609. * Return: void
  4610. */
  4611. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4612. uint8_t ac, uint32_t value)
  4613. {
  4614. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4615. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4616. }
  4617. /*
  4618. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4619. * @txrx_soc: cdp soc handle
  4620. * @ac: access category
  4621. * @value: timeout value in millisec
  4622. *
  4623. * Return: void
  4624. */
  4625. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4626. uint8_t ac, uint32_t *value)
  4627. {
  4628. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4629. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4630. }
  4631. /*
  4632. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4633. * @pdev_handle: physical device object
  4634. * @val: reo destination ring index (1 - 4)
  4635. *
  4636. * Return: void
  4637. */
  4638. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4639. enum cdp_host_reo_dest_ring val)
  4640. {
  4641. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4642. if (pdev)
  4643. pdev->reo_dest = val;
  4644. }
  4645. /*
  4646. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4647. * @pdev_handle: physical device object
  4648. *
  4649. * Return: reo destination ring index
  4650. */
  4651. static enum cdp_host_reo_dest_ring
  4652. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4653. {
  4654. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4655. if (pdev)
  4656. return pdev->reo_dest;
  4657. else
  4658. return cdp_host_reo_dest_ring_unknown;
  4659. }
  4660. /*
  4661. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4662. * @pdev_handle: device object
  4663. * @val: value to be set
  4664. *
  4665. * Return: void
  4666. */
  4667. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4668. uint32_t val)
  4669. {
  4670. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4671. /* Enable/Disable smart mesh filtering. This flag will be checked
  4672. * during rx processing to check if packets are from NAC clients.
  4673. */
  4674. pdev->filter_neighbour_peers = val;
  4675. return 0;
  4676. }
  4677. /*
  4678. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4679. * address for smart mesh filtering
  4680. * @vdev_handle: virtual device object
  4681. * @cmd: Add/Del command
  4682. * @macaddr: nac client mac address
  4683. *
  4684. * Return: void
  4685. */
  4686. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4687. uint32_t cmd, uint8_t *macaddr)
  4688. {
  4689. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4690. struct dp_pdev *pdev = vdev->pdev;
  4691. struct dp_neighbour_peer *peer = NULL;
  4692. if (!macaddr)
  4693. goto fail0;
  4694. /* Store address of NAC (neighbour peer) which will be checked
  4695. * against TA of received packets.
  4696. */
  4697. if (cmd == DP_NAC_PARAM_ADD) {
  4698. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4699. sizeof(*peer));
  4700. if (!peer) {
  4701. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4702. FL("DP neighbour peer node memory allocation failed"));
  4703. goto fail0;
  4704. }
  4705. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4706. macaddr, QDF_MAC_ADDR_SIZE);
  4707. peer->vdev = vdev;
  4708. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4709. /* add this neighbour peer into the list */
  4710. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4711. neighbour_peer_list_elem);
  4712. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4713. /* first neighbour */
  4714. if (!pdev->neighbour_peers_added) {
  4715. pdev->neighbour_peers_added = true;
  4716. dp_ppdu_ring_cfg(pdev);
  4717. }
  4718. return 1;
  4719. } else if (cmd == DP_NAC_PARAM_DEL) {
  4720. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4721. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4722. neighbour_peer_list_elem) {
  4723. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4724. macaddr, QDF_MAC_ADDR_SIZE)) {
  4725. /* delete this peer from the list */
  4726. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4727. peer, neighbour_peer_list_elem);
  4728. qdf_mem_free(peer);
  4729. break;
  4730. }
  4731. }
  4732. /* last neighbour deleted */
  4733. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4734. pdev->neighbour_peers_added = false;
  4735. dp_ppdu_ring_cfg(pdev);
  4736. }
  4737. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4738. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4739. !pdev->enhanced_stats_en)
  4740. dp_ppdu_ring_reset(pdev);
  4741. return 1;
  4742. }
  4743. fail0:
  4744. return 0;
  4745. }
  4746. /*
  4747. * dp_get_sec_type() - Get the security type
  4748. * @peer: Datapath peer handle
  4749. * @sec_idx: Security id (mcast, ucast)
  4750. *
  4751. * return sec_type: Security type
  4752. */
  4753. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4754. {
  4755. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4756. return dpeer->security[sec_idx].sec_type;
  4757. }
  4758. /*
  4759. * dp_peer_authorize() - authorize txrx peer
  4760. * @peer_handle: Datapath peer handle
  4761. * @authorize
  4762. *
  4763. */
  4764. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4765. {
  4766. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4767. struct dp_soc *soc;
  4768. if (peer) {
  4769. soc = peer->vdev->pdev->soc;
  4770. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4771. peer->authorize = authorize ? 1 : 0;
  4772. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4773. }
  4774. }
  4775. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4776. struct dp_pdev *pdev,
  4777. struct dp_peer *peer,
  4778. struct dp_vdev *vdev)
  4779. {
  4780. struct dp_peer *bss_peer = NULL;
  4781. uint8_t *m_addr = NULL;
  4782. if (!vdev) {
  4783. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4784. "vdev is NULL");
  4785. } else {
  4786. if (vdev->vap_bss_peer == peer)
  4787. vdev->vap_bss_peer = NULL;
  4788. m_addr = peer->mac_addr.raw;
  4789. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4790. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4791. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4792. peer->ctrl_peer, NULL);
  4793. if (vdev && vdev->vap_bss_peer) {
  4794. bss_peer = vdev->vap_bss_peer;
  4795. DP_UPDATE_STATS(vdev, peer);
  4796. }
  4797. }
  4798. /*
  4799. * Peer AST list hast to be empty here
  4800. */
  4801. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4802. qdf_mem_free(peer);
  4803. }
  4804. /**
  4805. * dp_delete_pending_vdev() - check and process vdev delete
  4806. * @pdev: DP specific pdev pointer
  4807. * @vdev: DP specific vdev pointer
  4808. * @vdev_id: vdev id corresponding to vdev
  4809. *
  4810. * This API does following:
  4811. * 1) It releases tx flow pools buffers as vdev is
  4812. * going down and no peers are associated.
  4813. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4814. */
  4815. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4816. uint8_t vdev_id)
  4817. {
  4818. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4819. void *vdev_delete_context = NULL;
  4820. vdev_delete_cb = vdev->delete.callback;
  4821. vdev_delete_context = vdev->delete.context;
  4822. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4823. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4824. vdev, vdev->mac_addr.raw);
  4825. /* all peers are gone, go ahead and delete it */
  4826. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4827. FLOW_TYPE_VDEV, vdev_id);
  4828. dp_tx_vdev_detach(vdev);
  4829. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4830. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4831. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4832. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4833. FL("deleting vdev object %pK (%pM)"),
  4834. vdev, vdev->mac_addr.raw);
  4835. qdf_mem_free(vdev);
  4836. vdev = NULL;
  4837. if (vdev_delete_cb)
  4838. vdev_delete_cb(vdev_delete_context);
  4839. }
  4840. /*
  4841. * dp_peer_unref_delete() - unref and delete peer
  4842. * @peer_handle: Datapath peer handle
  4843. *
  4844. */
  4845. void dp_peer_unref_delete(void *peer_handle)
  4846. {
  4847. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4848. struct dp_vdev *vdev = peer->vdev;
  4849. struct dp_pdev *pdev = vdev->pdev;
  4850. struct dp_soc *soc = pdev->soc;
  4851. struct dp_peer *tmppeer;
  4852. int found = 0;
  4853. uint16_t peer_id;
  4854. uint16_t vdev_id;
  4855. bool delete_vdev;
  4856. struct cdp_peer_cookie peer_cookie;
  4857. /*
  4858. * Hold the lock all the way from checking if the peer ref count
  4859. * is zero until the peer references are removed from the hash
  4860. * table and vdev list (if the peer ref count is zero).
  4861. * This protects against a new HL tx operation starting to use the
  4862. * peer object just after this function concludes it's done being used.
  4863. * Furthermore, the lock needs to be held while checking whether the
  4864. * vdev's list of peers is empty, to make sure that list is not modified
  4865. * concurrently with the empty check.
  4866. */
  4867. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4868. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4869. peer_id = peer->peer_ids[0];
  4870. vdev_id = vdev->vdev_id;
  4871. /*
  4872. * Make sure that the reference to the peer in
  4873. * peer object map is removed
  4874. */
  4875. if (peer_id != HTT_INVALID_PEER)
  4876. soc->peer_id_to_obj_map[peer_id] = NULL;
  4877. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  4878. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4879. /* remove the reference to the peer from the hash table */
  4880. dp_peer_find_hash_remove(soc, peer);
  4881. qdf_spin_lock_bh(&soc->ast_lock);
  4882. if (peer->self_ast_entry) {
  4883. dp_peer_del_ast(soc, peer->self_ast_entry);
  4884. peer->self_ast_entry = NULL;
  4885. }
  4886. qdf_spin_unlock_bh(&soc->ast_lock);
  4887. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4888. if (tmppeer == peer) {
  4889. found = 1;
  4890. break;
  4891. }
  4892. }
  4893. if (found) {
  4894. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4895. peer_list_elem);
  4896. } else {
  4897. /*Ignoring the remove operation as peer not found*/
  4898. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  4899. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4900. peer, vdev, &peer->vdev->peer_list);
  4901. }
  4902. /* send peer destroy event to upper layer */
  4903. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4904. QDF_MAC_ADDR_SIZE);
  4905. peer_cookie.ctx = NULL;
  4906. peer_cookie.ctx = (void *)peer->wlanstats_ctx;
  4907. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4908. dp_wdi_event_handler(WDI_EVENT_PEER_DESTROY,
  4909. pdev->soc,
  4910. (void *)&peer_cookie,
  4911. peer->peer_ids[0],
  4912. WDI_NO_VAL,
  4913. pdev->pdev_id);
  4914. #endif
  4915. peer->wlanstats_ctx = NULL;
  4916. /* cleanup the peer data */
  4917. dp_peer_cleanup(vdev, peer);
  4918. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4919. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev);
  4920. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4921. /* check whether the parent vdev has no peers left */
  4922. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4923. /*
  4924. * capture vdev delete pending flag's status
  4925. * while holding peer_ref_mutex lock
  4926. */
  4927. delete_vdev = vdev->delete.pending;
  4928. /*
  4929. * Now that there are no references to the peer, we can
  4930. * release the peer reference lock.
  4931. */
  4932. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4933. /*
  4934. * Check if the parent vdev was waiting for its peers
  4935. * to be deleted, in order for it to be deleted too.
  4936. */
  4937. if (delete_vdev)
  4938. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4939. } else {
  4940. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4941. }
  4942. } else {
  4943. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4944. }
  4945. }
  4946. #ifdef PEER_CACHE_RX_PKTS
  4947. static inline void dp_peer_rx_bufq_resources_deinit(struct dp_peer *peer)
  4948. {
  4949. qdf_list_destroy(&peer->bufq_info.cached_bufq);
  4950. qdf_spinlock_destroy(&peer->bufq_info.bufq_lock);
  4951. }
  4952. #else
  4953. static inline void dp_peer_rx_bufq_resources_deinit(struct dp_peer *peer)
  4954. {
  4955. }
  4956. #endif
  4957. /*
  4958. * dp_peer_detach_wifi3() – Detach txrx peer
  4959. * @peer_handle: Datapath peer handle
  4960. * @bitmap: bitmap indicating special handling of request.
  4961. *
  4962. */
  4963. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4964. {
  4965. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4966. /* redirect the peer's rx delivery function to point to a
  4967. * discard func
  4968. */
  4969. peer->rx_opt_proc = dp_rx_discard;
  4970. /* Do not make ctrl_peer to NULL for connected sta peers.
  4971. * We need ctrl_peer to release the reference during dp
  4972. * peer free. This reference was held for
  4973. * obj_mgr peer during the creation of dp peer.
  4974. */
  4975. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  4976. !peer->bss_peer))
  4977. peer->ctrl_peer = NULL;
  4978. peer->valid = 0;
  4979. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4980. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4981. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4982. qdf_spinlock_destroy(&peer->peer_info_lock);
  4983. dp_peer_rx_bufq_resources_deinit(peer);
  4984. /*
  4985. * Remove the reference added during peer_attach.
  4986. * The peer will still be left allocated until the
  4987. * PEER_UNMAP message arrives to remove the other
  4988. * reference, added by the PEER_MAP message.
  4989. */
  4990. dp_peer_unref_delete(peer_handle);
  4991. }
  4992. /*
  4993. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4994. * @peer_handle: Datapath peer handle
  4995. *
  4996. */
  4997. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4998. {
  4999. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  5000. return vdev->mac_addr.raw;
  5001. }
  5002. /*
  5003. * dp_vdev_set_wds() - Enable per packet stats
  5004. * @vdev_handle: DP VDEV handle
  5005. * @val: value
  5006. *
  5007. * Return: none
  5008. */
  5009. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  5010. {
  5011. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5012. vdev->wds_enabled = val;
  5013. return 0;
  5014. }
  5015. /*
  5016. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  5017. * @peer_handle: Datapath peer handle
  5018. *
  5019. */
  5020. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  5021. uint8_t vdev_id)
  5022. {
  5023. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  5024. struct dp_vdev *vdev = NULL;
  5025. if (qdf_unlikely(!pdev))
  5026. return NULL;
  5027. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5028. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5029. if (vdev->delete.pending)
  5030. continue;
  5031. if (vdev->vdev_id == vdev_id)
  5032. break;
  5033. }
  5034. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5035. return (struct cdp_vdev *)vdev;
  5036. }
  5037. /*
  5038. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  5039. * @dev: PDEV handle
  5040. *
  5041. * Return: VDEV handle of monitor mode
  5042. */
  5043. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  5044. {
  5045. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  5046. if (qdf_unlikely(!pdev))
  5047. return NULL;
  5048. return (struct cdp_vdev *)pdev->monitor_vdev;
  5049. }
  5050. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  5051. {
  5052. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5053. return vdev->opmode;
  5054. }
  5055. static
  5056. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  5057. ol_txrx_rx_fp *stack_fn_p,
  5058. ol_osif_vdev_handle *osif_vdev_p)
  5059. {
  5060. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  5061. qdf_assert(vdev);
  5062. *stack_fn_p = vdev->osif_rx_stack;
  5063. *osif_vdev_p = vdev->osif_vdev;
  5064. }
  5065. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  5066. {
  5067. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  5068. struct dp_pdev *pdev = vdev->pdev;
  5069. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  5070. }
  5071. /**
  5072. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  5073. * ring based on target
  5074. * @soc: soc handle
  5075. * @mac_for_pdev: pdev_id
  5076. * @pdev: physical device handle
  5077. * @ring_num: mac id
  5078. * @htt_tlv_filter: tlv filter
  5079. *
  5080. * Return: zero on success, non-zero on failure
  5081. */
  5082. static inline
  5083. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  5084. struct dp_pdev *pdev, uint8_t ring_num,
  5085. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  5086. {
  5087. QDF_STATUS status;
  5088. if (soc->wlan_cfg_ctx->rxdma1_enable)
  5089. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5090. pdev->rxdma_mon_buf_ring[ring_num]
  5091. .hal_srng,
  5092. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  5093. &htt_tlv_filter);
  5094. else
  5095. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5096. pdev->rx_mac_buf_ring[ring_num]
  5097. .hal_srng,
  5098. RXDMA_BUF, RX_BUFFER_SIZE,
  5099. &htt_tlv_filter);
  5100. return status;
  5101. }
  5102. /**
  5103. * dp_reset_monitor_mode() - Disable monitor mode
  5104. * @pdev_handle: Datapath PDEV handle
  5105. *
  5106. * Return: QDF_STATUS
  5107. */
  5108. QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  5109. {
  5110. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5111. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5112. struct dp_soc *soc = pdev->soc;
  5113. uint8_t pdev_id;
  5114. int mac_id;
  5115. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5116. pdev_id = pdev->pdev_id;
  5117. soc = pdev->soc;
  5118. qdf_spin_lock_bh(&pdev->mon_lock);
  5119. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5120. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5121. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5122. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5123. pdev, mac_id,
  5124. htt_tlv_filter);
  5125. if (status != QDF_STATUS_SUCCESS) {
  5126. dp_err("Failed to send tlv filter for monitor mode rings");
  5127. return status;
  5128. }
  5129. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5130. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5131. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  5132. &htt_tlv_filter);
  5133. }
  5134. pdev->monitor_vdev = NULL;
  5135. pdev->mcopy_mode = 0;
  5136. pdev->monitor_configured = false;
  5137. qdf_spin_unlock_bh(&pdev->mon_lock);
  5138. return QDF_STATUS_SUCCESS;
  5139. }
  5140. /**
  5141. * dp_set_nac() - set peer_nac
  5142. * @peer_handle: Datapath PEER handle
  5143. *
  5144. * Return: void
  5145. */
  5146. static void dp_set_nac(struct cdp_peer *peer_handle)
  5147. {
  5148. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5149. peer->nac = 1;
  5150. }
  5151. /**
  5152. * dp_get_tx_pending() - read pending tx
  5153. * @pdev_handle: Datapath PDEV handle
  5154. *
  5155. * Return: outstanding tx
  5156. */
  5157. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  5158. {
  5159. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5160. return qdf_atomic_read(&pdev->num_tx_outstanding);
  5161. }
  5162. /**
  5163. * dp_get_peer_mac_from_peer_id() - get peer mac
  5164. * @pdev_handle: Datapath PDEV handle
  5165. * @peer_id: Peer ID
  5166. * @peer_mac: MAC addr of PEER
  5167. *
  5168. * Return: void
  5169. */
  5170. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  5171. uint32_t peer_id, uint8_t *peer_mac)
  5172. {
  5173. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5174. struct dp_peer *peer;
  5175. if (pdev && peer_mac) {
  5176. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  5177. if (peer) {
  5178. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  5179. QDF_MAC_ADDR_SIZE);
  5180. dp_peer_unref_del_find_by_id(peer);
  5181. }
  5182. }
  5183. }
  5184. /**
  5185. * dp_pdev_configure_monitor_rings() - configure monitor rings
  5186. * @vdev_handle: Datapath VDEV handle
  5187. *
  5188. * Return: QDF_STATUS
  5189. */
  5190. QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  5191. {
  5192. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5193. struct dp_soc *soc;
  5194. uint8_t pdev_id;
  5195. int mac_id;
  5196. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5197. pdev_id = pdev->pdev_id;
  5198. soc = pdev->soc;
  5199. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5200. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5201. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5202. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5203. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5204. pdev->mo_data_filter);
  5205. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5206. htt_tlv_filter.mpdu_start = 1;
  5207. htt_tlv_filter.msdu_start = 1;
  5208. htt_tlv_filter.packet = 1;
  5209. htt_tlv_filter.msdu_end = 1;
  5210. htt_tlv_filter.mpdu_end = 1;
  5211. htt_tlv_filter.packet_header = 1;
  5212. htt_tlv_filter.attention = 1;
  5213. htt_tlv_filter.ppdu_start = 0;
  5214. htt_tlv_filter.ppdu_end = 0;
  5215. htt_tlv_filter.ppdu_end_user_stats = 0;
  5216. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5217. htt_tlv_filter.ppdu_end_status_done = 0;
  5218. htt_tlv_filter.header_per_msdu = 1;
  5219. htt_tlv_filter.enable_fp =
  5220. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5221. htt_tlv_filter.enable_md = 0;
  5222. htt_tlv_filter.enable_mo =
  5223. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5224. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5225. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5226. if (pdev->mcopy_mode) {
  5227. htt_tlv_filter.fp_data_filter = 0;
  5228. htt_tlv_filter.mo_data_filter = 0;
  5229. } else {
  5230. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5231. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5232. }
  5233. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5234. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5235. htt_tlv_filter.offset_valid = false;
  5236. if ((pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) ||
  5237. (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU_MSDU)) {
  5238. htt_tlv_filter.fp_mgmt_filter = 0;
  5239. htt_tlv_filter.fp_ctrl_filter = 0;
  5240. htt_tlv_filter.fp_data_filter = 0;
  5241. htt_tlv_filter.mo_mgmt_filter = 0;
  5242. htt_tlv_filter.mo_ctrl_filter = 0;
  5243. htt_tlv_filter.mo_data_filter = 0;
  5244. }
  5245. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5246. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5247. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5248. pdev, mac_id,
  5249. htt_tlv_filter);
  5250. if (status != QDF_STATUS_SUCCESS) {
  5251. dp_err("Failed to send tlv filter for monitor mode rings");
  5252. return status;
  5253. }
  5254. }
  5255. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5256. htt_tlv_filter.mpdu_start = 1;
  5257. htt_tlv_filter.msdu_start = 0;
  5258. htt_tlv_filter.packet = 0;
  5259. htt_tlv_filter.msdu_end = 0;
  5260. htt_tlv_filter.mpdu_end = 0;
  5261. if ((pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) ||
  5262. (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU_MSDU)) {
  5263. htt_tlv_filter.mpdu_end = 1;
  5264. }
  5265. htt_tlv_filter.attention = 0;
  5266. htt_tlv_filter.ppdu_start = 1;
  5267. htt_tlv_filter.ppdu_end = 1;
  5268. htt_tlv_filter.ppdu_end_user_stats = 1;
  5269. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5270. htt_tlv_filter.ppdu_end_status_done = 1;
  5271. htt_tlv_filter.enable_fp = 1;
  5272. htt_tlv_filter.enable_md = 0;
  5273. htt_tlv_filter.enable_mo = 1;
  5274. if (pdev->mcopy_mode ||
  5275. (pdev->rx_enh_capture_mode != CDP_RX_ENH_CAPTURE_DISABLED)) {
  5276. htt_tlv_filter.packet_header = 1;
  5277. if (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) {
  5278. htt_tlv_filter.header_per_msdu = 0;
  5279. htt_tlv_filter.enable_mo = 0;
  5280. } else if (pdev->rx_enh_capture_mode ==
  5281. CDP_RX_ENH_CAPTURE_MPDU_MSDU) {
  5282. htt_tlv_filter.header_per_msdu = 1;
  5283. htt_tlv_filter.enable_mo = 0;
  5284. }
  5285. }
  5286. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5287. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5288. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5289. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5290. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5291. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5292. htt_tlv_filter.offset_valid = false;
  5293. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5294. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5295. pdev->pdev_id);
  5296. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5297. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5298. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5299. }
  5300. return status;
  5301. }
  5302. /**
  5303. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  5304. * @vdev_handle: Datapath VDEV handle
  5305. * @smart_monitor: Flag to denote if its smart monitor mode
  5306. *
  5307. * Return: 0 on success, not 0 on failure
  5308. */
  5309. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  5310. uint8_t special_monitor)
  5311. {
  5312. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5313. struct dp_pdev *pdev;
  5314. qdf_assert(vdev);
  5315. pdev = vdev->pdev;
  5316. pdev->monitor_vdev = vdev;
  5317. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5318. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  5319. pdev, pdev->pdev_id, pdev->soc, vdev);
  5320. /*
  5321. * do not configure monitor buf ring and filter for smart and
  5322. * lite monitor
  5323. * for smart monitor filters are added along with first NAC
  5324. * for lite monitor required configuration done through
  5325. * dp_set_pdev_param
  5326. */
  5327. if (special_monitor)
  5328. return QDF_STATUS_SUCCESS;
  5329. /*Check if current pdev's monitor_vdev exists */
  5330. if (pdev->monitor_configured) {
  5331. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5332. "monitor vap already created vdev=%pK\n", vdev);
  5333. qdf_assert(vdev);
  5334. return QDF_STATUS_E_RESOURCES;
  5335. }
  5336. pdev->monitor_configured = true;
  5337. return dp_pdev_configure_monitor_rings(pdev);
  5338. }
  5339. /**
  5340. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  5341. * @pdev_handle: Datapath PDEV handle
  5342. * @filter_val: Flag to select Filter for monitor mode
  5343. * Return: 0 on success, not 0 on failure
  5344. */
  5345. static QDF_STATUS
  5346. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  5347. struct cdp_monitor_filter *filter_val)
  5348. {
  5349. /* Many monitor VAPs can exists in a system but only one can be up at
  5350. * anytime
  5351. */
  5352. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5353. struct dp_vdev *vdev = pdev->monitor_vdev;
  5354. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5355. struct dp_soc *soc;
  5356. uint8_t pdev_id;
  5357. int mac_id;
  5358. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5359. pdev_id = pdev->pdev_id;
  5360. soc = pdev->soc;
  5361. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5362. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  5363. pdev, pdev_id, soc, vdev);
  5364. /*Check if current pdev's monitor_vdev exists */
  5365. if (!pdev->monitor_vdev) {
  5366. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5367. "vdev=%pK", vdev);
  5368. qdf_assert(vdev);
  5369. }
  5370. /* update filter mode, type in pdev structure */
  5371. pdev->mon_filter_mode = filter_val->mode;
  5372. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  5373. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  5374. pdev->fp_data_filter = filter_val->fp_data;
  5375. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  5376. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  5377. pdev->mo_data_filter = filter_val->mo_data;
  5378. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5379. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5380. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5381. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5382. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5383. pdev->mo_data_filter);
  5384. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5385. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5386. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5387. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5388. pdev, mac_id,
  5389. htt_tlv_filter);
  5390. if (status != QDF_STATUS_SUCCESS) {
  5391. dp_err("Failed to send tlv filter for monitor mode rings");
  5392. return status;
  5393. }
  5394. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5395. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5396. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5397. }
  5398. htt_tlv_filter.mpdu_start = 1;
  5399. htt_tlv_filter.msdu_start = 1;
  5400. htt_tlv_filter.packet = 1;
  5401. htt_tlv_filter.msdu_end = 1;
  5402. htt_tlv_filter.mpdu_end = 1;
  5403. htt_tlv_filter.packet_header = 1;
  5404. htt_tlv_filter.attention = 1;
  5405. htt_tlv_filter.ppdu_start = 0;
  5406. htt_tlv_filter.ppdu_end = 0;
  5407. htt_tlv_filter.ppdu_end_user_stats = 0;
  5408. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5409. htt_tlv_filter.ppdu_end_status_done = 0;
  5410. htt_tlv_filter.header_per_msdu = 1;
  5411. htt_tlv_filter.enable_fp =
  5412. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5413. htt_tlv_filter.enable_md = 0;
  5414. htt_tlv_filter.enable_mo =
  5415. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5416. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5417. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5418. if (pdev->mcopy_mode)
  5419. htt_tlv_filter.fp_data_filter = 0;
  5420. else
  5421. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5422. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5423. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5424. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5425. htt_tlv_filter.offset_valid = false;
  5426. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5427. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5428. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5429. pdev, mac_id,
  5430. htt_tlv_filter);
  5431. if (status != QDF_STATUS_SUCCESS) {
  5432. dp_err("Failed to send tlv filter for monitor mode rings");
  5433. return status;
  5434. }
  5435. }
  5436. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5437. htt_tlv_filter.mpdu_start = 1;
  5438. htt_tlv_filter.msdu_start = 0;
  5439. htt_tlv_filter.packet = 0;
  5440. htt_tlv_filter.msdu_end = 0;
  5441. htt_tlv_filter.mpdu_end = 0;
  5442. htt_tlv_filter.attention = 0;
  5443. htt_tlv_filter.ppdu_start = 1;
  5444. htt_tlv_filter.ppdu_end = 1;
  5445. htt_tlv_filter.ppdu_end_user_stats = 1;
  5446. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5447. htt_tlv_filter.ppdu_end_status_done = 1;
  5448. htt_tlv_filter.enable_fp = 1;
  5449. htt_tlv_filter.enable_md = 0;
  5450. htt_tlv_filter.enable_mo = 1;
  5451. if (pdev->mcopy_mode) {
  5452. htt_tlv_filter.packet_header = 1;
  5453. }
  5454. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5455. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5456. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5457. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5458. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5459. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5460. htt_tlv_filter.offset_valid = false;
  5461. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5462. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5463. pdev->pdev_id);
  5464. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5465. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5466. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5467. }
  5468. return QDF_STATUS_SUCCESS;
  5469. }
  5470. /**
  5471. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5472. * @pdev_handle: Datapath PDEV handle
  5473. *
  5474. * Return: pdev_id
  5475. */
  5476. static
  5477. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5478. {
  5479. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5480. return pdev->pdev_id;
  5481. }
  5482. /**
  5483. * dp_get_delay_stats_flag() - get delay stats flag
  5484. * @pdev_handle: Datapath PDEV handle
  5485. *
  5486. * Return: 0 if flag is disabled else 1
  5487. */
  5488. static
  5489. bool dp_get_delay_stats_flag(struct cdp_pdev *pdev_handle)
  5490. {
  5491. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5492. return pdev->delay_stats_flag;
  5493. }
  5494. /**
  5495. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5496. * @pdev_handle: Datapath PDEV handle
  5497. * @chan_noise_floor: Channel Noise Floor
  5498. *
  5499. * Return: void
  5500. */
  5501. static
  5502. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5503. int16_t chan_noise_floor)
  5504. {
  5505. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5506. pdev->chan_noise_floor = chan_noise_floor;
  5507. }
  5508. /**
  5509. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5510. * @vdev_handle: Datapath VDEV handle
  5511. * Return: true on ucast filter flag set
  5512. */
  5513. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5514. {
  5515. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5516. struct dp_pdev *pdev;
  5517. pdev = vdev->pdev;
  5518. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5519. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5520. return true;
  5521. return false;
  5522. }
  5523. /**
  5524. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5525. * @vdev_handle: Datapath VDEV handle
  5526. * Return: true on mcast filter flag set
  5527. */
  5528. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5529. {
  5530. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5531. struct dp_pdev *pdev;
  5532. pdev = vdev->pdev;
  5533. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5534. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5535. return true;
  5536. return false;
  5537. }
  5538. /**
  5539. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5540. * @vdev_handle: Datapath VDEV handle
  5541. * Return: true on non data filter flag set
  5542. */
  5543. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5544. {
  5545. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5546. struct dp_pdev *pdev;
  5547. pdev = vdev->pdev;
  5548. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5549. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5550. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5551. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5552. return true;
  5553. }
  5554. }
  5555. return false;
  5556. }
  5557. #ifdef MESH_MODE_SUPPORT
  5558. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5559. {
  5560. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5561. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5562. FL("val %d"), val);
  5563. vdev->mesh_vdev = val;
  5564. }
  5565. /*
  5566. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5567. * @vdev_hdl: virtual device object
  5568. * @val: value to be set
  5569. *
  5570. * Return: void
  5571. */
  5572. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5573. {
  5574. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5575. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5576. FL("val %d"), val);
  5577. vdev->mesh_rx_filter = val;
  5578. }
  5579. #endif
  5580. /*
  5581. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5582. * Current scope is bar received count
  5583. *
  5584. * @pdev_handle: DP_PDEV handle
  5585. *
  5586. * Return: void
  5587. */
  5588. #define STATS_PROC_TIMEOUT (HZ/1000)
  5589. static void
  5590. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5591. {
  5592. struct dp_vdev *vdev;
  5593. struct dp_peer *peer;
  5594. uint32_t waitcnt;
  5595. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5596. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5597. if (!peer) {
  5598. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5599. FL("DP Invalid Peer refernce"));
  5600. return;
  5601. }
  5602. if (peer->delete_in_progress) {
  5603. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5604. FL("DP Peer deletion in progress"));
  5605. continue;
  5606. }
  5607. qdf_atomic_inc(&peer->ref_cnt);
  5608. waitcnt = 0;
  5609. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5610. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5611. && waitcnt < 10) {
  5612. schedule_timeout_interruptible(
  5613. STATS_PROC_TIMEOUT);
  5614. waitcnt++;
  5615. }
  5616. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5617. dp_peer_unref_delete(peer);
  5618. }
  5619. }
  5620. }
  5621. /**
  5622. * dp_rx_bar_stats_cb(): BAR received stats callback
  5623. * @soc: SOC handle
  5624. * @cb_ctxt: Call back context
  5625. * @reo_status: Reo status
  5626. *
  5627. * return: void
  5628. */
  5629. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5630. union hal_reo_status *reo_status)
  5631. {
  5632. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5633. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5634. if (!qdf_atomic_read(&soc->cmn_init_done))
  5635. return;
  5636. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5637. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5638. queue_status->header.status);
  5639. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5640. return;
  5641. }
  5642. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5643. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5644. }
  5645. /**
  5646. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5647. * @vdev: DP VDEV handle
  5648. *
  5649. * return: void
  5650. */
  5651. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5652. struct cdp_vdev_stats *vdev_stats)
  5653. {
  5654. struct dp_peer *peer = NULL;
  5655. struct dp_soc *soc = NULL;
  5656. if (!vdev || !vdev->pdev)
  5657. return;
  5658. soc = vdev->pdev->soc;
  5659. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5660. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5661. dp_update_vdev_stats(vdev_stats, peer);
  5662. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5663. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5664. vdev_stats, vdev->vdev_id,
  5665. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5666. #endif
  5667. }
  5668. void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5669. {
  5670. struct dp_vdev *vdev = NULL;
  5671. struct dp_soc *soc;
  5672. struct cdp_vdev_stats *vdev_stats =
  5673. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5674. if (!vdev_stats) {
  5675. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5676. "DP alloc failure - unable to get alloc vdev stats");
  5677. return;
  5678. }
  5679. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  5680. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  5681. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  5682. if (pdev->mcopy_mode)
  5683. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5684. soc = pdev->soc;
  5685. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5686. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5687. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5688. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5689. dp_update_pdev_stats(pdev, vdev_stats);
  5690. dp_update_pdev_ingress_stats(pdev, vdev);
  5691. }
  5692. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5693. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5694. qdf_mem_free(vdev_stats);
  5695. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5696. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5697. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5698. #endif
  5699. }
  5700. /**
  5701. * dp_vdev_getstats() - get vdev packet level stats
  5702. * @vdev_handle: Datapath VDEV handle
  5703. * @stats: cdp network device stats structure
  5704. *
  5705. * Return: void
  5706. */
  5707. static void dp_vdev_getstats(void *vdev_handle,
  5708. struct cdp_dev_stats *stats)
  5709. {
  5710. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5711. struct dp_pdev *pdev;
  5712. struct dp_soc *soc;
  5713. struct cdp_vdev_stats *vdev_stats;
  5714. if (!vdev)
  5715. return;
  5716. pdev = vdev->pdev;
  5717. if (!pdev)
  5718. return;
  5719. soc = pdev->soc;
  5720. vdev_stats = qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5721. if (!vdev_stats) {
  5722. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5723. "DP alloc failure - unable to get alloc vdev stats");
  5724. return;
  5725. }
  5726. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5727. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5728. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5729. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5730. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5731. stats->tx_errors = vdev_stats->tx.tx_failed +
  5732. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5733. stats->tx_dropped = stats->tx_errors;
  5734. stats->rx_packets = vdev_stats->rx.unicast.num +
  5735. vdev_stats->rx.multicast.num +
  5736. vdev_stats->rx.bcast.num;
  5737. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5738. vdev_stats->rx.multicast.bytes +
  5739. vdev_stats->rx.bcast.bytes;
  5740. qdf_mem_free(vdev_stats);
  5741. }
  5742. /**
  5743. * dp_pdev_getstats() - get pdev packet level stats
  5744. * @pdev_handle: Datapath PDEV handle
  5745. * @stats: cdp network device stats structure
  5746. *
  5747. * Return: void
  5748. */
  5749. static void dp_pdev_getstats(void *pdev_handle,
  5750. struct cdp_dev_stats *stats)
  5751. {
  5752. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5753. dp_aggregate_pdev_stats(pdev);
  5754. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5755. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5756. stats->tx_errors = pdev->stats.tx.tx_failed +
  5757. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5758. stats->tx_dropped = stats->tx_errors;
  5759. stats->rx_packets = pdev->stats.rx.unicast.num +
  5760. pdev->stats.rx.multicast.num +
  5761. pdev->stats.rx.bcast.num;
  5762. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5763. pdev->stats.rx.multicast.bytes +
  5764. pdev->stats.rx.bcast.bytes;
  5765. }
  5766. /**
  5767. * dp_get_device_stats() - get interface level packet stats
  5768. * @handle: device handle
  5769. * @stats: cdp network device stats structure
  5770. * @type: device type pdev/vdev
  5771. *
  5772. * Return: void
  5773. */
  5774. static void dp_get_device_stats(void *handle,
  5775. struct cdp_dev_stats *stats, uint8_t type)
  5776. {
  5777. switch (type) {
  5778. case UPDATE_VDEV_STATS:
  5779. dp_vdev_getstats(handle, stats);
  5780. break;
  5781. case UPDATE_PDEV_STATS:
  5782. dp_pdev_getstats(handle, stats);
  5783. break;
  5784. default:
  5785. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5786. "apstats cannot be updated for this input "
  5787. "type %d", type);
  5788. break;
  5789. }
  5790. }
  5791. /**
  5792. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5793. * @pdev: DP_PDEV Handle
  5794. *
  5795. * Return:void
  5796. */
  5797. static inline void
  5798. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5799. {
  5800. uint8_t i = 0, index = 0;
  5801. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5802. DP_PRINT_STATS("Received From Stack:");
  5803. DP_PRINT_STATS(" Packets = %d",
  5804. pdev->stats.tx_i.rcvd.num);
  5805. DP_PRINT_STATS(" Bytes = %llu",
  5806. pdev->stats.tx_i.rcvd.bytes);
  5807. DP_PRINT_STATS("Processed:");
  5808. DP_PRINT_STATS(" Packets = %d",
  5809. pdev->stats.tx_i.processed.num);
  5810. DP_PRINT_STATS(" Bytes = %llu",
  5811. pdev->stats.tx_i.processed.bytes);
  5812. DP_PRINT_STATS("Total Completions:");
  5813. DP_PRINT_STATS(" Packets = %u",
  5814. pdev->stats.tx.comp_pkt.num);
  5815. DP_PRINT_STATS(" Bytes = %llu",
  5816. pdev->stats.tx.comp_pkt.bytes);
  5817. DP_PRINT_STATS("Successful Completions:");
  5818. DP_PRINT_STATS(" Packets = %u",
  5819. pdev->stats.tx.tx_success.num);
  5820. DP_PRINT_STATS(" Bytes = %llu",
  5821. pdev->stats.tx.tx_success.bytes);
  5822. DP_PRINT_STATS("Dropped:");
  5823. DP_PRINT_STATS(" Total = %d",
  5824. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5825. DP_PRINT_STATS(" Dma_map_error = %d",
  5826. pdev->stats.tx_i.dropped.dma_error);
  5827. DP_PRINT_STATS(" Ring Full = %d",
  5828. pdev->stats.tx_i.dropped.ring_full);
  5829. DP_PRINT_STATS(" Descriptor Not available = %d",
  5830. pdev->stats.tx_i.dropped.desc_na.num);
  5831. DP_PRINT_STATS(" HW enqueue failed= %d",
  5832. pdev->stats.tx_i.dropped.enqueue_fail);
  5833. DP_PRINT_STATS(" Resources Full = %d",
  5834. pdev->stats.tx_i.dropped.res_full);
  5835. DP_PRINT_STATS(" FW removed Pkts = %u",
  5836. pdev->stats.tx.dropped.fw_rem.num);
  5837. DP_PRINT_STATS(" FW removed bytes= %llu",
  5838. pdev->stats.tx.dropped.fw_rem.bytes);
  5839. DP_PRINT_STATS(" FW removed transmitted = %d",
  5840. pdev->stats.tx.dropped.fw_rem_tx);
  5841. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5842. pdev->stats.tx.dropped.fw_rem_notx);
  5843. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5844. pdev->stats.tx.dropped.fw_reason1);
  5845. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5846. pdev->stats.tx.dropped.fw_reason2);
  5847. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5848. pdev->stats.tx.dropped.fw_reason3);
  5849. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5850. pdev->stats.tx.dropped.age_out);
  5851. DP_PRINT_STATS(" headroom insufficient = %d",
  5852. pdev->stats.tx_i.dropped.headroom_insufficient);
  5853. DP_PRINT_STATS(" Multicast:");
  5854. DP_PRINT_STATS(" Packets: %u",
  5855. pdev->stats.tx.mcast.num);
  5856. DP_PRINT_STATS(" Bytes: %llu",
  5857. pdev->stats.tx.mcast.bytes);
  5858. DP_PRINT_STATS("Scatter Gather:");
  5859. DP_PRINT_STATS(" Packets = %d",
  5860. pdev->stats.tx_i.sg.sg_pkt.num);
  5861. DP_PRINT_STATS(" Bytes = %llu",
  5862. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5863. DP_PRINT_STATS(" Dropped By Host = %d",
  5864. pdev->stats.tx_i.sg.dropped_host.num);
  5865. DP_PRINT_STATS(" Dropped By Target = %d",
  5866. pdev->stats.tx_i.sg.dropped_target);
  5867. DP_PRINT_STATS("TSO:");
  5868. DP_PRINT_STATS(" Number of Segments = %d",
  5869. pdev->stats.tx_i.tso.num_seg);
  5870. DP_PRINT_STATS(" Packets = %d",
  5871. pdev->stats.tx_i.tso.tso_pkt.num);
  5872. DP_PRINT_STATS(" Bytes = %llu",
  5873. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5874. DP_PRINT_STATS(" Dropped By Host = %d",
  5875. pdev->stats.tx_i.tso.dropped_host.num);
  5876. DP_PRINT_STATS("Mcast Enhancement:");
  5877. DP_PRINT_STATS(" Packets = %d",
  5878. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5879. DP_PRINT_STATS(" Bytes = %llu",
  5880. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5881. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5882. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5883. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5884. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5885. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5886. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5887. DP_PRINT_STATS(" Unicast sent = %d",
  5888. pdev->stats.tx_i.mcast_en.ucast);
  5889. DP_PRINT_STATS("Raw:");
  5890. DP_PRINT_STATS(" Packets = %d",
  5891. pdev->stats.tx_i.raw.raw_pkt.num);
  5892. DP_PRINT_STATS(" Bytes = %llu",
  5893. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5894. DP_PRINT_STATS(" DMA map error = %d",
  5895. pdev->stats.tx_i.raw.dma_map_error);
  5896. DP_PRINT_STATS("Reinjected:");
  5897. DP_PRINT_STATS(" Packets = %d",
  5898. pdev->stats.tx_i.reinject_pkts.num);
  5899. DP_PRINT_STATS(" Bytes = %llu\n",
  5900. pdev->stats.tx_i.reinject_pkts.bytes);
  5901. DP_PRINT_STATS("Inspected:");
  5902. DP_PRINT_STATS(" Packets = %d",
  5903. pdev->stats.tx_i.inspect_pkts.num);
  5904. DP_PRINT_STATS(" Bytes = %llu",
  5905. pdev->stats.tx_i.inspect_pkts.bytes);
  5906. DP_PRINT_STATS("Nawds Multicast:");
  5907. DP_PRINT_STATS(" Packets = %d",
  5908. pdev->stats.tx_i.nawds_mcast.num);
  5909. DP_PRINT_STATS(" Bytes = %llu",
  5910. pdev->stats.tx_i.nawds_mcast.bytes);
  5911. DP_PRINT_STATS("CCE Classified:");
  5912. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5913. pdev->stats.tx_i.cce_classified);
  5914. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5915. pdev->stats.tx_i.cce_classified_raw);
  5916. DP_PRINT_STATS("Mesh stats:");
  5917. DP_PRINT_STATS(" frames to firmware: %u",
  5918. pdev->stats.tx_i.mesh.exception_fw);
  5919. DP_PRINT_STATS(" completions from fw: %u",
  5920. pdev->stats.tx_i.mesh.completion_fw);
  5921. DP_PRINT_STATS("PPDU stats counter");
  5922. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5923. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5924. pdev->stats.ppdu_stats_counter[index]);
  5925. }
  5926. DP_PRINT_STATS("tx_ppdu_proc: %llu\n",
  5927. pdev->tx_ppdu_proc);
  5928. for (i = 0; i < CDP_WDI_NUM_EVENTS; i++) {
  5929. if (!pdev->stats.wdi_event[i])
  5930. DP_PRINT_STATS("Wdi msgs received from fw[%d]:%d",
  5931. i, pdev->stats.wdi_event[i]);
  5932. }
  5933. }
  5934. /**
  5935. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5936. * @pdev: DP_PDEV Handle
  5937. *
  5938. * Return: void
  5939. */
  5940. static inline void
  5941. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5942. {
  5943. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5944. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5945. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5946. pdev->stats.rx.rcvd_reo[0].num,
  5947. pdev->stats.rx.rcvd_reo[1].num,
  5948. pdev->stats.rx.rcvd_reo[2].num,
  5949. pdev->stats.rx.rcvd_reo[3].num);
  5950. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5951. pdev->stats.rx.rcvd_reo[0].bytes,
  5952. pdev->stats.rx.rcvd_reo[1].bytes,
  5953. pdev->stats.rx.rcvd_reo[2].bytes,
  5954. pdev->stats.rx.rcvd_reo[3].bytes);
  5955. DP_PRINT_STATS("Replenished:");
  5956. DP_PRINT_STATS(" Packets = %d",
  5957. pdev->stats.replenish.pkts.num);
  5958. DP_PRINT_STATS(" Bytes = %llu",
  5959. pdev->stats.replenish.pkts.bytes);
  5960. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5961. pdev->stats.buf_freelist);
  5962. DP_PRINT_STATS(" Low threshold intr = %d",
  5963. pdev->stats.replenish.low_thresh_intrs);
  5964. DP_PRINT_STATS("Dropped:");
  5965. DP_PRINT_STATS(" msdu_not_done = %d",
  5966. pdev->stats.dropped.msdu_not_done);
  5967. DP_PRINT_STATS(" wifi parse = %d",
  5968. pdev->stats.dropped.wifi_parse);
  5969. DP_PRINT_STATS(" mon_rx_drop = %d",
  5970. pdev->stats.dropped.mon_rx_drop);
  5971. DP_PRINT_STATS(" mec_drop = %d",
  5972. pdev->stats.rx.mec_drop.num);
  5973. DP_PRINT_STATS(" Bytes = %llu",
  5974. pdev->stats.rx.mec_drop.bytes);
  5975. DP_PRINT_STATS("Sent To Stack:");
  5976. DP_PRINT_STATS(" Packets = %d",
  5977. pdev->stats.rx.to_stack.num);
  5978. DP_PRINT_STATS(" Bytes = %llu",
  5979. pdev->stats.rx.to_stack.bytes);
  5980. DP_PRINT_STATS(" vlan_tag_stp_cnt = %d",
  5981. pdev->stats.vlan_tag_stp_cnt);
  5982. DP_PRINT_STATS("Multicast/Broadcast:");
  5983. DP_PRINT_STATS(" Packets = %d",
  5984. pdev->stats.rx.multicast.num);
  5985. DP_PRINT_STATS(" Bytes = %llu",
  5986. pdev->stats.rx.multicast.bytes);
  5987. DP_PRINT_STATS("Errors:");
  5988. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5989. pdev->stats.replenish.rxdma_err);
  5990. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5991. pdev->stats.err.desc_alloc_fail);
  5992. DP_PRINT_STATS(" IP checksum error = %d",
  5993. pdev->stats.err.ip_csum_err);
  5994. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5995. pdev->stats.err.tcp_udp_csum_err);
  5996. /* Get bar_recv_cnt */
  5997. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5998. DP_PRINT_STATS("BAR Received Count: = %d",
  5999. pdev->stats.rx.bar_recv_cnt);
  6000. }
  6001. /**
  6002. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  6003. * @pdev: DP_PDEV Handle
  6004. *
  6005. * Return: void
  6006. */
  6007. static inline void
  6008. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  6009. {
  6010. struct cdp_pdev_mon_stats *rx_mon_stats;
  6011. uint32_t *stat_ring_ppdu_ids;
  6012. uint32_t *dest_ring_ppdu_ids;
  6013. int i, idx;
  6014. rx_mon_stats = &pdev->rx_mon_stats;
  6015. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  6016. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  6017. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  6018. rx_mon_stats->status_ppdu_done);
  6019. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  6020. rx_mon_stats->dest_ppdu_done);
  6021. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  6022. rx_mon_stats->dest_mpdu_done);
  6023. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  6024. rx_mon_stats->dest_mpdu_drop);
  6025. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  6026. rx_mon_stats->dup_mon_linkdesc_cnt);
  6027. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  6028. rx_mon_stats->dup_mon_buf_cnt);
  6029. stat_ring_ppdu_ids =
  6030. (uint32_t *)qdf_mem_malloc(sizeof(uint32_t) * MAX_PPDU_ID_HIST);
  6031. dest_ring_ppdu_ids =
  6032. (uint32_t *)qdf_mem_malloc(sizeof(uint32_t) * MAX_PPDU_ID_HIST);
  6033. if (!stat_ring_ppdu_ids || !dest_ring_ppdu_ids)
  6034. DP_PRINT_STATS("Unable to allocate ppdu id hist mem\n");
  6035. qdf_spin_lock_bh(&pdev->mon_lock);
  6036. idx = rx_mon_stats->ppdu_id_hist_idx;
  6037. qdf_mem_copy(stat_ring_ppdu_ids,
  6038. rx_mon_stats->stat_ring_ppdu_id_hist,
  6039. sizeof(uint32_t) * MAX_PPDU_ID_HIST);
  6040. qdf_mem_copy(dest_ring_ppdu_ids,
  6041. rx_mon_stats->dest_ring_ppdu_id_hist,
  6042. sizeof(uint32_t) * MAX_PPDU_ID_HIST);
  6043. qdf_spin_unlock_bh(&pdev->mon_lock);
  6044. DP_PRINT_STATS("PPDU Id history:");
  6045. DP_PRINT_STATS("stat_ring_ppdu_ids\t dest_ring_ppdu_ids");
  6046. for (i = 0; i < MAX_PPDU_ID_HIST; i++) {
  6047. idx = (idx + 1) & (MAX_PPDU_ID_HIST - 1);
  6048. DP_PRINT_STATS("%*u\t%*u", 16,
  6049. rx_mon_stats->stat_ring_ppdu_id_hist[idx], 16,
  6050. rx_mon_stats->dest_ring_ppdu_id_hist[idx]);
  6051. }
  6052. qdf_mem_free(stat_ring_ppdu_ids);
  6053. qdf_mem_free(dest_ring_ppdu_ids);
  6054. }
  6055. /**
  6056. * dp_print_soc_tx_stats(): Print SOC level stats
  6057. * @soc DP_SOC Handle
  6058. *
  6059. * Return: void
  6060. */
  6061. static inline void
  6062. dp_print_soc_tx_stats(struct dp_soc *soc)
  6063. {
  6064. uint8_t desc_pool_id;
  6065. soc->stats.tx.desc_in_use = 0;
  6066. DP_PRINT_STATS("SOC Tx Stats:\n");
  6067. for (desc_pool_id = 0;
  6068. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6069. desc_pool_id++)
  6070. soc->stats.tx.desc_in_use +=
  6071. soc->tx_desc[desc_pool_id].num_allocated;
  6072. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  6073. soc->stats.tx.desc_in_use);
  6074. DP_PRINT_STATS("Tx Invalid peer:");
  6075. DP_PRINT_STATS(" Packets = %d",
  6076. soc->stats.tx.tx_invalid_peer.num);
  6077. DP_PRINT_STATS(" Bytes = %llu",
  6078. soc->stats.tx.tx_invalid_peer.bytes);
  6079. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  6080. soc->stats.tx.tcl_ring_full[0],
  6081. soc->stats.tx.tcl_ring_full[1],
  6082. soc->stats.tx.tcl_ring_full[2]);
  6083. DP_PRINT_STATS("Tx invalid completion release = %d",
  6084. soc->stats.tx.invalid_release_source);
  6085. DP_PRINT_STATS("Tx comp loop pkt limit hit = %d",
  6086. soc->stats.tx.tx_comp_loop_pkt_limit_hit);
  6087. DP_PRINT_STATS("Tx comp HP out of sync2 = %d",
  6088. soc->stats.tx.hp_oos2);
  6089. }
  6090. /**
  6091. * dp_print_soc_interrupt_stats() - Print interrupt stats for the soc
  6092. * @soc: dp_soc handle
  6093. *
  6094. * Return: None
  6095. */
  6096. static void dp_print_soc_interrupt_stats(struct dp_soc *soc)
  6097. {
  6098. int i = 0;
  6099. struct dp_intr_stats *intr_stats;
  6100. DP_PRINT_STATS("INT: Total |txComps|reo[0] |reo[1] |reo[2] |reo[3] |mon |rx_err | wbm |reo_sta|rxdm2hst|hst2rxdm|");
  6101. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  6102. intr_stats = &soc->intr_ctx[i].intr_stats;
  6103. DP_PRINT_STATS("%3u[%d]: %7u %7u %7u %7u %7u %7u %7u %7u %7u %7u %8u %8u",
  6104. i,
  6105. hif_get_int_ctx_irq_num(soc->hif_handle, i),
  6106. intr_stats->num_masks,
  6107. intr_stats->num_tx_ring_masks[0],
  6108. intr_stats->num_rx_ring_masks[0],
  6109. intr_stats->num_rx_ring_masks[1],
  6110. intr_stats->num_rx_ring_masks[2],
  6111. intr_stats->num_rx_ring_masks[3],
  6112. intr_stats->num_rx_mon_ring_masks,
  6113. intr_stats->num_rx_err_ring_masks,
  6114. intr_stats->num_rx_wbm_rel_ring_masks,
  6115. intr_stats->num_reo_status_ring_masks,
  6116. intr_stats->num_rxdma2host_ring_masks,
  6117. intr_stats->num_host2rxdma_ring_masks);
  6118. }
  6119. }
  6120. /**
  6121. * dp_print_soc_rx_stats: Print SOC level Rx stats
  6122. * @soc: DP_SOC Handle
  6123. *
  6124. * Return:void
  6125. */
  6126. static inline void
  6127. dp_print_soc_rx_stats(struct dp_soc *soc)
  6128. {
  6129. uint32_t i;
  6130. char reo_error[DP_REO_ERR_LENGTH];
  6131. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  6132. uint8_t index = 0;
  6133. DP_PRINT_STATS("No of AST Entries = %d", soc->num_ast_entries);
  6134. DP_PRINT_STATS("SOC Rx Stats:\n");
  6135. DP_PRINT_STATS("Fragmented packets: %u",
  6136. soc->stats.rx.rx_frags);
  6137. DP_PRINT_STATS("Reo reinjected packets: %u",
  6138. soc->stats.rx.reo_reinject);
  6139. DP_PRINT_STATS("Errors:\n");
  6140. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  6141. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  6142. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  6143. DP_PRINT_STATS("Invalid RBM = %d",
  6144. soc->stats.rx.err.invalid_rbm);
  6145. DP_PRINT_STATS("Invalid Vdev = %d",
  6146. soc->stats.rx.err.invalid_vdev);
  6147. DP_PRINT_STATS("Invalid sa_idx or da_idx = %d",
  6148. soc->stats.rx.err.invalid_sa_da_idx);
  6149. DP_PRINT_STATS("Invalid Pdev = %d",
  6150. soc->stats.rx.err.invalid_pdev);
  6151. DP_PRINT_STATS("Invalid Peer = %d",
  6152. soc->stats.rx.err.rx_invalid_peer.num);
  6153. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  6154. soc->stats.rx.err.hal_ring_access_fail);
  6155. DP_PRINT_STATS("MSDU Done failures = %d",
  6156. soc->stats.rx.err.msdu_done_fail);
  6157. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  6158. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  6159. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  6160. DP_PRINT_STATS("RX HP out_of_sync: %d %d", soc->stats.rx.hp_oos,
  6161. soc->stats.rx.hp_oos2);
  6162. DP_PRINT_STATS("RX Reap Loop Pkt Limit Hit: %d",
  6163. soc->stats.rx.reap_loop_pkt_limit_hit);
  6164. DP_PRINT_STATS("RX DESC invalid magic: %u",
  6165. soc->stats.rx.err.rx_desc_invalid_magic);
  6166. DP_PRINT_STATS("RX DUP DESC: %d",
  6167. soc->stats.rx.err.hal_reo_dest_dup);
  6168. DP_PRINT_STATS("RX REL DUP DESC: %d",
  6169. soc->stats.rx.err.hal_wbm_rel_dup);
  6170. DP_PRINT_STATS("RXDMA ERR DUP DESC: %d",
  6171. soc->stats.rx.err.hal_rxdma_err_dup);
  6172. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  6173. index += qdf_snprint(&rxdma_error[index],
  6174. DP_RXDMA_ERR_LENGTH - index,
  6175. " %d", soc->stats.rx.err.rxdma_error[i]);
  6176. }
  6177. DP_PRINT_STATS("RXDMA Error (0-31):%s", rxdma_error);
  6178. index = 0;
  6179. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  6180. index += qdf_snprint(&reo_error[index],
  6181. DP_REO_ERR_LENGTH - index,
  6182. " %d", soc->stats.rx.err.reo_error[i]);
  6183. }
  6184. DP_PRINT_STATS("REO Error(0-14):%s", reo_error);
  6185. }
  6186. const
  6187. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  6188. {
  6189. switch (ring_type) {
  6190. case REO_DST:
  6191. return "Reo_dst";
  6192. case REO_EXCEPTION:
  6193. return "Reo_exception";
  6194. case REO_CMD:
  6195. return "Reo_cmd";
  6196. case REO_REINJECT:
  6197. return "Reo_reinject";
  6198. case REO_STATUS:
  6199. return "Reo_status";
  6200. case WBM2SW_RELEASE:
  6201. return "wbm2sw_release";
  6202. case TCL_DATA:
  6203. return "tcl_data";
  6204. case TCL_CMD:
  6205. return "tcl_cmd";
  6206. case TCL_STATUS:
  6207. return "tcl_status";
  6208. case SW2WBM_RELEASE:
  6209. return "sw2wbm_release";
  6210. case RXDMA_BUF:
  6211. return "Rxdma_buf";
  6212. case RXDMA_DST:
  6213. return "Rxdma_dst";
  6214. case RXDMA_MONITOR_BUF:
  6215. return "Rxdma_monitor_buf";
  6216. case RXDMA_MONITOR_DESC:
  6217. return "Rxdma_monitor_desc";
  6218. case RXDMA_MONITOR_STATUS:
  6219. return "Rxdma_monitor_status";
  6220. default:
  6221. dp_err("Invalid ring type");
  6222. break;
  6223. }
  6224. return "Invalid";
  6225. }
  6226. /*
  6227. * dp_print_napi_stats(): NAPI stats
  6228. * @soc - soc handle
  6229. */
  6230. static void dp_print_napi_stats(struct dp_soc *soc)
  6231. {
  6232. hif_print_napi_stats(soc->hif_handle);
  6233. }
  6234. /**
  6235. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  6236. * @vdev: DP_VDEV handle
  6237. *
  6238. * Return:void
  6239. */
  6240. static inline void
  6241. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  6242. {
  6243. struct dp_peer *peer = NULL;
  6244. if (!vdev || !vdev->pdev)
  6245. return;
  6246. DP_STATS_CLR(vdev->pdev);
  6247. DP_STATS_CLR(vdev->pdev->soc);
  6248. DP_STATS_CLR(vdev);
  6249. hif_clear_napi_stats(vdev->pdev->soc->hif_handle);
  6250. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6251. if (!peer)
  6252. return;
  6253. DP_STATS_CLR(peer);
  6254. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6255. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6256. &peer->stats, peer->peer_ids[0],
  6257. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  6258. #endif
  6259. }
  6260. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6261. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6262. &vdev->stats, vdev->vdev_id,
  6263. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  6264. #endif
  6265. }
  6266. /*
  6267. * dp_get_host_peer_stats()- function to print peer stats
  6268. * @pdev_handle: DP_PDEV handle
  6269. * @mac_addr: mac address of the peer
  6270. *
  6271. * Return: void
  6272. */
  6273. static void
  6274. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6275. {
  6276. struct dp_peer *peer;
  6277. uint8_t local_id;
  6278. if (!mac_addr) {
  6279. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6280. "Invalid MAC address\n");
  6281. return;
  6282. }
  6283. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6284. &local_id);
  6285. if (!peer) {
  6286. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6287. "%s: Invalid peer\n", __func__);
  6288. return;
  6289. }
  6290. /* Making sure the peer is for the specific pdev */
  6291. if ((struct dp_pdev *)pdev_handle != peer->vdev->pdev) {
  6292. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6293. "%s: Peer is not for this pdev\n", __func__);
  6294. return;
  6295. }
  6296. dp_print_peer_stats(peer);
  6297. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6298. }
  6299. /**
  6300. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6301. *
  6302. * Return: None
  6303. */
  6304. static void dp_txrx_stats_help(void)
  6305. {
  6306. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6307. dp_info("stats_option:");
  6308. dp_info(" 1 -- HTT Tx Statistics");
  6309. dp_info(" 2 -- HTT Rx Statistics");
  6310. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6311. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6312. dp_info(" 5 -- HTT Error Statistics");
  6313. dp_info(" 6 -- HTT TQM Statistics");
  6314. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6315. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6316. dp_info(" 9 -- HTT Tx Rate Statistics");
  6317. dp_info(" 10 -- HTT Rx Rate Statistics");
  6318. dp_info(" 11 -- HTT Peer Statistics");
  6319. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6320. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6321. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6322. dp_info(" 15 -- HTT SRNG Statistics");
  6323. dp_info(" 16 -- HTT SFM Info Statistics");
  6324. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6325. dp_info(" 18 -- HTT Peer List Details");
  6326. dp_info(" 20 -- Clear Host Statistics");
  6327. dp_info(" 21 -- Host Rx Rate Statistics");
  6328. dp_info(" 22 -- Host Tx Rate Statistics");
  6329. dp_info(" 23 -- Host Tx Statistics");
  6330. dp_info(" 24 -- Host Rx Statistics");
  6331. dp_info(" 25 -- Host AST Statistics");
  6332. dp_info(" 26 -- Host SRNG PTR Statistics");
  6333. dp_info(" 27 -- Host Mon Statistics");
  6334. dp_info(" 28 -- Host REO Queue Statistics");
  6335. dp_info(" 29 -- Host Soc cfg param Statistics");
  6336. dp_info(" 30 -- Host pdev cfg param Statistics");
  6337. }
  6338. /**
  6339. * dp_print_host_stats()- Function to print the stats aggregated at host
  6340. * @vdev_handle: DP_VDEV handle
  6341. * @type: host stats type
  6342. *
  6343. * Return: 0 on success, print error message in case of failure
  6344. */
  6345. static int
  6346. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6347. struct cdp_txrx_stats_req *req)
  6348. {
  6349. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6350. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6351. enum cdp_host_txrx_stats type =
  6352. dp_stats_mapping_table[req->stats][STATS_HOST];
  6353. dp_aggregate_pdev_stats(pdev);
  6354. switch (type) {
  6355. case TXRX_CLEAR_STATS:
  6356. dp_txrx_host_stats_clr(vdev);
  6357. break;
  6358. case TXRX_RX_RATE_STATS:
  6359. dp_print_rx_rates(vdev);
  6360. break;
  6361. case TXRX_TX_RATE_STATS:
  6362. dp_print_tx_rates(vdev);
  6363. break;
  6364. case TXRX_TX_HOST_STATS:
  6365. dp_print_pdev_tx_stats(pdev);
  6366. dp_print_soc_tx_stats(pdev->soc);
  6367. break;
  6368. case TXRX_RX_HOST_STATS:
  6369. dp_print_pdev_rx_stats(pdev);
  6370. dp_print_soc_rx_stats(pdev->soc);
  6371. break;
  6372. case TXRX_AST_STATS:
  6373. dp_print_ast_stats(pdev->soc);
  6374. dp_print_peer_table(vdev);
  6375. break;
  6376. case TXRX_SRNG_PTR_STATS:
  6377. dp_print_ring_stats(pdev);
  6378. break;
  6379. case TXRX_RX_MON_STATS:
  6380. dp_print_pdev_rx_mon_stats(pdev);
  6381. break;
  6382. case TXRX_REO_QUEUE_STATS:
  6383. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6384. break;
  6385. case TXRX_SOC_CFG_PARAMS:
  6386. dp_print_soc_cfg_params(pdev->soc);
  6387. break;
  6388. case TXRX_PDEV_CFG_PARAMS:
  6389. dp_print_pdev_cfg_params(pdev);
  6390. break;
  6391. case TXRX_NAPI_STATS:
  6392. dp_print_napi_stats(pdev->soc);
  6393. case TXRX_SOC_INTERRUPT_STATS:
  6394. dp_print_soc_interrupt_stats(pdev->soc);
  6395. break;
  6396. default:
  6397. dp_info("Wrong Input For TxRx Host Stats");
  6398. dp_txrx_stats_help();
  6399. break;
  6400. }
  6401. return 0;
  6402. }
  6403. /*
  6404. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6405. * @pdev: DP_PDEV handle
  6406. *
  6407. * Return: void
  6408. */
  6409. static void
  6410. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6411. {
  6412. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6413. int mac_id;
  6414. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  6415. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6416. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6417. pdev->pdev_id);
  6418. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6419. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6420. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6421. }
  6422. }
  6423. /*
  6424. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6425. * @pdev: DP_PDEV handle
  6426. *
  6427. * Return: void
  6428. */
  6429. static void
  6430. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6431. {
  6432. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6433. int mac_id;
  6434. htt_tlv_filter.mpdu_start = 1;
  6435. htt_tlv_filter.msdu_start = 0;
  6436. htt_tlv_filter.packet = 0;
  6437. htt_tlv_filter.msdu_end = 0;
  6438. htt_tlv_filter.mpdu_end = 0;
  6439. htt_tlv_filter.attention = 0;
  6440. htt_tlv_filter.ppdu_start = 1;
  6441. htt_tlv_filter.ppdu_end = 1;
  6442. htt_tlv_filter.ppdu_end_user_stats = 1;
  6443. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6444. htt_tlv_filter.ppdu_end_status_done = 1;
  6445. htt_tlv_filter.enable_fp = 1;
  6446. htt_tlv_filter.enable_md = 0;
  6447. if (pdev->neighbour_peers_added &&
  6448. pdev->soc->hw_nac_monitor_support) {
  6449. htt_tlv_filter.enable_md = 1;
  6450. htt_tlv_filter.packet_header = 1;
  6451. }
  6452. if (pdev->mcopy_mode) {
  6453. htt_tlv_filter.packet_header = 1;
  6454. htt_tlv_filter.enable_mo = 1;
  6455. }
  6456. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6457. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6458. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6459. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6460. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6461. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6462. if (pdev->neighbour_peers_added &&
  6463. pdev->soc->hw_nac_monitor_support)
  6464. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6465. htt_tlv_filter.offset_valid = false;
  6466. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6467. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6468. pdev->pdev_id);
  6469. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6470. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6471. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6472. }
  6473. }
  6474. /*
  6475. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6476. * modes are enabled or not.
  6477. * @dp_pdev: dp pdev handle.
  6478. *
  6479. * Return: bool
  6480. */
  6481. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6482. {
  6483. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6484. !pdev->mcopy_mode)
  6485. return true;
  6486. else
  6487. return false;
  6488. }
  6489. /*
  6490. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6491. *@pdev_handle: DP_PDEV handle.
  6492. *@val: Provided value.
  6493. *
  6494. *Return: 0 for success. nonzero for failure.
  6495. */
  6496. static QDF_STATUS
  6497. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6498. {
  6499. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6500. switch (val) {
  6501. case CDP_BPR_DISABLE:
  6502. pdev->bpr_enable = CDP_BPR_DISABLE;
  6503. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6504. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6505. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6506. } else if (pdev->enhanced_stats_en &&
  6507. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6508. !pdev->pktlog_ppdu_stats) {
  6509. dp_h2t_cfg_stats_msg_send(pdev,
  6510. DP_PPDU_STATS_CFG_ENH_STATS,
  6511. pdev->pdev_id);
  6512. }
  6513. break;
  6514. case CDP_BPR_ENABLE:
  6515. pdev->bpr_enable = CDP_BPR_ENABLE;
  6516. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6517. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6518. dp_h2t_cfg_stats_msg_send(pdev,
  6519. DP_PPDU_STATS_CFG_BPR,
  6520. pdev->pdev_id);
  6521. } else if (pdev->enhanced_stats_en &&
  6522. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6523. !pdev->pktlog_ppdu_stats) {
  6524. dp_h2t_cfg_stats_msg_send(pdev,
  6525. DP_PPDU_STATS_CFG_BPR_ENH,
  6526. pdev->pdev_id);
  6527. } else if (pdev->pktlog_ppdu_stats) {
  6528. dp_h2t_cfg_stats_msg_send(pdev,
  6529. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6530. pdev->pdev_id);
  6531. }
  6532. break;
  6533. default:
  6534. break;
  6535. }
  6536. return QDF_STATUS_SUCCESS;
  6537. }
  6538. /*
  6539. * dp_pdev_tid_stats_ingress_inc
  6540. * @pdev: pdev handle
  6541. * @val: increase in value
  6542. *
  6543. * Return: void
  6544. */
  6545. static void
  6546. dp_pdev_tid_stats_ingress_inc(struct cdp_pdev *pdev, uint32_t val)
  6547. {
  6548. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  6549. dp_pdev->stats.tid_stats.ingress_stack += val;
  6550. }
  6551. /*
  6552. * dp_pdev_tid_stats_osif_drop
  6553. * @pdev: pdev handle
  6554. * @val: increase in value
  6555. *
  6556. * Return: void
  6557. */
  6558. static void
  6559. dp_pdev_tid_stats_osif_drop(struct cdp_pdev *pdev, uint32_t val)
  6560. {
  6561. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  6562. dp_pdev->stats.tid_stats.osif_drop += val;
  6563. }
  6564. /*
  6565. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6566. * @pdev_handle: DP_PDEV handle
  6567. * @val: user provided value
  6568. *
  6569. * Return: 0 for success. nonzero for failure.
  6570. */
  6571. static QDF_STATUS
  6572. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6573. {
  6574. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6575. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6576. if (pdev->mcopy_mode)
  6577. dp_reset_monitor_mode(pdev_handle);
  6578. switch (val) {
  6579. case 0:
  6580. pdev->tx_sniffer_enable = 0;
  6581. pdev->mcopy_mode = 0;
  6582. pdev->monitor_configured = false;
  6583. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6584. !pdev->bpr_enable) {
  6585. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6586. dp_ppdu_ring_reset(pdev);
  6587. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6588. dp_h2t_cfg_stats_msg_send(pdev,
  6589. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6590. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6591. dp_h2t_cfg_stats_msg_send(pdev,
  6592. DP_PPDU_STATS_CFG_BPR_ENH,
  6593. pdev->pdev_id);
  6594. } else {
  6595. dp_h2t_cfg_stats_msg_send(pdev,
  6596. DP_PPDU_STATS_CFG_BPR,
  6597. pdev->pdev_id);
  6598. }
  6599. break;
  6600. case 1:
  6601. pdev->tx_sniffer_enable = 1;
  6602. pdev->mcopy_mode = 0;
  6603. pdev->monitor_configured = false;
  6604. if (!pdev->pktlog_ppdu_stats)
  6605. dp_h2t_cfg_stats_msg_send(pdev,
  6606. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6607. break;
  6608. case 2:
  6609. if (pdev->monitor_vdev) {
  6610. status = QDF_STATUS_E_RESOURCES;
  6611. break;
  6612. }
  6613. pdev->mcopy_mode = 1;
  6614. dp_pdev_configure_monitor_rings(pdev);
  6615. pdev->monitor_configured = true;
  6616. pdev->tx_sniffer_enable = 0;
  6617. if (!pdev->pktlog_ppdu_stats)
  6618. dp_h2t_cfg_stats_msg_send(pdev,
  6619. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6620. break;
  6621. default:
  6622. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6623. "Invalid value");
  6624. break;
  6625. }
  6626. return status;
  6627. }
  6628. /*
  6629. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6630. * @pdev_handle: DP_PDEV handle
  6631. *
  6632. * Return: void
  6633. */
  6634. static void
  6635. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6636. {
  6637. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6638. if (pdev->enhanced_stats_en == 0)
  6639. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6640. pdev->enhanced_stats_en = 1;
  6641. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6642. !pdev->monitor_vdev)
  6643. dp_ppdu_ring_cfg(pdev);
  6644. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6645. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6646. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6647. dp_h2t_cfg_stats_msg_send(pdev,
  6648. DP_PPDU_STATS_CFG_BPR_ENH,
  6649. pdev->pdev_id);
  6650. }
  6651. }
  6652. /*
  6653. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6654. * @pdev_handle: DP_PDEV handle
  6655. *
  6656. * Return: void
  6657. */
  6658. static void
  6659. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6660. {
  6661. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6662. if (pdev->enhanced_stats_en == 1)
  6663. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6664. pdev->enhanced_stats_en = 0;
  6665. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6666. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6667. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6668. dp_h2t_cfg_stats_msg_send(pdev,
  6669. DP_PPDU_STATS_CFG_BPR,
  6670. pdev->pdev_id);
  6671. }
  6672. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6673. !pdev->monitor_vdev)
  6674. dp_ppdu_ring_reset(pdev);
  6675. }
  6676. /*
  6677. * dp_get_fw_peer_stats()- function to print peer stats
  6678. * @pdev_handle: DP_PDEV handle
  6679. * @mac_addr: mac address of the peer
  6680. * @cap: Type of htt stats requested
  6681. * @is_wait: if set, wait on completion from firmware response
  6682. *
  6683. * Currently Supporting only MAC ID based requests Only
  6684. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6685. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6686. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6687. *
  6688. * Return: void
  6689. */
  6690. static void
  6691. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6692. uint32_t cap, uint32_t is_wait)
  6693. {
  6694. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6695. int i;
  6696. uint32_t config_param0 = 0;
  6697. uint32_t config_param1 = 0;
  6698. uint32_t config_param2 = 0;
  6699. uint32_t config_param3 = 0;
  6700. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6701. config_param0 |= (1 << (cap + 1));
  6702. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6703. config_param1 |= (1 << i);
  6704. }
  6705. config_param2 |= (mac_addr[0] & 0x000000ff);
  6706. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6707. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6708. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6709. config_param3 |= (mac_addr[4] & 0x000000ff);
  6710. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6711. if (is_wait) {
  6712. qdf_event_reset(&pdev->fw_peer_stats_event);
  6713. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6714. config_param0, config_param1,
  6715. config_param2, config_param3,
  6716. 0, 1, 0);
  6717. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  6718. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  6719. } else {
  6720. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6721. config_param0, config_param1,
  6722. config_param2, config_param3,
  6723. 0, 0, 0);
  6724. }
  6725. }
  6726. /* This struct definition will be removed from here
  6727. * once it get added in FW headers*/
  6728. struct httstats_cmd_req {
  6729. uint32_t config_param0;
  6730. uint32_t config_param1;
  6731. uint32_t config_param2;
  6732. uint32_t config_param3;
  6733. int cookie;
  6734. u_int8_t stats_id;
  6735. };
  6736. /*
  6737. * dp_get_htt_stats: function to process the httstas request
  6738. * @pdev_handle: DP pdev handle
  6739. * @data: pointer to request data
  6740. * @data_len: length for request data
  6741. *
  6742. * return: void
  6743. */
  6744. static void
  6745. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6746. {
  6747. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6748. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6749. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6750. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6751. req->config_param0, req->config_param1,
  6752. req->config_param2, req->config_param3,
  6753. req->cookie, 0, 0);
  6754. }
  6755. /*
  6756. * dp_set_pdev_param: function to set parameters in pdev
  6757. * @pdev_handle: DP pdev handle
  6758. * @param: parameter type to be set
  6759. * @val: value of parameter to be set
  6760. *
  6761. * Return: 0 for success. nonzero for failure.
  6762. */
  6763. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6764. enum cdp_pdev_param_type param,
  6765. uint8_t val)
  6766. {
  6767. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6768. switch (param) {
  6769. case CDP_CONFIG_DEBUG_SNIFFER:
  6770. return dp_config_debug_sniffer(pdev_handle, val);
  6771. case CDP_CONFIG_BPR_ENABLE:
  6772. return dp_set_bpr_enable(pdev_handle, val);
  6773. case CDP_CONFIG_PRIMARY_RADIO:
  6774. pdev->is_primary = val;
  6775. break;
  6776. case CDP_CONFIG_CAPTURE_LATENCY:
  6777. if (val == 1)
  6778. pdev->latency_capture_enable = true;
  6779. else
  6780. pdev->latency_capture_enable = false;
  6781. break;
  6782. case CDP_INGRESS_STATS:
  6783. dp_pdev_tid_stats_ingress_inc(pdev_handle, val);
  6784. break;
  6785. case CDP_OSIF_DROP:
  6786. dp_pdev_tid_stats_osif_drop(pdev_handle, val);
  6787. break;
  6788. case CDP_CONFIG_ENH_RX_CAPTURE:
  6789. return dp_config_enh_rx_capture(pdev_handle, val);
  6790. case CDP_CONFIG_TX_CAPTURE:
  6791. return dp_config_enh_tx_capture(pdev_handle, val);
  6792. default:
  6793. return QDF_STATUS_E_INVAL;
  6794. }
  6795. return QDF_STATUS_SUCCESS;
  6796. }
  6797. /*
  6798. * dp_calculate_delay_stats: function to get rx delay stats
  6799. * @vdev_handle: DP vdev handle
  6800. * @nbuf: skb
  6801. *
  6802. * Return: void
  6803. */
  6804. static void dp_calculate_delay_stats(struct cdp_vdev *vdev_handle,
  6805. qdf_nbuf_t nbuf)
  6806. {
  6807. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6808. dp_rx_compute_delay(vdev, nbuf);
  6809. }
  6810. /*
  6811. * dp_get_vdev_param: function to get parameters from vdev
  6812. * @param: parameter type to get value
  6813. *
  6814. * return: void
  6815. */
  6816. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6817. enum cdp_vdev_param_type param)
  6818. {
  6819. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6820. uint32_t val;
  6821. switch (param) {
  6822. case CDP_ENABLE_WDS:
  6823. val = vdev->wds_enabled;
  6824. break;
  6825. case CDP_ENABLE_MEC:
  6826. val = vdev->mec_enabled;
  6827. break;
  6828. case CDP_ENABLE_DA_WAR:
  6829. val = vdev->pdev->soc->da_war_enabled;
  6830. break;
  6831. default:
  6832. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6833. "param value %d is wrong\n",
  6834. param);
  6835. val = -1;
  6836. break;
  6837. }
  6838. return val;
  6839. }
  6840. /*
  6841. * dp_set_vdev_param: function to set parameters in vdev
  6842. * @param: parameter type to be set
  6843. * @val: value of parameter to be set
  6844. *
  6845. * return: void
  6846. */
  6847. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6848. enum cdp_vdev_param_type param, uint32_t val)
  6849. {
  6850. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6851. switch (param) {
  6852. case CDP_ENABLE_WDS:
  6853. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6854. "wds_enable %d for vdev(%p) id(%d)\n",
  6855. val, vdev, vdev->vdev_id);
  6856. vdev->wds_enabled = val;
  6857. break;
  6858. case CDP_ENABLE_MEC:
  6859. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6860. "mec_enable %d for vdev(%p) id(%d)\n",
  6861. val, vdev, vdev->vdev_id);
  6862. vdev->mec_enabled = val;
  6863. break;
  6864. case CDP_ENABLE_DA_WAR:
  6865. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6866. "da_war_enable %d for vdev(%p) id(%d)\n",
  6867. val, vdev, vdev->vdev_id);
  6868. vdev->pdev->soc->da_war_enabled = val;
  6869. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  6870. vdev->pdev->soc));
  6871. break;
  6872. case CDP_ENABLE_NAWDS:
  6873. vdev->nawds_enabled = val;
  6874. break;
  6875. case CDP_ENABLE_MCAST_EN:
  6876. vdev->mcast_enhancement_en = val;
  6877. break;
  6878. case CDP_ENABLE_PROXYSTA:
  6879. vdev->proxysta_vdev = val;
  6880. break;
  6881. case CDP_UPDATE_TDLS_FLAGS:
  6882. vdev->tdls_link_connected = val;
  6883. break;
  6884. case CDP_CFG_WDS_AGING_TIMER:
  6885. if (val == 0)
  6886. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  6887. else if (val != vdev->wds_aging_timer_val)
  6888. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  6889. vdev->wds_aging_timer_val = val;
  6890. break;
  6891. case CDP_ENABLE_AP_BRIDGE:
  6892. if (wlan_op_mode_sta != vdev->opmode)
  6893. vdev->ap_bridge_enabled = val;
  6894. else
  6895. vdev->ap_bridge_enabled = false;
  6896. break;
  6897. case CDP_ENABLE_CIPHER:
  6898. vdev->sec_type = val;
  6899. break;
  6900. case CDP_ENABLE_QWRAP_ISOLATION:
  6901. vdev->isolation_vdev = val;
  6902. break;
  6903. default:
  6904. break;
  6905. }
  6906. dp_tx_vdev_update_search_flags(vdev);
  6907. }
  6908. /**
  6909. * dp_peer_set_nawds: set nawds bit in peer
  6910. * @peer_handle: pointer to peer
  6911. * @value: enable/disable nawds
  6912. *
  6913. * return: void
  6914. */
  6915. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6916. {
  6917. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6918. peer->nawds_enabled = value;
  6919. }
  6920. /*
  6921. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6922. * @vdev_handle: DP_VDEV handle
  6923. * @map_id:ID of map that needs to be updated
  6924. *
  6925. * Return: void
  6926. */
  6927. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6928. uint8_t map_id)
  6929. {
  6930. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6931. vdev->dscp_tid_map_id = map_id;
  6932. return;
  6933. }
  6934. #ifdef DP_RATETABLE_SUPPORT
  6935. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  6936. int htflag, int gintval)
  6937. {
  6938. uint32_t rix;
  6939. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  6940. (uint8_t)preamb, 1, &rix);
  6941. }
  6942. #else
  6943. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  6944. int htflag, int gintval)
  6945. {
  6946. return 0;
  6947. }
  6948. #endif
  6949. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6950. * @peer_handle: DP pdev handle
  6951. *
  6952. * return : cdp_pdev_stats pointer
  6953. */
  6954. static struct cdp_pdev_stats*
  6955. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6956. {
  6957. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6958. dp_aggregate_pdev_stats(pdev);
  6959. return &pdev->stats;
  6960. }
  6961. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6962. * @peer_handle: DP_PEER handle
  6963. *
  6964. * return : cdp_peer_stats pointer
  6965. */
  6966. static struct cdp_peer_stats*
  6967. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6968. {
  6969. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6970. qdf_assert(peer);
  6971. return &peer->stats;
  6972. }
  6973. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6974. * @peer_handle: DP_PEER handle
  6975. *
  6976. * return : void
  6977. */
  6978. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6979. {
  6980. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6981. qdf_assert(peer);
  6982. qdf_mem_zero(&peer->stats, sizeof(peer->stats));
  6983. }
  6984. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6985. * @vdev_handle: DP_VDEV handle
  6986. * @buf: buffer for vdev stats
  6987. *
  6988. * return : int
  6989. */
  6990. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6991. bool is_aggregate)
  6992. {
  6993. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6994. struct cdp_vdev_stats *vdev_stats;
  6995. struct dp_pdev *pdev;
  6996. struct dp_soc *soc;
  6997. if (!vdev)
  6998. return 1;
  6999. pdev = vdev->pdev;
  7000. if (!pdev)
  7001. return 1;
  7002. soc = pdev->soc;
  7003. vdev_stats = (struct cdp_vdev_stats *)buf;
  7004. if (is_aggregate) {
  7005. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7006. dp_aggregate_vdev_stats(vdev, buf);
  7007. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7008. } else {
  7009. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  7010. }
  7011. return 0;
  7012. }
  7013. /*
  7014. * dp_get_total_per(): get total per
  7015. * @pdev_handle: DP_PDEV handle
  7016. *
  7017. * Return: % error rate using retries per packet and success packets
  7018. */
  7019. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  7020. {
  7021. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7022. dp_aggregate_pdev_stats(pdev);
  7023. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  7024. return 0;
  7025. return ((pdev->stats.tx.retries * 100) /
  7026. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  7027. }
  7028. /*
  7029. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  7030. * @pdev_handle: DP_PDEV handle
  7031. * @buf: to hold pdev_stats
  7032. *
  7033. * Return: int
  7034. */
  7035. static int
  7036. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, struct cdp_stats_extd *buf)
  7037. {
  7038. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7039. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  7040. struct cdp_txrx_stats_req req = {0,};
  7041. dp_aggregate_pdev_stats(pdev);
  7042. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7043. req.cookie_val = 1;
  7044. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7045. req.param1, req.param2, req.param3, 0,
  7046. req.cookie_val, 0);
  7047. msleep(DP_MAX_SLEEP_TIME);
  7048. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7049. req.cookie_val = 1;
  7050. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7051. req.param1, req.param2, req.param3, 0,
  7052. req.cookie_val, 0);
  7053. msleep(DP_MAX_SLEEP_TIME);
  7054. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7055. return TXRX_STATS_LEVEL;
  7056. }
  7057. /**
  7058. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7059. * @pdev: DP_PDEV handle
  7060. * @map_id: ID of map that needs to be updated
  7061. * @tos: index value in map
  7062. * @tid: tid value passed by the user
  7063. *
  7064. * Return: void
  7065. */
  7066. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7067. uint8_t map_id, uint8_t tos, uint8_t tid)
  7068. {
  7069. uint8_t dscp;
  7070. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7071. struct dp_soc *soc = pdev->soc;
  7072. if (!soc)
  7073. return;
  7074. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7075. pdev->dscp_tid_map[map_id][dscp] = tid;
  7076. if (map_id < soc->num_hw_dscp_tid_map)
  7077. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7078. map_id, dscp);
  7079. return;
  7080. }
  7081. /**
  7082. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7083. * @pdev_handle: pdev handle
  7084. * @val: hmmc-dscp flag value
  7085. *
  7086. * Return: void
  7087. */
  7088. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7089. bool val)
  7090. {
  7091. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7092. pdev->hmmc_tid_override_en = val;
  7093. }
  7094. /**
  7095. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7096. * @pdev_handle: pdev handle
  7097. * @tid: tid value
  7098. *
  7099. * Return: void
  7100. */
  7101. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7102. uint8_t tid)
  7103. {
  7104. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7105. pdev->hmmc_tid = tid;
  7106. }
  7107. /**
  7108. * dp_fw_stats_process(): Process TxRX FW stats request
  7109. * @vdev_handle: DP VDEV handle
  7110. * @req: stats request
  7111. *
  7112. * return: int
  7113. */
  7114. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7115. struct cdp_txrx_stats_req *req)
  7116. {
  7117. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7118. struct dp_pdev *pdev = NULL;
  7119. uint32_t stats = req->stats;
  7120. uint8_t mac_id = req->mac_id;
  7121. if (!vdev) {
  7122. DP_TRACE(NONE, "VDEV not found");
  7123. return 1;
  7124. }
  7125. pdev = vdev->pdev;
  7126. /*
  7127. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7128. * from param0 to param3 according to below rule:
  7129. *
  7130. * PARAM:
  7131. * - config_param0 : start_offset (stats type)
  7132. * - config_param1 : stats bmask from start offset
  7133. * - config_param2 : stats bmask from start offset + 32
  7134. * - config_param3 : stats bmask from start offset + 64
  7135. */
  7136. if (req->stats == CDP_TXRX_STATS_0) {
  7137. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7138. req->param1 = 0xFFFFFFFF;
  7139. req->param2 = 0xFFFFFFFF;
  7140. req->param3 = 0xFFFFFFFF;
  7141. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7142. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7143. }
  7144. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7145. req->param1, req->param2, req->param3,
  7146. 0, 0, mac_id);
  7147. }
  7148. /**
  7149. * dp_txrx_stats_request - function to map to firmware and host stats
  7150. * @vdev: virtual handle
  7151. * @req: stats request
  7152. *
  7153. * Return: QDF_STATUS
  7154. */
  7155. static
  7156. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7157. struct cdp_txrx_stats_req *req)
  7158. {
  7159. int host_stats;
  7160. int fw_stats;
  7161. enum cdp_stats stats;
  7162. int num_stats;
  7163. if (!vdev || !req) {
  7164. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7165. "Invalid vdev/req instance");
  7166. return QDF_STATUS_E_INVAL;
  7167. }
  7168. if (req->mac_id >= WLAN_CFG_MAC_PER_TARGET) {
  7169. dp_err("Invalid mac id request");
  7170. return QDF_STATUS_E_INVAL;
  7171. }
  7172. stats = req->stats;
  7173. if (stats >= CDP_TXRX_MAX_STATS)
  7174. return QDF_STATUS_E_INVAL;
  7175. /*
  7176. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7177. * has to be updated if new FW HTT stats added
  7178. */
  7179. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7180. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7181. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7182. if (stats >= num_stats) {
  7183. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7184. "%s: Invalid stats option: %d", __func__, stats);
  7185. return QDF_STATUS_E_INVAL;
  7186. }
  7187. req->stats = stats;
  7188. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7189. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7190. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  7191. stats, fw_stats, host_stats);
  7192. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7193. /* update request with FW stats type */
  7194. req->stats = fw_stats;
  7195. return dp_fw_stats_process(vdev, req);
  7196. }
  7197. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7198. (host_stats <= TXRX_HOST_STATS_MAX))
  7199. return dp_print_host_stats(vdev, req);
  7200. else
  7201. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7202. "Wrong Input for TxRx Stats");
  7203. return QDF_STATUS_SUCCESS;
  7204. }
  7205. /*
  7206. * dp_txrx_dump_stats() - Dump statistics
  7207. * @value - Statistics option
  7208. */
  7209. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7210. enum qdf_stats_verbosity_level level)
  7211. {
  7212. struct dp_soc *soc =
  7213. (struct dp_soc *)psoc;
  7214. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7215. if (!soc) {
  7216. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7217. "%s: soc is NULL", __func__);
  7218. return QDF_STATUS_E_INVAL;
  7219. }
  7220. switch (value) {
  7221. case CDP_TXRX_PATH_STATS:
  7222. dp_txrx_path_stats(soc);
  7223. dp_print_soc_interrupt_stats(soc);
  7224. break;
  7225. case CDP_RX_RING_STATS:
  7226. dp_print_per_ring_stats(soc);
  7227. break;
  7228. case CDP_TXRX_TSO_STATS:
  7229. /* TODO: NOT IMPLEMENTED */
  7230. break;
  7231. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7232. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7233. break;
  7234. case CDP_DP_NAPI_STATS:
  7235. dp_print_napi_stats(soc);
  7236. break;
  7237. case CDP_TXRX_DESC_STATS:
  7238. /* TODO: NOT IMPLEMENTED */
  7239. break;
  7240. default:
  7241. status = QDF_STATUS_E_INVAL;
  7242. break;
  7243. }
  7244. return status;
  7245. }
  7246. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7247. /**
  7248. * dp_update_flow_control_parameters() - API to store datapath
  7249. * config parameters
  7250. * @soc: soc handle
  7251. * @cfg: ini parameter handle
  7252. *
  7253. * Return: void
  7254. */
  7255. static inline
  7256. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7257. struct cdp_config_params *params)
  7258. {
  7259. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7260. params->tx_flow_stop_queue_threshold;
  7261. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7262. params->tx_flow_start_queue_offset;
  7263. }
  7264. #else
  7265. static inline
  7266. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7267. struct cdp_config_params *params)
  7268. {
  7269. }
  7270. #endif
  7271. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  7272. /* Max packet limit for TX Comp packet loop (dp_tx_comp_handler) */
  7273. #define DP_TX_COMP_LOOP_PKT_LIMIT_MAX 1024
  7274. /* Max packet limit for RX REAP Loop (dp_rx_process) */
  7275. #define DP_RX_REAP_LOOP_PKT_LIMIT_MAX 1024
  7276. static
  7277. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  7278. struct cdp_config_params *params)
  7279. {
  7280. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit =
  7281. params->tx_comp_loop_pkt_limit;
  7282. if (params->tx_comp_loop_pkt_limit < DP_TX_COMP_LOOP_PKT_LIMIT_MAX)
  7283. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = true;
  7284. else
  7285. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = false;
  7286. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit =
  7287. params->rx_reap_loop_pkt_limit;
  7288. if (params->rx_reap_loop_pkt_limit < DP_RX_REAP_LOOP_PKT_LIMIT_MAX)
  7289. soc->wlan_cfg_ctx->rx_enable_eol_data_check = true;
  7290. else
  7291. soc->wlan_cfg_ctx->rx_enable_eol_data_check = false;
  7292. soc->wlan_cfg_ctx->rx_hp_oos_update_limit =
  7293. params->rx_hp_oos_update_limit;
  7294. dp_info("tx_comp_loop_pkt_limit %u tx_comp_enable_eol_data_check %u rx_reap_loop_pkt_limit %u rx_enable_eol_data_check %u rx_hp_oos_update_limit %u",
  7295. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit,
  7296. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check,
  7297. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit,
  7298. soc->wlan_cfg_ctx->rx_enable_eol_data_check,
  7299. soc->wlan_cfg_ctx->rx_hp_oos_update_limit);
  7300. }
  7301. #else
  7302. static inline
  7303. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  7304. struct cdp_config_params *params)
  7305. { }
  7306. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  7307. /**
  7308. * dp_update_config_parameters() - API to store datapath
  7309. * config parameters
  7310. * @soc: soc handle
  7311. * @cfg: ini parameter handle
  7312. *
  7313. * Return: status
  7314. */
  7315. static
  7316. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7317. struct cdp_config_params *params)
  7318. {
  7319. struct dp_soc *soc = (struct dp_soc *)psoc;
  7320. if (!(soc)) {
  7321. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7322. "%s: Invalid handle", __func__);
  7323. return QDF_STATUS_E_INVAL;
  7324. }
  7325. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7326. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7327. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7328. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7329. params->tcp_udp_checksumoffload;
  7330. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7331. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7332. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7333. dp_update_rx_soft_irq_limit_params(soc, params);
  7334. dp_update_flow_control_parameters(soc, params);
  7335. return QDF_STATUS_SUCCESS;
  7336. }
  7337. /**
  7338. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7339. * config parameters
  7340. * @vdev_handle - datapath vdev handle
  7341. * @cfg: ini parameter handle
  7342. *
  7343. * Return: status
  7344. */
  7345. #ifdef WDS_VENDOR_EXTENSION
  7346. void
  7347. dp_txrx_set_wds_rx_policy(
  7348. struct cdp_vdev *vdev_handle,
  7349. u_int32_t val)
  7350. {
  7351. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7352. struct dp_peer *peer;
  7353. if (vdev->opmode == wlan_op_mode_ap) {
  7354. /* for ap, set it on bss_peer */
  7355. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7356. if (peer->bss_peer) {
  7357. peer->wds_ecm.wds_rx_filter = 1;
  7358. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7359. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7360. break;
  7361. }
  7362. }
  7363. } else if (vdev->opmode == wlan_op_mode_sta) {
  7364. peer = TAILQ_FIRST(&vdev->peer_list);
  7365. peer->wds_ecm.wds_rx_filter = 1;
  7366. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7367. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7368. }
  7369. }
  7370. /**
  7371. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7372. *
  7373. * @peer_handle - datapath peer handle
  7374. * @wds_tx_ucast: policy for unicast transmission
  7375. * @wds_tx_mcast: policy for multicast transmission
  7376. *
  7377. * Return: void
  7378. */
  7379. void
  7380. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7381. int wds_tx_ucast, int wds_tx_mcast)
  7382. {
  7383. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7384. if (wds_tx_ucast || wds_tx_mcast) {
  7385. peer->wds_enabled = 1;
  7386. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7387. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7388. } else {
  7389. peer->wds_enabled = 0;
  7390. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7391. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7392. }
  7393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7394. FL("Policy Update set to :\
  7395. peer->wds_enabled %d\
  7396. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7397. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7398. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7399. peer->wds_ecm.wds_tx_mcast_4addr);
  7400. return;
  7401. }
  7402. #endif
  7403. static struct cdp_wds_ops dp_ops_wds = {
  7404. .vdev_set_wds = dp_vdev_set_wds,
  7405. #ifdef WDS_VENDOR_EXTENSION
  7406. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7407. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7408. #endif
  7409. };
  7410. /*
  7411. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7412. * @vdev_handle - datapath vdev handle
  7413. * @callback - callback function
  7414. * @ctxt: callback context
  7415. *
  7416. */
  7417. static void
  7418. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7419. ol_txrx_data_tx_cb callback, void *ctxt)
  7420. {
  7421. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7422. vdev->tx_non_std_data_callback.func = callback;
  7423. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7424. }
  7425. /**
  7426. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7427. * @pdev_hdl: datapath pdev handle
  7428. *
  7429. * Return: opaque pointer to dp txrx handle
  7430. */
  7431. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7432. {
  7433. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7434. return pdev->dp_txrx_handle;
  7435. }
  7436. /**
  7437. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7438. * @pdev_hdl: datapath pdev handle
  7439. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7440. *
  7441. * Return: void
  7442. */
  7443. static void
  7444. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7445. {
  7446. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7447. pdev->dp_txrx_handle = dp_txrx_hdl;
  7448. }
  7449. /**
  7450. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7451. * @soc_handle: datapath soc handle
  7452. *
  7453. * Return: opaque pointer to external dp (non-core DP)
  7454. */
  7455. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7456. {
  7457. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7458. return soc->external_txrx_handle;
  7459. }
  7460. /**
  7461. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7462. * @soc_handle: datapath soc handle
  7463. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7464. *
  7465. * Return: void
  7466. */
  7467. static void
  7468. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7469. {
  7470. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7471. soc->external_txrx_handle = txrx_handle;
  7472. }
  7473. /**
  7474. * dp_soc_map_pdev_to_lmac() - Save pdev_id to lmac_id mapping
  7475. * @pdev_hdl: datapath pdev handle
  7476. * @lmac_id: lmac id
  7477. *
  7478. * Return: void
  7479. */
  7480. static void
  7481. dp_soc_map_pdev_to_lmac(struct cdp_pdev *pdev_hdl, uint32_t lmac_id)
  7482. {
  7483. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7484. struct dp_soc *soc = pdev->soc;
  7485. pdev->lmac_id = lmac_id;
  7486. wlan_cfg_set_hw_macid(soc->wlan_cfg_ctx,
  7487. pdev->pdev_id,
  7488. (lmac_id + 1));
  7489. }
  7490. /**
  7491. * dp_get_cfg_capabilities() - get dp capabilities
  7492. * @soc_handle: datapath soc handle
  7493. * @dp_caps: enum for dp capabilities
  7494. *
  7495. * Return: bool to determine if dp caps is enabled
  7496. */
  7497. static bool
  7498. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7499. enum cdp_capabilities dp_caps)
  7500. {
  7501. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7502. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7503. }
  7504. #ifdef FEATURE_AST
  7505. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7506. {
  7507. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7508. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7509. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7510. /*
  7511. * For BSS peer, new peer is not created on alloc_node if the
  7512. * peer with same address already exists , instead refcnt is
  7513. * increased for existing peer. Correspondingly in delete path,
  7514. * only refcnt is decreased; and peer is only deleted , when all
  7515. * references are deleted. So delete_in_progress should not be set
  7516. * for bss_peer, unless only 2 reference remains (peer map reference
  7517. * and peer hash table reference).
  7518. */
  7519. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7520. return;
  7521. }
  7522. qdf_spin_lock_bh(&soc->ast_lock);
  7523. peer->delete_in_progress = true;
  7524. dp_peer_delete_ast_entries(soc, peer);
  7525. qdf_spin_unlock_bh(&soc->ast_lock);
  7526. }
  7527. #endif
  7528. #ifdef ATH_SUPPORT_NAC_RSSI
  7529. /**
  7530. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7531. * @vdev_hdl: DP vdev handle
  7532. * @rssi: rssi value
  7533. *
  7534. * Return: 0 for success. nonzero for failure.
  7535. */
  7536. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7537. char *mac_addr,
  7538. uint8_t *rssi)
  7539. {
  7540. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7541. struct dp_pdev *pdev = vdev->pdev;
  7542. struct dp_neighbour_peer *peer = NULL;
  7543. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7544. *rssi = 0;
  7545. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7546. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7547. neighbour_peer_list_elem) {
  7548. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7549. mac_addr, QDF_MAC_ADDR_SIZE) == 0) {
  7550. *rssi = peer->rssi;
  7551. status = QDF_STATUS_SUCCESS;
  7552. break;
  7553. }
  7554. }
  7555. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7556. return status;
  7557. }
  7558. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7559. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7560. uint8_t chan_num)
  7561. {
  7562. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7563. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7564. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7565. pdev->nac_rssi_filtering = 1;
  7566. /* Store address of NAC (neighbour peer) which will be checked
  7567. * against TA of received packets.
  7568. */
  7569. if (cmd == CDP_NAC_PARAM_ADD) {
  7570. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7571. client_macaddr);
  7572. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7573. dp_update_filter_neighbour_peers(vdev_handle,
  7574. DP_NAC_PARAM_DEL,
  7575. client_macaddr);
  7576. }
  7577. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7578. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7579. ((void *)vdev->pdev->ctrl_pdev,
  7580. vdev->vdev_id, cmd, bssid);
  7581. return QDF_STATUS_SUCCESS;
  7582. }
  7583. #endif
  7584. /**
  7585. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7586. * for pktlog
  7587. * @txrx_pdev_handle: cdp_pdev handle
  7588. * @enb_dsb: Enable or disable peer based filtering
  7589. *
  7590. * Return: QDF_STATUS
  7591. */
  7592. static int
  7593. dp_enable_peer_based_pktlog(
  7594. struct cdp_pdev *txrx_pdev_handle,
  7595. char *mac_addr, uint8_t enb_dsb)
  7596. {
  7597. struct dp_peer *peer;
  7598. uint8_t local_id;
  7599. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7600. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7601. mac_addr, &local_id);
  7602. if (!peer) {
  7603. dp_err("Invalid Peer");
  7604. return QDF_STATUS_E_FAILURE;
  7605. }
  7606. peer->peer_based_pktlog_filter = enb_dsb;
  7607. pdev->dp_peer_based_pktlog = enb_dsb;
  7608. return QDF_STATUS_SUCCESS;
  7609. }
  7610. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  7611. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  7612. /**
  7613. * dp_summarize_tag_stats - sums up the given protocol type's counters
  7614. * across all the rings and dumps the same
  7615. * @pdev_handle: cdp_pdev handle
  7616. * @protocol_type: protocol type for which stats should be displayed
  7617. *
  7618. * Return: none
  7619. */
  7620. static uint64_t dp_summarize_tag_stats(struct cdp_pdev *pdev_handle,
  7621. uint16_t protocol_type)
  7622. {
  7623. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7624. uint8_t ring_idx;
  7625. uint64_t total_tag_cnt = 0;
  7626. for (ring_idx = 0; ring_idx < MAX_REO_DEST_RINGS; ring_idx++) {
  7627. total_tag_cnt +=
  7628. pdev->reo_proto_tag_stats[ring_idx][protocol_type].tag_ctr;
  7629. }
  7630. total_tag_cnt += pdev->rx_err_proto_tag_stats[protocol_type].tag_ctr;
  7631. DP_PRINT_STATS("ProtoID: %d, Tag: %u Tagged MSDU cnt: %llu",
  7632. protocol_type,
  7633. pdev->rx_proto_tag_map[protocol_type].tag,
  7634. total_tag_cnt);
  7635. return total_tag_cnt;
  7636. }
  7637. /**
  7638. * dp_dump_pdev_rx_protocol_tag_stats - dump the number of packets tagged for
  7639. * given protocol type (RX_PROTOCOL_TAG_ALL indicates for all protocol)
  7640. * @pdev_handle: cdp_pdev handle
  7641. * @protocol_type: protocol type for which stats should be displayed
  7642. *
  7643. * Return: none
  7644. */
  7645. static void
  7646. dp_dump_pdev_rx_protocol_tag_stats(struct cdp_pdev *pdev_handle,
  7647. uint16_t protocol_type)
  7648. {
  7649. uint16_t proto_idx;
  7650. if (protocol_type != RX_PROTOCOL_TAG_ALL &&
  7651. protocol_type >= RX_PROTOCOL_TAG_MAX) {
  7652. DP_PRINT_STATS("Invalid protocol type : %u", protocol_type);
  7653. return;
  7654. }
  7655. /* protocol_type in [0 ... RX_PROTOCOL_TAG_MAX] */
  7656. if (protocol_type != RX_PROTOCOL_TAG_ALL) {
  7657. dp_summarize_tag_stats(pdev_handle, protocol_type);
  7658. return;
  7659. }
  7660. /* protocol_type == RX_PROTOCOL_TAG_ALL */
  7661. for (proto_idx = 0; proto_idx < RX_PROTOCOL_TAG_MAX; proto_idx++)
  7662. dp_summarize_tag_stats(pdev_handle, proto_idx);
  7663. }
  7664. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  7665. /**
  7666. * dp_reset_pdev_rx_protocol_tag_stats - resets the stats counters for
  7667. * given protocol type
  7668. * @pdev_handle: cdp_pdev handle
  7669. * @protocol_type: protocol type for which stats should be reset
  7670. *
  7671. * Return: none
  7672. */
  7673. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  7674. static void
  7675. dp_reset_pdev_rx_protocol_tag_stats(struct cdp_pdev *pdev_handle,
  7676. uint16_t protocol_type)
  7677. {
  7678. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7679. uint8_t ring_idx;
  7680. for (ring_idx = 0; ring_idx < MAX_REO_DEST_RINGS; ring_idx++)
  7681. pdev->reo_proto_tag_stats[ring_idx][protocol_type].tag_ctr = 0;
  7682. pdev->rx_err_proto_tag_stats[protocol_type].tag_ctr = 0;
  7683. }
  7684. #else
  7685. static void
  7686. dp_reset_pdev_rx_protocol_tag_stats(struct cdp_pdev *pdev_handle,
  7687. uint16_t protocol_type)
  7688. {
  7689. /** Stub API */
  7690. }
  7691. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  7692. /**
  7693. * dp_update_pdev_rx_protocol_tag - Add/remove a protocol tag that should be
  7694. * applied to the desired protocol type packets
  7695. * @txrx_pdev_handle: cdp_pdev handle
  7696. * @enable_rx_protocol_tag - bitmask that indicates what protocol types
  7697. * are enabled for tagging. zero indicates disable feature, non-zero indicates
  7698. * enable feature
  7699. * @protocol_type: new protocol type for which the tag is being added
  7700. * @tag: user configured tag for the new protocol
  7701. *
  7702. * Return: QDF_STATUS
  7703. */
  7704. static QDF_STATUS
  7705. dp_update_pdev_rx_protocol_tag(struct cdp_pdev *pdev_handle,
  7706. uint32_t enable_rx_protocol_tag,
  7707. uint16_t protocol_type,
  7708. uint16_t tag)
  7709. {
  7710. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7711. /*
  7712. * dynamically enable/disable tagging based on enable_rx_protocol_tag
  7713. * flag.
  7714. */
  7715. if (enable_rx_protocol_tag) {
  7716. /* Tagging for one or more protocols has been set by user */
  7717. pdev->is_rx_protocol_tagging_enabled = true;
  7718. } else {
  7719. /*
  7720. * No protocols being tagged, disable feature till next add
  7721. * operation
  7722. */
  7723. pdev->is_rx_protocol_tagging_enabled = false;
  7724. }
  7725. /** Reset stats counter across all rings for given protocol */
  7726. dp_reset_pdev_rx_protocol_tag_stats(pdev_handle, protocol_type);
  7727. pdev->rx_proto_tag_map[protocol_type].tag = tag;
  7728. return QDF_STATUS_SUCCESS;
  7729. }
  7730. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  7731. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7732. uint32_t max_peers,
  7733. uint32_t max_ast_index,
  7734. bool peer_map_unmap_v2)
  7735. {
  7736. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7737. soc->max_peers = max_peers;
  7738. qdf_print ("%s max_peers %u, max_ast_index: %u\n",
  7739. __func__, max_peers, max_ast_index);
  7740. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  7741. if (dp_peer_find_attach(soc))
  7742. return QDF_STATUS_E_FAILURE;
  7743. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7744. return QDF_STATUS_SUCCESS;
  7745. }
  7746. /**
  7747. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7748. * @dp_pdev: dp pdev handle
  7749. * @ctrl_pdev: UMAC ctrl pdev handle
  7750. *
  7751. * Return: void
  7752. */
  7753. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7754. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7755. {
  7756. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7757. pdev->ctrl_pdev = ctrl_pdev;
  7758. }
  7759. static void dp_set_rate_stats_cap(struct cdp_soc_t *soc_hdl,
  7760. uint8_t val)
  7761. {
  7762. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7763. soc->wlanstats_enabled = val;
  7764. }
  7765. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  7766. void *stats_ctx)
  7767. {
  7768. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7769. soc->rate_stats_ctx = stats_ctx;
  7770. }
  7771. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  7772. static void dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  7773. struct cdp_pdev *pdev_hdl)
  7774. {
  7775. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7776. struct dp_soc *soc = (struct dp_soc *)pdev->soc;
  7777. struct dp_vdev *vdev = NULL;
  7778. struct dp_peer *peer = NULL;
  7779. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7780. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  7781. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  7782. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7783. if (peer)
  7784. dp_wdi_event_handler(
  7785. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  7786. pdev->soc, peer->wlanstats_ctx,
  7787. peer->peer_ids[0],
  7788. WDI_NO_VAL, pdev->pdev_id);
  7789. }
  7790. }
  7791. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  7792. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7793. }
  7794. #else
  7795. static inline void
  7796. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  7797. struct cdp_pdev *pdev_hdl)
  7798. {
  7799. }
  7800. #endif
  7801. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  7802. static void dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  7803. struct cdp_pdev *pdev_handle,
  7804. void *buf)
  7805. {
  7806. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7807. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  7808. pdev->soc, buf, HTT_INVALID_PEER,
  7809. WDI_NO_VAL, pdev->pdev_id);
  7810. }
  7811. #else
  7812. static inline void
  7813. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  7814. struct cdp_pdev *pdev_handle,
  7815. void *buf)
  7816. {
  7817. }
  7818. #endif
  7819. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  7820. {
  7821. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7822. return soc->rate_stats_ctx;
  7823. }
  7824. /*
  7825. * dp_get_cfg() - get dp cfg
  7826. * @soc: cdp soc handle
  7827. * @cfg: cfg enum
  7828. *
  7829. * Return: cfg value
  7830. */
  7831. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7832. {
  7833. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7834. uint32_t value = 0;
  7835. switch (cfg) {
  7836. case cfg_dp_enable_data_stall:
  7837. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7838. break;
  7839. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7840. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7841. break;
  7842. case cfg_dp_tso_enable:
  7843. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7844. break;
  7845. case cfg_dp_lro_enable:
  7846. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7847. break;
  7848. case cfg_dp_gro_enable:
  7849. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7850. break;
  7851. case cfg_dp_tx_flow_start_queue_offset:
  7852. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7853. break;
  7854. case cfg_dp_tx_flow_stop_queue_threshold:
  7855. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7856. break;
  7857. case cfg_dp_disable_intra_bss_fwd:
  7858. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7859. break;
  7860. default:
  7861. value = 0;
  7862. }
  7863. return value;
  7864. }
  7865. #ifdef CONFIG_WIN
  7866. /**
  7867. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  7868. * @pdev_hdl: datapath pdev handle
  7869. * @param: ol ath params
  7870. * @value: value of the flag
  7871. * @buff: Buffer to be passed
  7872. *
  7873. * Implemented this function same as legacy function. In legacy code, single
  7874. * function is used to display stats and update pdev params.
  7875. *
  7876. * Return: 0 for success. nonzero for failure.
  7877. */
  7878. static uint32_t dp_tx_flow_ctrl_configure_pdev(void *pdev_handle,
  7879. enum _ol_ath_param_t param,
  7880. uint32_t value, void *buff)
  7881. {
  7882. struct dp_soc *soc = NULL;
  7883. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7884. if (qdf_unlikely(!pdev))
  7885. return 1;
  7886. soc = pdev->soc;
  7887. if (!soc)
  7888. return 1;
  7889. switch (param) {
  7890. case OL_ATH_PARAM_VIDEO_DELAY_STATS_FC:
  7891. if (value)
  7892. pdev->delay_stats_flag = true;
  7893. else
  7894. pdev->delay_stats_flag = false;
  7895. break;
  7896. case OL_ATH_PARAM_VIDEO_STATS_FC:
  7897. qdf_print("------- TID Stats ------\n");
  7898. dp_pdev_print_tid_stats(pdev);
  7899. qdf_print("------ Delay Stats ------\n");
  7900. dp_pdev_print_delay_stats(pdev);
  7901. break;
  7902. case OL_ATH_PARAM_TOTAL_Q_SIZE:
  7903. {
  7904. uint32_t tx_min, tx_max;
  7905. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  7906. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  7907. if (!buff) {
  7908. if ((value >= tx_min) && (value <= tx_max)) {
  7909. pdev->num_tx_allowed = value;
  7910. } else {
  7911. QDF_TRACE(QDF_MODULE_ID_DP,
  7912. QDF_TRACE_LEVEL_INFO,
  7913. "Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  7914. tx_min, tx_max);
  7915. break;
  7916. }
  7917. } else {
  7918. *(int *)buff = pdev->num_tx_allowed;
  7919. }
  7920. }
  7921. break;
  7922. default:
  7923. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7924. "%s: not handled param %d ", __func__, param);
  7925. break;
  7926. }
  7927. return 0;
  7928. }
  7929. #endif
  7930. /**
  7931. * dp_set_pdev_pcp_tid_map_wifi3(): update pcp tid map in pdev
  7932. * @vdev: DP_PDEV handle
  7933. * @pcp: pcp value
  7934. * @tid: tid value passed by the user
  7935. *
  7936. * Return: QDF_STATUS_SUCCESS on success
  7937. */
  7938. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7939. uint8_t pcp, uint8_t tid)
  7940. {
  7941. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7942. struct dp_soc *soc = pdev->soc;
  7943. soc->pcp_tid_map[pcp] = tid;
  7944. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  7945. return QDF_STATUS_SUCCESS;
  7946. }
  7947. /**
  7948. * dp_set_pdev_tidmap_prty_wifi3(): update tidmap priority in pdev
  7949. * @vdev: DP_PDEV handle
  7950. * @prio: tidmap priority value passed by the user
  7951. *
  7952. * Return: QDF_STATUS_SUCCESS on success
  7953. */
  7954. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct cdp_pdev *pdev_handle,
  7955. uint8_t prio)
  7956. {
  7957. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7958. struct dp_soc *soc = pdev->soc;
  7959. soc->tidmap_prty = prio;
  7960. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  7961. return QDF_STATUS_SUCCESS;
  7962. }
  7963. /**
  7964. * dp_set_vdev_pcp_tid_map_wifi3(): update pcp tid map in vdev
  7965. * @vdev: DP_VDEV handle
  7966. * @pcp: pcp value
  7967. * @tid: tid value passed by the user
  7968. *
  7969. * Return: QDF_STATUS_SUCCESS on success
  7970. */
  7971. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  7972. uint8_t pcp, uint8_t tid)
  7973. {
  7974. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7975. vdev->pcp_tid_map[pcp] = tid;
  7976. return QDF_STATUS_SUCCESS;
  7977. }
  7978. /**
  7979. * dp_set_vdev_tidmap_tbl_id_wifi3(): update tidmapi tbl id in vdev
  7980. * @vdev: DP_VDEV handle
  7981. * @mapid: map_id value passed by the user
  7982. *
  7983. * Return: QDF_STATUS_SUCCESS on success
  7984. */
  7985. static QDF_STATUS dp_set_vdev_tidmap_tbl_id_wifi3(struct cdp_vdev *vdev_handle,
  7986. uint8_t mapid)
  7987. {
  7988. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7989. vdev->tidmap_tbl_id = mapid;
  7990. return QDF_STATUS_SUCCESS;
  7991. }
  7992. /**
  7993. * dp_set_vdev_tidmap_prty_wifi3(): update tidmap priority in vdev
  7994. * @vdev: DP_VDEV handle
  7995. * @prio: tidmap priority value passed by the user
  7996. *
  7997. * Return: QDF_STATUS_SUCCESS on success
  7998. */
  7999. static QDF_STATUS dp_set_vdev_tidmap_prty_wifi3(struct cdp_vdev *vdev_handle,
  8000. uint8_t prio)
  8001. {
  8002. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8003. vdev->tidmap_prty = prio;
  8004. return QDF_STATUS_SUCCESS;
  8005. }
  8006. static struct cdp_cmn_ops dp_ops_cmn = {
  8007. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  8008. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  8009. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  8010. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  8011. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  8012. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  8013. .txrx_peer_create = dp_peer_create_wifi3,
  8014. .txrx_peer_setup = dp_peer_setup_wifi3,
  8015. #ifdef FEATURE_AST
  8016. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  8017. #else
  8018. .txrx_peer_teardown = NULL,
  8019. #endif
  8020. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  8021. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  8022. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  8023. .txrx_peer_get_ast_info_by_pdev =
  8024. dp_peer_get_ast_info_by_pdevid_wifi3,
  8025. .txrx_peer_ast_delete_by_soc =
  8026. dp_peer_ast_entry_del_by_soc,
  8027. .txrx_peer_ast_delete_by_pdev =
  8028. dp_peer_ast_entry_del_by_pdev,
  8029. .txrx_peer_delete = dp_peer_delete_wifi3,
  8030. .txrx_vdev_register = dp_vdev_register_wifi3,
  8031. .txrx_vdev_flush_peers = dp_vdev_flush_peers,
  8032. .txrx_soc_detach = dp_soc_detach_wifi3,
  8033. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  8034. .txrx_soc_init = dp_soc_init_wifi3,
  8035. .txrx_tso_soc_attach = dp_tso_soc_attach,
  8036. .txrx_tso_soc_detach = dp_tso_soc_detach,
  8037. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  8038. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  8039. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  8040. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  8041. .txrx_ath_getstats = dp_get_device_stats,
  8042. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  8043. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  8044. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  8045. .delba_process = dp_delba_process_wifi3,
  8046. .set_addba_response = dp_set_addba_response,
  8047. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  8048. .flush_cache_rx_queue = NULL,
  8049. /* TODO: get API's for dscp-tid need to be added*/
  8050. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  8051. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  8052. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  8053. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  8054. .txrx_get_total_per = dp_get_total_per,
  8055. .txrx_stats_request = dp_txrx_stats_request,
  8056. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  8057. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  8058. .txrx_get_vow_config_frm_pdev = dp_get_delay_stats_flag,
  8059. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  8060. .txrx_set_nac = dp_set_nac,
  8061. .txrx_get_tx_pending = dp_get_tx_pending,
  8062. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  8063. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  8064. .display_stats = dp_txrx_dump_stats,
  8065. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  8066. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  8067. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  8068. .txrx_intr_detach = dp_soc_interrupt_detach,
  8069. .set_pn_check = dp_set_pn_check_wifi3,
  8070. .update_config_parameters = dp_update_config_parameters,
  8071. /* TODO: Add other functions */
  8072. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  8073. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  8074. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  8075. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  8076. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  8077. .map_pdev_to_lmac = dp_soc_map_pdev_to_lmac,
  8078. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  8079. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  8080. .tx_send = dp_tx_send,
  8081. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  8082. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  8083. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  8084. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  8085. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  8086. .txrx_get_os_rx_handles_from_vdev =
  8087. dp_get_os_rx_handles_from_vdev_wifi3,
  8088. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  8089. .get_dp_capabilities = dp_get_cfg_capabilities,
  8090. .txrx_get_cfg = dp_get_cfg,
  8091. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  8092. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  8093. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  8094. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  8095. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  8096. .set_pdev_tidmap_prty = dp_set_pdev_tidmap_prty_wifi3,
  8097. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  8098. .set_vdev_tidmap_prty = dp_set_vdev_tidmap_prty_wifi3,
  8099. .set_vdev_tidmap_tbl_id = dp_set_vdev_tidmap_tbl_id_wifi3,
  8100. .txrx_cp_peer_del_response = dp_cp_peer_del_resp_handler,
  8101. };
  8102. static struct cdp_ctrl_ops dp_ops_ctrl = {
  8103. .txrx_peer_authorize = dp_peer_authorize,
  8104. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  8105. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  8106. #ifdef MESH_MODE_SUPPORT
  8107. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  8108. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  8109. #endif
  8110. .txrx_set_vdev_param = dp_set_vdev_param,
  8111. .txrx_peer_set_nawds = dp_peer_set_nawds,
  8112. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  8113. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  8114. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  8115. .txrx_update_filter_neighbour_peers =
  8116. dp_update_filter_neighbour_peers,
  8117. .txrx_get_sec_type = dp_get_sec_type,
  8118. /* TODO: Add other functions */
  8119. .txrx_wdi_event_sub = dp_wdi_event_sub,
  8120. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  8121. #ifdef WDI_EVENT_ENABLE
  8122. .txrx_get_pldev = dp_get_pldev,
  8123. #endif
  8124. .txrx_set_pdev_param = dp_set_pdev_param,
  8125. #ifdef ATH_SUPPORT_NAC_RSSI
  8126. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  8127. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  8128. #endif
  8129. .set_key = dp_set_michael_key,
  8130. .txrx_get_vdev_param = dp_get_vdev_param,
  8131. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  8132. .calculate_delay_stats = dp_calculate_delay_stats,
  8133. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  8134. .txrx_update_pdev_rx_protocol_tag = dp_update_pdev_rx_protocol_tag,
  8135. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  8136. .txrx_dump_pdev_rx_protocol_tag_stats =
  8137. dp_dump_pdev_rx_protocol_tag_stats,
  8138. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  8139. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  8140. };
  8141. static struct cdp_me_ops dp_ops_me = {
  8142. #ifdef ATH_SUPPORT_IQUE
  8143. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  8144. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  8145. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  8146. #endif
  8147. };
  8148. static struct cdp_mon_ops dp_ops_mon = {
  8149. .txrx_monitor_set_filter_ucast_data = NULL,
  8150. .txrx_monitor_set_filter_mcast_data = NULL,
  8151. .txrx_monitor_set_filter_non_data = NULL,
  8152. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  8153. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  8154. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  8155. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  8156. /* Added support for HK advance filter */
  8157. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  8158. };
  8159. static struct cdp_host_stats_ops dp_ops_host_stats = {
  8160. .txrx_per_peer_stats = dp_get_host_peer_stats,
  8161. .get_fw_peer_stats = dp_get_fw_peer_stats,
  8162. .get_htt_stats = dp_get_htt_stats,
  8163. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  8164. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  8165. .txrx_stats_publish = dp_txrx_stats_publish,
  8166. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  8167. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  8168. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  8169. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  8170. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  8171. .configure_rate_stats = dp_set_rate_stats_cap,
  8172. /* TODO */
  8173. };
  8174. static struct cdp_raw_ops dp_ops_raw = {
  8175. /* TODO */
  8176. };
  8177. #ifdef CONFIG_WIN
  8178. static struct cdp_pflow_ops dp_ops_pflow = {
  8179. dp_tx_flow_ctrl_configure_pdev,
  8180. };
  8181. #endif /* CONFIG_WIN */
  8182. #ifdef FEATURE_RUNTIME_PM
  8183. /**
  8184. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8185. * @opaque_pdev: DP pdev context
  8186. *
  8187. * DP is ready to runtime suspend if there are no pending TX packets.
  8188. *
  8189. * Return: QDF_STATUS
  8190. */
  8191. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8192. {
  8193. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8194. struct dp_soc *soc = pdev->soc;
  8195. /* Abort if there are any pending TX packets */
  8196. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8197. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8198. FL("Abort suspend due to pending TX packets"));
  8199. return QDF_STATUS_E_AGAIN;
  8200. }
  8201. if (soc->intr_mode == DP_INTR_POLL)
  8202. qdf_timer_stop(&soc->int_timer);
  8203. return QDF_STATUS_SUCCESS;
  8204. }
  8205. /**
  8206. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8207. * @opaque_pdev: DP pdev context
  8208. *
  8209. * Resume DP for runtime PM.
  8210. *
  8211. * Return: QDF_STATUS
  8212. */
  8213. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8214. {
  8215. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8216. struct dp_soc *soc = pdev->soc;
  8217. void *hal_srng;
  8218. int i;
  8219. if (soc->intr_mode == DP_INTR_POLL)
  8220. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8221. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8222. hal_srng = soc->tcl_data_ring[i].hal_srng;
  8223. if (hal_srng) {
  8224. /* We actually only need to acquire the lock */
  8225. hal_srng_access_start(soc->hal_soc, hal_srng);
  8226. /* Update SRC ring head pointer for HW to send
  8227. all pending packets */
  8228. hal_srng_access_end(soc->hal_soc, hal_srng);
  8229. }
  8230. }
  8231. return QDF_STATUS_SUCCESS;
  8232. }
  8233. #endif /* FEATURE_RUNTIME_PM */
  8234. /**
  8235. * dp_tx_get_success_ack_stats() - get tx success completion count
  8236. * @opaque_pdev: dp pdev context
  8237. * @vdevid: vdev identifier
  8238. *
  8239. * Return: tx success ack count
  8240. */
  8241. static uint32_t dp_tx_get_success_ack_stats(struct cdp_pdev *pdev,
  8242. uint8_t vdev_id)
  8243. {
  8244. struct dp_vdev *vdev =
  8245. (struct dp_vdev *)dp_get_vdev_from_vdev_id_wifi3(pdev,
  8246. vdev_id);
  8247. struct dp_soc *soc = ((struct dp_pdev *)pdev)->soc;
  8248. struct cdp_vdev_stats *vdev_stats = NULL;
  8249. uint32_t tx_success;
  8250. if (!vdev) {
  8251. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8252. FL("Invalid vdev id %d"), vdev_id);
  8253. return 0;
  8254. }
  8255. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8256. if (!vdev_stats) {
  8257. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8258. "DP alloc failure - unable to get alloc vdev stats");
  8259. return 0;
  8260. }
  8261. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  8262. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8263. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  8264. tx_success = vdev_stats->tx.tx_success.num;
  8265. qdf_mem_free(vdev_stats);
  8266. return tx_success;
  8267. }
  8268. #ifndef CONFIG_WIN
  8269. static struct cdp_misc_ops dp_ops_misc = {
  8270. #ifdef FEATURE_WLAN_TDLS
  8271. .tx_non_std = dp_tx_non_std,
  8272. #endif /* FEATURE_WLAN_TDLS */
  8273. .get_opmode = dp_get_opmode,
  8274. #ifdef FEATURE_RUNTIME_PM
  8275. .runtime_suspend = dp_runtime_suspend,
  8276. .runtime_resume = dp_runtime_resume,
  8277. #endif /* FEATURE_RUNTIME_PM */
  8278. .pkt_log_init = dp_pkt_log_init,
  8279. .pkt_log_con_service = dp_pkt_log_con_service,
  8280. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8281. .get_tx_ack_stats = dp_tx_get_success_ack_stats,
  8282. };
  8283. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8284. /* WIFI 3.0 DP implement as required. */
  8285. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8286. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8287. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8288. .register_pause_cb = dp_txrx_register_pause_cb,
  8289. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8290. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8291. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8292. };
  8293. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8294. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8295. };
  8296. #ifdef IPA_OFFLOAD
  8297. static struct cdp_ipa_ops dp_ops_ipa = {
  8298. .ipa_get_resource = dp_ipa_get_resource,
  8299. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8300. .ipa_op_response = dp_ipa_op_response,
  8301. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8302. .ipa_get_stat = dp_ipa_get_stat,
  8303. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8304. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8305. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8306. .ipa_setup = dp_ipa_setup,
  8307. .ipa_cleanup = dp_ipa_cleanup,
  8308. .ipa_setup_iface = dp_ipa_setup_iface,
  8309. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8310. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8311. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8312. .ipa_set_perf_level = dp_ipa_set_perf_level,
  8313. .ipa_rx_intrabss_fwd = dp_ipa_rx_intrabss_fwd
  8314. };
  8315. #endif
  8316. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  8317. {
  8318. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8319. struct dp_soc *soc = pdev->soc;
  8320. int timeout = SUSPEND_DRAIN_WAIT;
  8321. int drain_wait_delay = 50; /* 50 ms */
  8322. /* Abort if there are any pending TX packets */
  8323. while (dp_get_tx_pending(opaque_pdev) > 0) {
  8324. qdf_sleep(drain_wait_delay);
  8325. if (timeout <= 0) {
  8326. dp_err("TX frames are pending, abort suspend");
  8327. return QDF_STATUS_E_TIMEOUT;
  8328. }
  8329. timeout = timeout - drain_wait_delay;
  8330. }
  8331. if (soc->intr_mode == DP_INTR_POLL)
  8332. qdf_timer_stop(&soc->int_timer);
  8333. return QDF_STATUS_SUCCESS;
  8334. }
  8335. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8336. {
  8337. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8338. struct dp_soc *soc = pdev->soc;
  8339. if (soc->intr_mode == DP_INTR_POLL)
  8340. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8341. return QDF_STATUS_SUCCESS;
  8342. }
  8343. static struct cdp_bus_ops dp_ops_bus = {
  8344. .bus_suspend = dp_bus_suspend,
  8345. .bus_resume = dp_bus_resume
  8346. };
  8347. static struct cdp_ocb_ops dp_ops_ocb = {
  8348. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8349. };
  8350. static struct cdp_throttle_ops dp_ops_throttle = {
  8351. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8352. };
  8353. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8354. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8355. };
  8356. static struct cdp_cfg_ops dp_ops_cfg = {
  8357. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8358. };
  8359. /*
  8360. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8361. * @dev: physical device instance
  8362. * @peer_mac_addr: peer mac address
  8363. * @local_id: local id for the peer
  8364. * @debug_id: to track enum peer access
  8365. *
  8366. * Return: peer instance pointer
  8367. */
  8368. static inline void *
  8369. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8370. uint8_t *local_id,
  8371. enum peer_debug_id_type debug_id)
  8372. {
  8373. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8374. struct dp_peer *peer;
  8375. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8376. if (!peer)
  8377. return NULL;
  8378. *local_id = peer->local_id;
  8379. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8380. return peer;
  8381. }
  8382. /*
  8383. * dp_peer_release_ref - release peer ref count
  8384. * @peer: peer handle
  8385. * @debug_id: to track enum peer access
  8386. *
  8387. * Return: None
  8388. */
  8389. static inline
  8390. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8391. {
  8392. dp_peer_unref_delete(peer);
  8393. }
  8394. static struct cdp_peer_ops dp_ops_peer = {
  8395. .register_peer = dp_register_peer,
  8396. .clear_peer = dp_clear_peer,
  8397. .find_peer_by_addr = dp_find_peer_by_addr,
  8398. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8399. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8400. .peer_release_ref = dp_peer_release_ref,
  8401. .local_peer_id = dp_local_peer_id,
  8402. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8403. .peer_state_update = dp_peer_state_update,
  8404. .get_vdevid = dp_get_vdevid,
  8405. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8406. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8407. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8408. .get_peer_state = dp_get_peer_state,
  8409. };
  8410. #endif
  8411. static struct cdp_ops dp_txrx_ops = {
  8412. .cmn_drv_ops = &dp_ops_cmn,
  8413. .ctrl_ops = &dp_ops_ctrl,
  8414. .me_ops = &dp_ops_me,
  8415. .mon_ops = &dp_ops_mon,
  8416. .host_stats_ops = &dp_ops_host_stats,
  8417. .wds_ops = &dp_ops_wds,
  8418. .raw_ops = &dp_ops_raw,
  8419. #ifdef CONFIG_WIN
  8420. .pflow_ops = &dp_ops_pflow,
  8421. #endif /* CONFIG_WIN */
  8422. #ifndef CONFIG_WIN
  8423. .misc_ops = &dp_ops_misc,
  8424. .cfg_ops = &dp_ops_cfg,
  8425. .flowctl_ops = &dp_ops_flowctl,
  8426. .l_flowctl_ops = &dp_ops_l_flowctl,
  8427. #ifdef IPA_OFFLOAD
  8428. .ipa_ops = &dp_ops_ipa,
  8429. #endif
  8430. .bus_ops = &dp_ops_bus,
  8431. .ocb_ops = &dp_ops_ocb,
  8432. .peer_ops = &dp_ops_peer,
  8433. .throttle_ops = &dp_ops_throttle,
  8434. .mob_stats_ops = &dp_ops_mob_stats,
  8435. #endif
  8436. };
  8437. /*
  8438. * dp_soc_set_txrx_ring_map()
  8439. * @dp_soc: DP handler for soc
  8440. *
  8441. * Return: Void
  8442. */
  8443. void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8444. {
  8445. uint32_t i;
  8446. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8447. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8448. }
  8449. }
  8450. #if defined(QCA_WIFI_QCA8074) || defined(QCA_WIFI_QCA6018)
  8451. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8452. /**
  8453. * dp_soc_attach_wifi3() - Attach txrx SOC
  8454. * @ctrl_psoc: Opaque SOC handle from control plane
  8455. * @htc_handle: Opaque HTC handle
  8456. * @hif_handle: Opaque HIF handle
  8457. * @qdf_osdev: QDF device
  8458. * @ol_ops: Offload Operations
  8459. * @device_id: Device ID
  8460. *
  8461. * Return: DP SOC handle on success, NULL on failure
  8462. */
  8463. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8464. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8465. struct ol_if_ops *ol_ops, uint16_t device_id)
  8466. {
  8467. struct dp_soc *dp_soc = NULL;
  8468. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8469. ol_ops, device_id);
  8470. if (!dp_soc)
  8471. return NULL;
  8472. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8473. return NULL;
  8474. return (void *)dp_soc;
  8475. }
  8476. #else
  8477. /**
  8478. * dp_soc_attach_wifi3() - Attach txrx SOC
  8479. * @ctrl_psoc: Opaque SOC handle from control plane
  8480. * @htc_handle: Opaque HTC handle
  8481. * @hif_handle: Opaque HIF handle
  8482. * @qdf_osdev: QDF device
  8483. * @ol_ops: Offload Operations
  8484. * @device_id: Device ID
  8485. *
  8486. * Return: DP SOC handle on success, NULL on failure
  8487. */
  8488. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8489. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8490. struct ol_if_ops *ol_ops, uint16_t device_id)
  8491. {
  8492. struct dp_soc *dp_soc = NULL;
  8493. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8494. ol_ops, device_id);
  8495. return (void *)dp_soc;
  8496. }
  8497. #endif
  8498. /**
  8499. * dp_soc_attach() - Attach txrx SOC
  8500. * @ctrl_psoc: Opaque SOC handle from control plane
  8501. * @htc_handle: Opaque HTC handle
  8502. * @qdf_osdev: QDF device
  8503. * @ol_ops: Offload Operations
  8504. * @device_id: Device ID
  8505. *
  8506. * Return: DP SOC handle on success, NULL on failure
  8507. */
  8508. static struct dp_soc *
  8509. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8510. struct ol_if_ops *ol_ops, uint16_t device_id)
  8511. {
  8512. int int_ctx;
  8513. struct dp_soc *soc = NULL;
  8514. struct htt_soc *htt_soc = NULL;
  8515. soc = qdf_mem_malloc(sizeof(*soc));
  8516. if (!soc) {
  8517. dp_err("DP SOC memory allocation failed");
  8518. goto fail0;
  8519. }
  8520. int_ctx = 0;
  8521. soc->device_id = device_id;
  8522. soc->cdp_soc.ops = &dp_txrx_ops;
  8523. soc->cdp_soc.ol_ops = ol_ops;
  8524. soc->ctrl_psoc = ctrl_psoc;
  8525. soc->osdev = qdf_osdev;
  8526. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8527. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8528. if (!soc->wlan_cfg_ctx) {
  8529. dp_err("wlan_cfg_ctx failed\n");
  8530. goto fail1;
  8531. }
  8532. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8533. if (!htt_soc) {
  8534. dp_err("HTT attach failed");
  8535. goto fail1;
  8536. }
  8537. soc->htt_handle = htt_soc;
  8538. htt_soc->dp_soc = soc;
  8539. htt_soc->htc_soc = htc_handle;
  8540. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8541. goto fail2;
  8542. return (void *)soc;
  8543. fail2:
  8544. qdf_mem_free(htt_soc);
  8545. fail1:
  8546. qdf_mem_free(soc);
  8547. fail0:
  8548. return NULL;
  8549. }
  8550. /**
  8551. * dp_soc_init() - Initialize txrx SOC
  8552. * @dp_soc: Opaque DP SOC handle
  8553. * @htc_handle: Opaque HTC handle
  8554. * @hif_handle: Opaque HIF handle
  8555. *
  8556. * Return: DP SOC handle on success, NULL on failure
  8557. */
  8558. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8559. {
  8560. int target_type;
  8561. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8562. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8563. htt_soc->htc_soc = htc_handle;
  8564. soc->hif_handle = hif_handle;
  8565. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8566. if (!soc->hal_soc)
  8567. return NULL;
  8568. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8569. soc->hal_soc, soc->osdev);
  8570. target_type = hal_get_target_type(soc->hal_soc);
  8571. switch (target_type) {
  8572. case TARGET_TYPE_QCA6290:
  8573. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8574. REO_DST_RING_SIZE_QCA6290);
  8575. soc->ast_override_support = 1;
  8576. soc->da_war_enabled = false;
  8577. break;
  8578. #ifdef QCA_WIFI_QCA6390
  8579. case TARGET_TYPE_QCA6390:
  8580. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8581. REO_DST_RING_SIZE_QCA6290);
  8582. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8583. soc->ast_override_support = 1;
  8584. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8585. int int_ctx;
  8586. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8587. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8588. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8589. }
  8590. }
  8591. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8592. break;
  8593. #endif
  8594. case TARGET_TYPE_QCA8074:
  8595. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8596. REO_DST_RING_SIZE_QCA8074);
  8597. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8598. soc->hw_nac_monitor_support = 1;
  8599. soc->da_war_enabled = true;
  8600. break;
  8601. case TARGET_TYPE_QCA8074V2:
  8602. case TARGET_TYPE_QCA6018:
  8603. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8604. REO_DST_RING_SIZE_QCA8074);
  8605. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8606. soc->hw_nac_monitor_support = 1;
  8607. soc->ast_override_support = 1;
  8608. soc->per_tid_basize_max_tid = 8;
  8609. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8610. soc->da_war_enabled = false;
  8611. break;
  8612. default:
  8613. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8614. qdf_assert_always(0);
  8615. break;
  8616. }
  8617. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8618. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8619. soc->cce_disable = false;
  8620. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8621. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8622. CDP_CFG_MAX_PEER_ID);
  8623. if (ret != -EINVAL) {
  8624. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8625. }
  8626. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8627. CDP_CFG_CCE_DISABLE);
  8628. if (ret == 1)
  8629. soc->cce_disable = true;
  8630. }
  8631. qdf_spinlock_create(&soc->peer_ref_mutex);
  8632. qdf_spinlock_create(&soc->ast_lock);
  8633. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8634. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8635. /* fill the tx/rx cpu ring map*/
  8636. dp_soc_set_txrx_ring_map(soc);
  8637. qdf_spinlock_create(&soc->htt_stats.lock);
  8638. /* initialize work queue for stats processing */
  8639. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8640. return soc;
  8641. }
  8642. /**
  8643. * dp_soc_init_wifi3() - Initialize txrx SOC
  8644. * @dp_soc: Opaque DP SOC handle
  8645. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8646. * @hif_handle: Opaque HIF handle
  8647. * @htc_handle: Opaque HTC handle
  8648. * @qdf_osdev: QDF device (Unused)
  8649. * @ol_ops: Offload Operations (Unused)
  8650. * @device_id: Device ID (Unused)
  8651. *
  8652. * Return: DP SOC handle on success, NULL on failure
  8653. */
  8654. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8655. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8656. struct ol_if_ops *ol_ops, uint16_t device_id)
  8657. {
  8658. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8659. }
  8660. #endif
  8661. /*
  8662. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8663. *
  8664. * @soc: handle to DP soc
  8665. * @mac_id: MAC id
  8666. *
  8667. * Return: Return pdev corresponding to MAC
  8668. */
  8669. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8670. {
  8671. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8672. return soc->pdev_list[mac_id];
  8673. /* Typically for MCL as there only 1 PDEV*/
  8674. return soc->pdev_list[0];
  8675. }
  8676. /*
  8677. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8678. * @soc: DP SoC context
  8679. * @max_mac_rings: No of MAC rings
  8680. *
  8681. * Return: None
  8682. */
  8683. static
  8684. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8685. int *max_mac_rings)
  8686. {
  8687. bool dbs_enable = false;
  8688. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8689. dbs_enable = soc->cdp_soc.ol_ops->
  8690. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8691. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8692. }
  8693. /*
  8694. * dp_is_soc_reinit() - Check if soc reinit is true
  8695. * @soc: DP SoC context
  8696. *
  8697. * Return: true or false
  8698. */
  8699. bool dp_is_soc_reinit(struct dp_soc *soc)
  8700. {
  8701. return soc->dp_soc_reinit;
  8702. }
  8703. /*
  8704. * dp_set_pktlog_wifi3() - attach txrx vdev
  8705. * @pdev: Datapath PDEV handle
  8706. * @event: which event's notifications are being subscribed to
  8707. * @enable: WDI event subscribe or not. (True or False)
  8708. *
  8709. * Return: Success, NULL on failure
  8710. */
  8711. #ifdef WDI_EVENT_ENABLE
  8712. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8713. bool enable)
  8714. {
  8715. struct dp_soc *soc = NULL;
  8716. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8717. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8718. (pdev->wlan_cfg_ctx);
  8719. uint8_t mac_id = 0;
  8720. soc = pdev->soc;
  8721. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8722. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8723. FL("Max_mac_rings %d "),
  8724. max_mac_rings);
  8725. if (enable) {
  8726. switch (event) {
  8727. case WDI_EVENT_RX_DESC:
  8728. if (pdev->monitor_vdev) {
  8729. /* Nothing needs to be done if monitor mode is
  8730. * enabled
  8731. */
  8732. return 0;
  8733. }
  8734. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8735. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8736. htt_tlv_filter.mpdu_start = 1;
  8737. htt_tlv_filter.msdu_start = 1;
  8738. htt_tlv_filter.msdu_end = 1;
  8739. htt_tlv_filter.mpdu_end = 1;
  8740. htt_tlv_filter.packet_header = 1;
  8741. htt_tlv_filter.attention = 1;
  8742. htt_tlv_filter.ppdu_start = 1;
  8743. htt_tlv_filter.ppdu_end = 1;
  8744. htt_tlv_filter.ppdu_end_user_stats = 1;
  8745. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8746. htt_tlv_filter.ppdu_end_status_done = 1;
  8747. htt_tlv_filter.enable_fp = 1;
  8748. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8749. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8750. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8751. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8752. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8753. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8754. htt_tlv_filter.offset_valid = false;
  8755. for (mac_id = 0; mac_id < max_mac_rings;
  8756. mac_id++) {
  8757. int mac_for_pdev =
  8758. dp_get_mac_id_for_pdev(mac_id,
  8759. pdev->pdev_id);
  8760. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8761. mac_for_pdev,
  8762. pdev->rxdma_mon_status_ring[mac_id]
  8763. .hal_srng,
  8764. RXDMA_MONITOR_STATUS,
  8765. RX_BUFFER_SIZE,
  8766. &htt_tlv_filter);
  8767. }
  8768. if (soc->reap_timer_init)
  8769. qdf_timer_mod(&soc->mon_reap_timer,
  8770. DP_INTR_POLL_TIMER_MS);
  8771. }
  8772. break;
  8773. case WDI_EVENT_LITE_RX:
  8774. if (pdev->monitor_vdev) {
  8775. /* Nothing needs to be done if monitor mode is
  8776. * enabled
  8777. */
  8778. return 0;
  8779. }
  8780. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8781. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8782. htt_tlv_filter.ppdu_start = 1;
  8783. htt_tlv_filter.ppdu_end = 1;
  8784. htt_tlv_filter.ppdu_end_user_stats = 1;
  8785. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8786. htt_tlv_filter.ppdu_end_status_done = 1;
  8787. htt_tlv_filter.mpdu_start = 1;
  8788. htt_tlv_filter.enable_fp = 1;
  8789. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8790. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8791. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8792. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8793. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8794. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8795. htt_tlv_filter.offset_valid = false;
  8796. for (mac_id = 0; mac_id < max_mac_rings;
  8797. mac_id++) {
  8798. int mac_for_pdev =
  8799. dp_get_mac_id_for_pdev(mac_id,
  8800. pdev->pdev_id);
  8801. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8802. mac_for_pdev,
  8803. pdev->rxdma_mon_status_ring[mac_id]
  8804. .hal_srng,
  8805. RXDMA_MONITOR_STATUS,
  8806. RX_BUFFER_SIZE_PKTLOG_LITE,
  8807. &htt_tlv_filter);
  8808. }
  8809. if (soc->reap_timer_init)
  8810. qdf_timer_mod(&soc->mon_reap_timer,
  8811. DP_INTR_POLL_TIMER_MS);
  8812. }
  8813. break;
  8814. case WDI_EVENT_LITE_T2H:
  8815. if (pdev->monitor_vdev) {
  8816. /* Nothing needs to be done if monitor mode is
  8817. * enabled
  8818. */
  8819. return 0;
  8820. }
  8821. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8822. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8823. mac_id, pdev->pdev_id);
  8824. pdev->pktlog_ppdu_stats = true;
  8825. dp_h2t_cfg_stats_msg_send(pdev,
  8826. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8827. mac_for_pdev);
  8828. }
  8829. break;
  8830. default:
  8831. /* Nothing needs to be done for other pktlog types */
  8832. break;
  8833. }
  8834. } else {
  8835. switch (event) {
  8836. case WDI_EVENT_RX_DESC:
  8837. case WDI_EVENT_LITE_RX:
  8838. if (pdev->monitor_vdev) {
  8839. /* Nothing needs to be done if monitor mode is
  8840. * enabled
  8841. */
  8842. return 0;
  8843. }
  8844. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8845. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8846. for (mac_id = 0; mac_id < max_mac_rings;
  8847. mac_id++) {
  8848. int mac_for_pdev =
  8849. dp_get_mac_id_for_pdev(mac_id,
  8850. pdev->pdev_id);
  8851. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8852. mac_for_pdev,
  8853. pdev->rxdma_mon_status_ring[mac_id]
  8854. .hal_srng,
  8855. RXDMA_MONITOR_STATUS,
  8856. RX_BUFFER_SIZE,
  8857. &htt_tlv_filter);
  8858. }
  8859. if (soc->reap_timer_init)
  8860. qdf_timer_stop(&soc->mon_reap_timer);
  8861. }
  8862. break;
  8863. case WDI_EVENT_LITE_T2H:
  8864. if (pdev->monitor_vdev) {
  8865. /* Nothing needs to be done if monitor mode is
  8866. * enabled
  8867. */
  8868. return 0;
  8869. }
  8870. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8871. * passing value 0. Once these macros will define in htt
  8872. * header file will use proper macros
  8873. */
  8874. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8875. int mac_for_pdev =
  8876. dp_get_mac_id_for_pdev(mac_id,
  8877. pdev->pdev_id);
  8878. pdev->pktlog_ppdu_stats = false;
  8879. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8880. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8881. mac_for_pdev);
  8882. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8883. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8884. mac_for_pdev);
  8885. } else if (pdev->enhanced_stats_en) {
  8886. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8887. mac_for_pdev);
  8888. }
  8889. }
  8890. break;
  8891. default:
  8892. /* Nothing needs to be done for other pktlog types */
  8893. break;
  8894. }
  8895. }
  8896. return 0;
  8897. }
  8898. #endif
  8899. /**
  8900. * dp_bucket_index() - Return index from array
  8901. *
  8902. * @delay: delay measured
  8903. * @array: array used to index corresponding delay
  8904. *
  8905. * Return: index
  8906. */
  8907. static uint8_t dp_bucket_index(uint32_t delay, uint16_t *array)
  8908. {
  8909. uint8_t i = CDP_DELAY_BUCKET_0;
  8910. for (; i < CDP_DELAY_BUCKET_MAX; i++) {
  8911. if (delay >= array[i] && delay <= array[i + 1])
  8912. return i;
  8913. }
  8914. return (CDP_DELAY_BUCKET_MAX - 1);
  8915. }
  8916. /**
  8917. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  8918. * type of delay
  8919. *
  8920. * @pdev: pdev handle
  8921. * @delay: delay in ms
  8922. * @t: tid value
  8923. * @mode: type of tx delay mode
  8924. * Return: pointer to cdp_delay_stats structure
  8925. */
  8926. static struct cdp_delay_stats *
  8927. dp_fill_delay_buckets(struct dp_pdev *pdev, uint32_t delay,
  8928. uint8_t tid, uint8_t mode)
  8929. {
  8930. uint8_t delay_index = 0;
  8931. struct cdp_tid_tx_stats *tstats =
  8932. &pdev->stats.tid_stats.tid_tx_stats[tid];
  8933. struct cdp_tid_rx_stats *rstats =
  8934. &pdev->stats.tid_stats.tid_rx_stats[tid];
  8935. /*
  8936. * cdp_fw_to_hw_delay_range
  8937. * Fw to hw delay ranges in milliseconds
  8938. */
  8939. uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  8940. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  8941. /*
  8942. * cdp_sw_enq_delay_range
  8943. * Software enqueue delay ranges in milliseconds
  8944. */
  8945. uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  8946. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  8947. /*
  8948. * cdp_intfrm_delay_range
  8949. * Interframe delay ranges in milliseconds
  8950. */
  8951. uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  8952. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  8953. /*
  8954. * Update delay stats in proper bucket
  8955. */
  8956. switch (mode) {
  8957. /* Software Enqueue delay ranges */
  8958. case CDP_DELAY_STATS_SW_ENQ:
  8959. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay);
  8960. tstats->swq_delay.delay_bucket[delay_index]++;
  8961. return &tstats->swq_delay;
  8962. /* Tx Completion delay ranges */
  8963. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  8964. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay);
  8965. tstats->hwtx_delay.delay_bucket[delay_index]++;
  8966. return &tstats->hwtx_delay;
  8967. /* Interframe tx delay ranges */
  8968. case CDP_DELAY_STATS_TX_INTERFRAME:
  8969. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  8970. tstats->intfrm_delay.delay_bucket[delay_index]++;
  8971. return &tstats->intfrm_delay;
  8972. /* Interframe rx delay ranges */
  8973. case CDP_DELAY_STATS_RX_INTERFRAME:
  8974. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  8975. rstats->intfrm_delay.delay_bucket[delay_index]++;
  8976. return &rstats->intfrm_delay;
  8977. /* Ring reap to indication to network stack */
  8978. case CDP_DELAY_STATS_REAP_STACK:
  8979. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  8980. rstats->to_stack_delay.delay_bucket[delay_index]++;
  8981. return &rstats->to_stack_delay;
  8982. default:
  8983. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  8984. "%s Incorrect delay mode: %d", __func__, mode);
  8985. }
  8986. return NULL;
  8987. }
  8988. /**
  8989. * dp_update_delay_stats() - Update delay statistics in structure
  8990. * and fill min, max and avg delay
  8991. *
  8992. * @pdev: pdev handle
  8993. * @delay: delay in ms
  8994. * @tid: tid value
  8995. * @mode: type of tx delay mode
  8996. * Return: none
  8997. */
  8998. void dp_update_delay_stats(struct dp_pdev *pdev, uint32_t delay,
  8999. uint8_t tid, uint8_t mode)
  9000. {
  9001. struct cdp_delay_stats *dstats = NULL;
  9002. /*
  9003. * Delay ranges are different for different delay modes
  9004. * Get the correct index to update delay bucket
  9005. */
  9006. dstats = dp_fill_delay_buckets(pdev, delay, tid, mode);
  9007. if (qdf_unlikely(!dstats))
  9008. return;
  9009. if (delay != 0) {
  9010. /*
  9011. * Compute minimum,average and maximum
  9012. * delay
  9013. */
  9014. if (delay < dstats->min_delay)
  9015. dstats->min_delay = delay;
  9016. if (delay > dstats->max_delay)
  9017. dstats->max_delay = delay;
  9018. /*
  9019. * Average over delay measured till now
  9020. */
  9021. if (!dstats->avg_delay)
  9022. dstats->avg_delay = delay;
  9023. else
  9024. dstats->avg_delay = ((delay + dstats->avg_delay) / 2);
  9025. }
  9026. }