sde_crtc.h 38 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172
  1. /*
  2. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. * Copyright (c) 2015-2021 The Linux Foundation. All rights reserved.
  4. * Copyright (C) 2013 Red Hat
  5. * Author: Rob Clark <[email protected]>
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License version 2 as published by
  9. * the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but WITHOUT
  12. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  14. * more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along with
  17. * this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #ifndef _SDE_CRTC_H_
  20. #define _SDE_CRTC_H_
  21. #include <linux/kthread.h>
  22. #include <linux/of_fdt.h>
  23. #include <drm/drm_crtc.h>
  24. #include <drm/drm_vblank.h>
  25. #include "msm_prop.h"
  26. #include "sde_fence.h"
  27. #include "sde_kms.h"
  28. #include "sde_core_perf.h"
  29. #include "sde_hw_ds.h"
  30. #include "sde_color_processing.h"
  31. #include "sde_encoder.h"
  32. #define SDE_CRTC_NAME_SIZE 12
  33. /* define the maximum number of in-flight frame events */
  34. /* Expand it to 2x for handling atleast 2 connectors safely */
  35. #define SDE_CRTC_FRAME_EVENT_SIZE (4 * 2)
  36. /**
  37. * enum sde_crtc_client_type: crtc client type
  38. * @RT_CLIENT: RealTime client like video/cmd mode display
  39. * voting through apps rsc
  40. * @NRT_CLIENT: Non-RealTime client like WB display
  41. * voting through apps rsc
  42. * @RT_RSC_CLIENT: Realtime display RSC voting client
  43. */
  44. enum sde_crtc_client_type {
  45. RT_CLIENT,
  46. NRT_CLIENT,
  47. RT_RSC_CLIENT,
  48. };
  49. /**
  50. * enum sde_crtc_output_capture_point
  51. * @MIXER_OUT : capture mixer output
  52. * @DSPP_OUT : capture output of dspp
  53. * @CAPTURE_DEMURA_OUT : capture output of demura
  54. */
  55. enum sde_crtc_output_capture_point {
  56. CAPTURE_MIXER_OUT,
  57. CAPTURE_DSPP_OUT,
  58. CAPTURE_DEMURA_OUT
  59. };
  60. /**
  61. * enum sde_crtc_idle_pc_state: states of idle power collapse
  62. * @IDLE_PC_NONE: no-op
  63. * @IDLE_PC_ENABLE: enable idle power-collapse
  64. * @IDLE_PC_DISABLE: disable idle power-collapse
  65. */
  66. enum sde_crtc_idle_pc_state {
  67. IDLE_PC_NONE,
  68. IDLE_PC_ENABLE,
  69. IDLE_PC_DISABLE,
  70. };
  71. /**
  72. * enum sde_crtc_vm_req: request for VM operations
  73. * @VM_REQ_NONE: no request. Normal VM operations.
  74. * @VM_REQ_RELEASE: request to release the HW resources from the current VM
  75. * @VM_REQ_ACQUIRE: request to acquire the HW resources in the current VM
  76. */
  77. enum sde_crtc_vm_req {
  78. VM_REQ_NONE,
  79. VM_REQ_RELEASE,
  80. VM_REQ_ACQUIRE,
  81. };
  82. /**
  83. * @connectors : Currently associated drm connectors for retire event
  84. * @num_connectors: Number of associated drm connectors for retire event
  85. * @list: event list
  86. */
  87. struct sde_crtc_retire_event {
  88. struct drm_connector *connectors[MAX_CONNECTORS];
  89. int num_connectors;
  90. struct list_head list;
  91. };
  92. /**
  93. * struct sde_crtc_mixer: stores the map for each virtual pipeline in the CRTC
  94. * @hw_lm: LM HW Driver context
  95. * @hw_ctl: CTL Path HW driver context
  96. * @hw_dspp: DSPP HW driver context
  97. * @hw_ds: DS HW driver context
  98. * @encoder: Encoder attached to this lm & ctl
  99. * @mixer_op_mode: mixer blending operation mode
  100. */
  101. struct sde_crtc_mixer {
  102. struct sde_hw_mixer *hw_lm;
  103. struct sde_hw_ctl *hw_ctl;
  104. struct sde_hw_dspp *hw_dspp;
  105. struct sde_hw_ds *hw_ds;
  106. struct drm_encoder *encoder;
  107. u32 mixer_op_mode;
  108. };
  109. /**
  110. * struct sde_crtc_frame_event: stores crtc frame event for crtc processing
  111. * @work: base work structure
  112. * @crtc: Pointer to crtc handling this event
  113. * @connector: pointer to drm connector which is source of frame event
  114. * @list: event list
  115. * @ts: timestamp at queue entry
  116. * @event: event identifier
  117. */
  118. struct sde_crtc_frame_event {
  119. struct kthread_work work;
  120. struct drm_crtc *crtc;
  121. struct drm_connector *connector;
  122. struct list_head list;
  123. ktime_t ts;
  124. u32 event;
  125. };
  126. /**
  127. * struct sde_crtc_event - event callback tracking structure
  128. * @list: Linked list tracking node
  129. * @kt_work: Kthread worker structure
  130. * @sde_crtc: Pointer to associated sde_crtc structure
  131. * @cb_func: Pointer to callback function
  132. * @usr: Pointer to user data to be provided to the callback
  133. */
  134. struct sde_crtc_event {
  135. struct list_head list;
  136. struct kthread_work kt_work;
  137. void *sde_crtc;
  138. void (*cb_func)(struct drm_crtc *crtc, void *usr);
  139. void *usr;
  140. };
  141. /**
  142. * struct sde_crtc_fps_info - structure for measuring fps periodicity
  143. * @frame_count : Total frames during configured periodic duration
  144. * @last_sampled_time_us: Stores the last ktime in microsecs when fps
  145. * was calculated
  146. * @measured_fps : Last measured fps value
  147. * @fps_periodic_duration : Duration in milliseconds to measure the fps.
  148. * Default value is 1 second.
  149. * @time_buf : Buffer for storing ktime of the commits
  150. * @next_time_index : index into time_buf for storing ktime for next commit
  151. */
  152. struct sde_crtc_fps_info {
  153. u32 frame_count;
  154. ktime_t last_sampled_time_us;
  155. u32 measured_fps;
  156. u32 fps_periodic_duration;
  157. ktime_t *time_buf;
  158. u32 next_time_index;
  159. };
  160. /**
  161. * struct sde_ltm_buffer - defines LTM buffer structure.
  162. * @fb: frm framebuffer for the buffer
  163. * @gem: drm gem handle for the buffer
  164. * @asapce : pointer to address space
  165. * @drm_fb_id: framebuffer id associated with this buffer
  166. * @offset: offset for alignment
  167. * @iova: device address
  168. * @kva: kernel virtual address
  169. * @node: list node for LTM buffer list;
  170. */
  171. struct sde_ltm_buffer {
  172. struct drm_framebuffer *fb;
  173. struct drm_gem_object *gem;
  174. struct msm_gem_address_space *aspace;
  175. u32 drm_fb_id;
  176. u32 offset;
  177. u64 iova;
  178. void *kva;
  179. struct list_head node;
  180. };
  181. /**
  182. * struct sde_crtc_misr_info - structure for misr information
  183. * @misr_enable : enable/disable flag
  184. * @misr_frame_count : Number of frames for misr calculation.
  185. */
  186. struct sde_crtc_misr_info {
  187. bool misr_enable;
  188. u32 misr_frame_count;
  189. };
  190. /*
  191. * Maximum number of free event structures to cache
  192. */
  193. #define SDE_CRTC_MAX_EVENT_COUNT 16
  194. /**
  195. * struct sde_frame_data_buffer - defines frame data buffer structure
  196. * @fd: framebuffer id associated with this buffer
  197. * @fb: drm framebuffer for the buffer
  198. * @gem: drm gem handle for he buffer
  199. */
  200. struct sde_frame_data_buffer {
  201. u32 fd;
  202. struct drm_framebuffer *fb;
  203. struct drm_gem_object *gem;
  204. };
  205. /**
  206. * struct sde_frame_data - defines sde frame data structure
  207. * @idx : currently used frame data buffe
  208. * @cnt : rnumber of available frame data buffers
  209. * @buf : list of frame data buffers
  210. */
  211. struct sde_frame_data {
  212. u32 idx;
  213. u32 cnt;
  214. struct sde_frame_data_buffer *buf[SDE_FRAME_DATA_BUFFER_MAX];
  215. };
  216. /**
  217. * struct sde_opr_value - defines sde opr value structure
  218. * @num_valid_opr : count of valid opr values
  219. * @opr_value : list of opr value
  220. */
  221. struct sde_opr_value {
  222. atomic_t num_valid_opr;
  223. u32 opr_value[MAX_DSI_DISPLAYS];
  224. };
  225. /**
  226. * enum sde_crtc_hw_fence_flags - flags to enable/disable hw fence features
  227. * @HW_FENCE_OUT_FENCES_ENABLE: enables creation of hw fences for crtc output fences
  228. * @HW_FENCE_IN_FENCES_ENABLE: enables hw fences for input-fences that are candidates for hw wait
  229. * (i.e. they have the dma-fence flag for dma-fences set), this allows to
  230. * selectively enable/disable input-fences, regardless of the dma-fence flags.
  231. * @HW_FENCE-IN_FENCES_NO_OVERRIDE: skip the sw-override of the input hw-fences signal.
  232. * @HW_FENCE_FEATURES_MAX: max number of features.
  233. */
  234. enum sde_crtc_hw_fence_flags {
  235. HW_FENCE_OUT_FENCES_ENABLE,
  236. HW_FENCE_IN_FENCES_ENABLE,
  237. HW_FENCE_IN_FENCES_NO_OVERRIDE,
  238. HW_FENCE_FEATURES_MAX,
  239. };
  240. /**
  241. * struct sde_crtc - virtualized CRTC data structure
  242. * @base : Base drm crtc structure
  243. * @name : ASCII description of this crtc
  244. * @num_ctls : Number of ctl paths in use
  245. * @num_mixers : Number of mixers in use
  246. * @mixers_swapped: Whether the mixers have been swapped for left/right update
  247. * especially in the case of DSC Merge.
  248. * @mixers : List of active mixers
  249. * @event : Pointer to last received drm vblank event. If there is a
  250. * pending vblank event, this will be non-null.
  251. * @vsync_count : Running count of received vsync events
  252. * @drm_requested_vblank : Whether vblanks have been enabled in the encoder
  253. * @property_info : Opaque structure for generic property support
  254. * @property_defaults : Array of default values for generic property support
  255. * @output_fence : output release fence context
  256. * @stage_cfg : H/w mixer stage configuration
  257. * @debugfs_root : Parent of debugfs node
  258. * @priv_handle : Pointer to external private handle, if present
  259. * @vblank_cb_count : count of vblank callback since last reset
  260. * @play_count : frame count between crtc enable and disable
  261. * @vblank_cb_time : ktime at vblank count reset
  262. * @vblank_last_cb_time : ktime at last vblank notification
  263. * @retire_frame_event_time : ktime at last retire frame event
  264. * @sysfs_dev : sysfs device node for crtc
  265. * @vsync_event_sf : vsync event notifier sysfs device
  266. * @retire_frame_event_sf :retire frame event notifier sysfs device
  267. * @enabled : whether the SDE CRTC is currently enabled. updated in the
  268. * commit-thread, not state-swap time which is earlier, so
  269. * safe to make decisions on during VBLANK on/off work
  270. * @cp_feature_list : list of color processing features supported on a crtc
  271. * @cp_active_list : list of color processing features are active
  272. * @cp_dirty_list : list of color processing features are dirty
  273. * @revalidate_mask : stores dirty flags to revalidate after idlepc
  274. * @ad_dirty : list containing ad properties that are dirty
  275. * @ad_active : list containing ad properties that are active
  276. * @crtc_lock : crtc lock around create, destroy and access.
  277. * @frame_pending : Whether or not an update is pending
  278. * @kickoff_in_progress : boolean entry to check if kickoff is in progress
  279. * @frame_events : static allocation of in-flight frame events
  280. * @frame_event_list : available frame event list
  281. * @spin_lock : spin lock for transaction status, etc...
  282. * @fevent_spin_lock : spin lock for frame event
  283. * @event_thread : Pointer to event handler thread
  284. * @event_worker : Event worker queue
  285. * @event_cache : Local cache of event worker structures
  286. * @event_free_list : List of available event structures
  287. * @event_lock : Spinlock around event handling code
  288. * @misr_enable_sui : boolean entry indicates misr enable/disable status
  289. * for secure cases.
  290. * @misr_enable_debugfs : boolean entry indicates misr enable/disable status
  291. * from debugfs.
  292. * @misr_reconfigure : boolean entry indicates misr reconfigure status
  293. * @misr_frame_count : misr frame count provided by client
  294. * @misr_data : store misr data before turning off the clocks.
  295. * @power_event : registered power event handle
  296. * @cur_perf : current performance committed to clock/bandwidth driver
  297. * @plane_mask_old: keeps track of the planes used in the previous commit
  298. * @frame_trigger_mode: frame trigger mode
  299. * @cp_pu_feature_mask: mask indicating cp feature enable for partial update
  300. * @ltm_buffer_cnt : number of ltm buffers
  301. * @ltm_buffers : struct stores ltm buffer related data
  302. * @ltm_buf_free : list of LTM buffers that are available
  303. * @ltm_buf_busy : list of LTM buffers that are been used by HW
  304. * @ltm_hist_en : flag to indicate whether LTM hist is enabled or not
  305. * @ltm_merge_clear_pending : flag indicates merge mode bit needs to be cleared
  306. * @ltm_buffer_lock : muttx to protect ltm_buffers allcation and free
  307. * @ltm_lock : Spinlock to protect ltm buffer_cnt, hist_en and ltm lists
  308. * @needs_hw_reset : Initiate a hw ctl reset
  309. * @reinit_crtc_mixers : Reinitialize mixers in crtc
  310. * @hist_irq_idx : hist interrupt irq idx
  311. * @disable_pending_cp : flag tracks pending color processing features force disable
  312. * @src_bpp : source bpp used to calculate compression ratio
  313. * @target_bpp : target bpp used to calculate compression ratio
  314. * @static_cache_read_work: delayed worker to transition cache state to read
  315. * @cache_state : Current static image cache state
  316. * @cache_type : Current static image cache type to use
  317. * @dspp_blob_info : blob containing dspp hw capability information
  318. * @cached_encoder_mask : cached encoder_mask for vblank work
  319. * @valid_skip_blend_plane: flag to indicate if skip blend plane is valid
  320. * @skip_blend_plane: enabled plane that has skip blending
  321. * @skip_blend_plane_w: skip blend plane width
  322. * @skip_blend_plane_h: skip blend plane height
  323. * @line_time_in_ns : current mode line time in nano sec is needed for QOS update
  324. * @frame_data : Framedata data structure
  325. * @previous_opr_value : store previous opr values
  326. * @opr_event_notify_enabled : Flag to indicate if opr event notify is enabled or not
  327. * @hwfence_features_mask : u32 mask to enable/disable hw fence features. See enum
  328. * sde_crtc_hw_fence_flags for available fields.
  329. * @hwfence_out_fences_skip: number of frames to skip before create a new hw-fence, this can be
  330. * used to slow-down creation of output hw-fences for debugging purposes.
  331. */
  332. struct sde_crtc {
  333. struct drm_crtc base;
  334. char name[SDE_CRTC_NAME_SIZE];
  335. /* HW Resources reserved for the crtc */
  336. u32 num_ctls;
  337. u32 num_mixers;
  338. bool mixers_swapped;
  339. struct sde_crtc_mixer mixers[MAX_MIXERS_PER_CRTC];
  340. struct drm_pending_vblank_event *event;
  341. u32 vsync_count;
  342. struct msm_property_info property_info;
  343. struct msm_property_data property_data[CRTC_PROP_COUNT];
  344. struct drm_property_blob *blob_info;
  345. /* output fence support */
  346. struct sde_fence_context *output_fence;
  347. struct sde_hw_stage_cfg stage_cfg[MAX_LAYOUTS_PER_CRTC];
  348. struct dentry *debugfs_root;
  349. void *priv_handle;
  350. u32 vblank_cb_count;
  351. u64 play_count;
  352. ktime_t vblank_cb_time;
  353. ktime_t vblank_last_cb_time;
  354. ktime_t retire_frame_event_time;
  355. struct sde_crtc_fps_info fps_info;
  356. struct device *sysfs_dev;
  357. struct kernfs_node *vsync_event_sf;
  358. struct kernfs_node *retire_frame_event_sf;
  359. bool enabled;
  360. struct list_head cp_feature_list;
  361. struct list_head cp_active_list;
  362. struct list_head cp_dirty_list;
  363. struct list_head ad_dirty;
  364. struct list_head ad_active;
  365. struct list_head user_event_list;
  366. struct mutex crtc_lock;
  367. struct mutex crtc_cp_lock;
  368. atomic_t frame_pending;
  369. struct sde_crtc_frame_event frame_events[SDE_CRTC_FRAME_EVENT_SIZE];
  370. struct list_head frame_event_list;
  371. spinlock_t spin_lock;
  372. spinlock_t fevent_spin_lock;
  373. bool kickoff_in_progress;
  374. unsigned long revalidate_mask;
  375. /* for handling internal event thread */
  376. struct sde_crtc_event event_cache[SDE_CRTC_MAX_EVENT_COUNT];
  377. struct list_head event_free_list;
  378. spinlock_t event_lock;
  379. bool misr_enable_sui;
  380. bool misr_enable_debugfs;
  381. bool misr_reconfigure;
  382. u32 misr_frame_count;
  383. struct sde_power_event *power_event;
  384. struct sde_core_perf_params cur_perf;
  385. struct sde_core_perf_params new_perf;
  386. u32 plane_mask_old;
  387. /* blob for histogram data */
  388. struct drm_property_blob *hist_blob;
  389. enum frame_trigger_mode_type frame_trigger_mode;
  390. u32 cp_pu_feature_mask;
  391. u32 ltm_buffer_cnt;
  392. struct sde_ltm_buffer *ltm_buffers[LTM_BUFFER_SIZE];
  393. struct list_head ltm_buf_free;
  394. struct list_head ltm_buf_busy;
  395. bool ltm_hist_en;
  396. bool ltm_merge_clear_pending;
  397. struct drm_msm_ltm_cfg_param ltm_cfg;
  398. struct mutex ltm_buffer_lock;
  399. spinlock_t ltm_lock;
  400. bool needs_hw_reset;
  401. bool reinit_crtc_mixers;
  402. int hist_irq_idx;
  403. bool disable_pending_cp;
  404. int src_bpp;
  405. int target_bpp;
  406. struct kthread_delayed_work static_cache_read_work;
  407. enum sde_sys_cache_state cache_state;
  408. enum sde_sys_cache_type cache_type;
  409. struct drm_property_blob *dspp_blob_info;
  410. u32 cached_encoder_mask;
  411. bool valid_skip_blend_plane;
  412. enum sde_sspp skip_blend_plane;
  413. u32 skip_blend_plane_w;
  414. u32 skip_blend_plane_h;
  415. u32 line_time_in_ns;
  416. struct sde_frame_data frame_data;
  417. struct sde_opr_value previous_opr_value;
  418. bool opr_event_notify_enabled;
  419. DECLARE_BITMAP(hwfence_features_mask, HW_FENCE_FEATURES_MAX);
  420. u32 hwfence_out_fences_skip;
  421. };
  422. enum sde_crtc_dirty_flags {
  423. SDE_CRTC_DIRTY_DEST_SCALER,
  424. SDE_CRTC_DIRTY_DIM_LAYERS,
  425. SDE_CRTC_NOISE_LAYER,
  426. SDE_CRTC_DIRTY_MAX,
  427. };
  428. #define to_sde_crtc(x) container_of(x, struct sde_crtc, base)
  429. /**
  430. * struct sde_line_insertion_param - sde line insertion parameters
  431. * @panel_line_insertion_enable: line insertion support status
  432. * @padding_height: panel height after line padding
  433. * @padding_active: active lines in panel stacking pattern
  434. * @padding_dummy: dummy lines in panel stacking pattern
  435. */
  436. struct sde_line_insertion_param {
  437. bool panel_line_insertion_enable;
  438. u32 padding_height;
  439. u32 padding_active;
  440. u32 padding_dummy;
  441. };
  442. /**
  443. * struct sde_crtc_state - sde container for atomic crtc state
  444. * @base: Base drm crtc state structure
  445. * @connectors : Currently associated drm connectors
  446. * @num_connectors: Number of associated drm connectors
  447. * @rsc_client : sde rsc client when mode is valid
  448. * @is_ppsplit : Whether current topology requires PPSplit special handling
  449. * @bw_control : true if bw/clk controlled by core bw/clk properties
  450. * @bw_split_vote : true if bw controlled by llcc/dram bw properties
  451. * @crtc_roi : Current CRTC ROI. Possibly sub-rectangle of mode.
  452. * Origin top left of CRTC.
  453. * @lm_bounds : LM boundaries based on current mode full resolution, no ROI.
  454. * Origin top left of CRTC.
  455. * @lm_roi : Current LM ROI, possibly sub-rectangle of mode.
  456. * Origin top left of CRTC.
  457. * @user_roi_list : List of user's requested ROIs as from set property
  458. * @cached_user_roi_list : Copy of user_roi_list from previous PU frame
  459. * @property_state: Local storage for msm_prop properties
  460. * @property_values: Current crtc property values
  461. * @input_fence_timeout_ns : Cached input fence timeout, in ns
  462. * @num_dim_layers: Number of dim layers
  463. * @cwb_enc_mask : encoder mask populated during atomic_check if CWB is enabled
  464. * @cached_cwb_enc_mask : cached encoder mask populated during atomic_check if CWB is enabled
  465. * @dim_layer: Dim layer configs
  466. * @num_ds: Number of destination scalers to be configured
  467. * @num_ds_enabled: Number of destination scalers enabled
  468. * @ds_cfg: Destination scaler config
  469. * @scl3_lut_cfg: QSEED3 lut config
  470. * @new_perf: new performance state being requested
  471. * @noise_layer_en: flag to indicate if noise layer cfg is valid
  472. * @drm_msm_noise_layer_cfg: noise layer configuration
  473. * @cp_prop_cnt: number of dirty color processing features
  474. * @cp_prop_values: array of cp property values
  475. * @cp_dirty_list: array tracking features that are dirty
  476. * @cp_range_payload: array storing state user_data passed via range props
  477. * @cont_splash_populated: State was populated as part of cont. splash
  478. * @param: sde line insertion parameters
  479. * @hwfence_in_fences_set: input hw fences are configured for the commit
  480. */
  481. struct sde_crtc_state {
  482. struct drm_crtc_state base;
  483. struct drm_connector *connectors[MAX_CONNECTORS];
  484. int num_connectors;
  485. struct sde_rsc_client *rsc_client;
  486. bool rsc_update;
  487. bool bw_control;
  488. bool bw_split_vote;
  489. bool is_ppsplit;
  490. struct sde_rect crtc_roi;
  491. struct sde_rect lm_bounds[MAX_MIXERS_PER_CRTC];
  492. struct sde_rect lm_roi[MAX_MIXERS_PER_CRTC];
  493. struct msm_roi_list user_roi_list, cached_user_roi_list;
  494. struct msm_property_state property_state;
  495. struct msm_property_value property_values[CRTC_PROP_COUNT];
  496. DECLARE_BITMAP(dirty, SDE_CRTC_DIRTY_MAX);
  497. uint64_t input_fence_timeout_ns;
  498. uint32_t num_dim_layers;
  499. uint32_t cwb_enc_mask;
  500. uint32_t cached_cwb_enc_mask;
  501. struct sde_hw_dim_layer dim_layer[SDE_MAX_DIM_LAYERS];
  502. uint32_t num_ds;
  503. uint32_t num_ds_enabled;
  504. struct sde_hw_ds_cfg ds_cfg[SDE_MAX_DS_COUNT];
  505. struct sde_hw_scaler3_lut_cfg scl3_lut_cfg;
  506. struct sde_core_perf_params new_perf;
  507. bool noise_layer_en;
  508. struct drm_msm_noise_layer_cfg layer_cfg;
  509. uint32_t cp_prop_cnt;
  510. struct sde_cp_crtc_property_state
  511. cp_prop_values[SDE_CP_CRTC_MAX_FEATURES];
  512. uint32_t cp_dirty_list[SDE_CP_CRTC_MAX_FEATURES];
  513. struct sde_cp_crtc_range_prop_payload
  514. cp_range_payload[SDE_CP_CRTC_MAX_FEATURES];
  515. bool cont_splash_populated;
  516. struct sde_line_insertion_param line_insertion;
  517. bool hwfence_in_fences_set;
  518. };
  519. enum sde_crtc_irq_state {
  520. IRQ_NOINIT,
  521. IRQ_ENABLED,
  522. IRQ_DISABLING,
  523. IRQ_DISABLED,
  524. };
  525. /**
  526. * sde_crtc_irq_info - crtc interrupt info
  527. * @irq: interrupt callback
  528. * @event: event type of the interrupt
  529. * @func: function pointer to enable/disable the interrupt
  530. * @list: list of user customized event in crtc
  531. * @state: state of the interrupt
  532. * @state_lock: spin lock for interrupt state
  533. */
  534. struct sde_crtc_irq_info {
  535. struct sde_irq_callback irq;
  536. u32 event;
  537. int (*func)(struct drm_crtc *crtc, bool en,
  538. struct sde_irq_callback *irq);
  539. struct list_head list;
  540. enum sde_crtc_irq_state state;
  541. spinlock_t state_lock;
  542. };
  543. #define to_sde_crtc_state(x) \
  544. container_of(x, struct sde_crtc_state, base)
  545. /**
  546. * sde_crtc_get_property - query integer value of crtc property
  547. * @S: Pointer to crtc state
  548. * @X: Property index, from enum msm_mdp_crtc_property
  549. * Returns: Integer value of requested property
  550. */
  551. #define sde_crtc_get_property(S, X) \
  552. ((S) && ((X) < CRTC_PROP_COUNT) ? ((S)->property_values[(X)].value) : 0)
  553. /**
  554. * sde_crtc_frame_pending - retun the number of pending frames
  555. * @crtc: Pointer to drm crtc object
  556. */
  557. static inline int sde_crtc_frame_pending(struct drm_crtc *crtc)
  558. {
  559. struct sde_crtc *sde_crtc;
  560. if (!crtc)
  561. return -EINVAL;
  562. sde_crtc = to_sde_crtc(crtc);
  563. return atomic_read(&sde_crtc->frame_pending);
  564. }
  565. /**
  566. * sde_crtc_set_needs_hw_reset - set hw reset flag, to handle reset during
  567. * commit kickoff
  568. * @crtc: Pointer to DRM crtc instance
  569. */
  570. static inline void sde_crtc_set_needs_hw_reset(struct drm_crtc *crtc)
  571. {
  572. struct sde_crtc *sde_crtc;
  573. if (!crtc)
  574. return;
  575. sde_crtc = to_sde_crtc(crtc);
  576. sde_crtc->needs_hw_reset = true;
  577. }
  578. /**
  579. * sde_crtc_reset_hw - attempt hardware reset on errors
  580. * @crtc: Pointer to DRM crtc instance
  581. * @old_state: Pointer to crtc state for previous commit
  582. * @recovery_events: Whether or not recovery events are enabled
  583. * Returns: Zero if current commit should still be attempted
  584. */
  585. int sde_crtc_reset_hw(struct drm_crtc *crtc, struct drm_crtc_state *old_state,
  586. bool recovery_events);
  587. /**
  588. * sde_crtc_dump_fences - dump info for input fences of each crtc plane
  589. * @crtc: Pointer to DRM crtc instance
  590. */
  591. void sde_crtc_dump_fences(struct drm_crtc *crtc);
  592. /**
  593. * sde_crtc_is_fence_signaled - check if all fences have been signaled
  594. * @crtc: Pointer to DRM crtc instance
  595. * Returns: true if all fences are signaled, otherwise false.
  596. */
  597. bool sde_crtc_is_fence_signaled(struct drm_crtc *crtc);
  598. /**
  599. * sde_crtc_request_frame_reset - requests for next frame reset
  600. * @crtc: Pointer to drm crtc object
  601. * @encoder: Pointer to drm encoder object
  602. */
  603. static inline int sde_crtc_request_frame_reset(struct drm_crtc *crtc,
  604. struct drm_encoder *encoder)
  605. {
  606. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  607. if (test_bit(HW_FENCE_IN_FENCES_ENABLE, sde_crtc->hwfence_features_mask))
  608. sde_crtc_dump_fences(crtc);
  609. if (sde_crtc->frame_trigger_mode == FRAME_DONE_WAIT_POSTED_START ||
  610. !sde_encoder_is_dsi_display(encoder))
  611. sde_crtc_reset_hw(crtc, crtc->state, false);
  612. return 0;
  613. }
  614. /**
  615. * sde_crtc_get_mixer_resolution - Get the mixer resolution based on the features enabled.
  616. * Mixer width will be same as panel width(/2 for split) or src_width of
  617. * destination scaler or downscale-blur.
  618. * @drm_crtc: Pointer to drm crtc object
  619. * @crtc_state: Pointer to drm crtc state object
  620. * @mode: Pointer to drm display mode object
  621. * @width: Pointer to width object populated with mixer width by this function
  622. * @height: Pointer to height object populated with mixer height by this function
  623. */
  624. void sde_crtc_get_mixer_resolution(struct drm_crtc *sde_crtc, struct drm_crtc_state *crtc_state,
  625. struct drm_display_mode *mode, u32 *width, u32 *height);
  626. /**
  627. * sde_crtc_get_resolution - Get the crtc resolution based on the features enabled.
  628. * Crtc width will be same as panel width or (src_width of
  629. * destination scaler or downscale-blur) * num_blocks.
  630. * @drm_crtc: Pointer to drm crtc object
  631. * @crtc_state: Pointer to drm crtc state object
  632. * @mode: Pointer to drm display mode object
  633. * @width: Pointer to width object populated with crtc width by this function
  634. * @height: Pointer to height object populated with crtc height by this function
  635. */
  636. void sde_crtc_get_resolution(struct drm_crtc *sde_crtc, struct drm_crtc_state *crtc_state,
  637. struct drm_display_mode *mode, u32 *width, u32 *height);
  638. /**
  639. * sde_crtc_vblank - enable or disable vblanks for this crtc
  640. * @crtc: Pointer to drm crtc object
  641. * @en: true to enable vblanks, false to disable
  642. */
  643. int sde_crtc_vblank(struct drm_crtc *crtc, bool en);
  644. /**
  645. * sde_crtc_get_msm_mode - get msm_mode for a given crtc state
  646. * @c_state: Pointer to drm crtc state object
  647. * Returns: msm_display_mode corresponding to this crtc state, or NULL if none
  648. */
  649. struct msm_display_mode *sde_crtc_get_msm_mode(struct drm_crtc_state *c_state);
  650. /**
  651. * sde_crtc_commit_kickoff - trigger kickoff of the commit for this crtc
  652. * @crtc: Pointer to drm crtc object
  653. * @old_state: Pointer to drm crtc old state object
  654. */
  655. void sde_crtc_commit_kickoff(struct drm_crtc *crtc,
  656. struct drm_crtc_state *old_state);
  657. /**
  658. * sde_crtc_prepare_commit - callback to prepare for output fences
  659. * @crtc: Pointer to drm crtc object
  660. * @old_state: Pointer to drm crtc old state object
  661. */
  662. void sde_crtc_prepare_commit(struct drm_crtc *crtc,
  663. struct drm_crtc_state *old_state);
  664. /**
  665. * sde_crtc_complete_commit - callback signalling completion of current commit
  666. * @crtc: Pointer to drm crtc object
  667. * @old_state: Pointer to drm crtc old state object
  668. */
  669. void sde_crtc_complete_commit(struct drm_crtc *crtc,
  670. struct drm_crtc_state *old_state);
  671. /**
  672. * sde_crtc_init - create a new crtc object
  673. * @dev: sde device
  674. * @plane: base plane
  675. * @Return: new crtc object or error
  676. */
  677. struct drm_crtc *sde_crtc_init(struct drm_device *dev, struct drm_plane *plane);
  678. /**
  679. * sde_crtc_post_init - update crtc object with post initialization. It
  680. * can update the debugfs, sysfs, entires.
  681. * @dev: sde device
  682. * @crtc: Pointer to drm crtc structure
  683. */
  684. int sde_crtc_post_init(struct drm_device *dev, struct drm_crtc *crtc);
  685. /**
  686. * sde_crtc_complete_flip - complete flip for clients
  687. * @crtc: Pointer to drm crtc object
  688. * @file: client to cancel's file handle
  689. */
  690. void sde_crtc_complete_flip(struct drm_crtc *crtc, struct drm_file *file);
  691. /**
  692. * sde_crtc_register_custom_event - api for enabling/disabling crtc event
  693. * @kms: Pointer to sde_kms
  694. * @crtc_drm: Pointer to crtc object
  695. * @event: Event that client is interested
  696. * @en: Flag to enable/disable the event
  697. */
  698. int sde_crtc_register_custom_event(struct sde_kms *kms,
  699. struct drm_crtc *crtc_drm, u32 event, bool en);
  700. /**
  701. * sde_crtc_get_intf_mode - get interface mode of the given crtc
  702. * @crtc: Pointert to DRM crtc
  703. * @crtc: Pointert to DRM crtc_state
  704. */
  705. enum sde_intf_mode sde_crtc_get_intf_mode(struct drm_crtc *crtc,
  706. struct drm_crtc_state *cstate);
  707. /**
  708. * sde_crtc_get_fps_mode - get frame rate of the given crtc
  709. * @crtc: Pointert to crtc
  710. */
  711. u32 sde_crtc_get_fps_mode(struct drm_crtc *crtc);
  712. /**
  713. * sde_crtc_get_dfps_maxfps - get DFPS max fps of the given crtc
  714. * @crtc: Pointert to crtc
  715. */
  716. u32 sde_crtc_get_dfps_maxfps(struct drm_crtc *crtc);
  717. /**
  718. * sde_crtc_get_wb_usage_type - get writeback usage type
  719. * @crtc: Pointert to crtc
  720. */
  721. enum sde_wb_usage_type sde_crtc_get_wb_usage_type(struct drm_crtc *crtc);
  722. /**
  723. * sde_crtc_get_client_type - check the crtc type- rt, rsc_rt, etc.
  724. * @crtc: Pointer to crtc
  725. */
  726. static inline enum sde_crtc_client_type sde_crtc_get_client_type(
  727. struct drm_crtc *crtc)
  728. {
  729. struct sde_crtc_state *cstate =
  730. crtc ? to_sde_crtc_state(crtc->state) : NULL;
  731. if (!cstate)
  732. return RT_CLIENT;
  733. return cstate->rsc_client ? RT_RSC_CLIENT : RT_CLIENT;
  734. }
  735. /**
  736. * sde_crtc_is_rt_client - check if real-time client or not
  737. * @crtc: Pointer to DRM crtc
  738. * @crtc_state: Pointer to DRM crtc_state
  739. */
  740. static inline bool sde_crtc_is_rt_client(struct drm_crtc *crtc,
  741. struct drm_crtc_state *cstate)
  742. {
  743. if (!crtc || !cstate)
  744. return true;
  745. return (sde_crtc_get_intf_mode(crtc, cstate) != INTF_MODE_WB_LINE);
  746. }
  747. /**
  748. * sde_crtc_is_enabled - check if sde crtc is enabled or not
  749. * @crtc: Pointer to crtc
  750. */
  751. static inline bool sde_crtc_is_enabled(struct drm_crtc *crtc)
  752. {
  753. return crtc ? crtc->enabled : false;
  754. }
  755. static inline u32 sde_crtc_get_line_time(struct drm_crtc *crtc)
  756. {
  757. struct sde_crtc *sde_crtc;
  758. if (!crtc)
  759. return 0;
  760. sde_crtc = to_sde_crtc(crtc);
  761. return sde_crtc->line_time_in_ns;
  762. }
  763. /**
  764. * sde_crtc_is_reset_required - validate the reset request based on the
  765. * pm_suspend and crtc's active status. crtc's are left active
  766. * on pm_suspend during LP1/LP2 states, as the display is still
  767. * left ON. Avoid reset for the subsequent pm_resume in such cases.
  768. * @crtc: Pointer to crtc
  769. * return: false if in suspend state and crtc active, true otherwise
  770. */
  771. static inline bool sde_crtc_is_reset_required(struct drm_crtc *crtc)
  772. {
  773. /*
  774. * reset is required even when there is no crtc_state as it is required
  775. * to create the initial state object
  776. */
  777. if (!crtc || !crtc->state)
  778. return true;
  779. /* reset not required if crtc is active during suspend state */
  780. if (sde_kms_is_suspend_state(crtc->dev) && crtc->state->active)
  781. return false;
  782. return true;
  783. }
  784. /**
  785. * sde_crtc_event_queue - request event callback
  786. * @crtc: Pointer to drm crtc structure
  787. * @func: Pointer to callback function
  788. * @usr: Pointer to user data to be passed to callback
  789. * @color_processing_event: True if color processing event
  790. * Returns: Zero on success
  791. */
  792. int sde_crtc_event_queue(struct drm_crtc *crtc,
  793. void (*func)(struct drm_crtc *crtc, void *usr),
  794. void *usr, bool color_processing_event);
  795. /**
  796. * sde_crtc_get_crtc_roi - retrieve the crtc_roi from the given state object
  797. * used to allow the planes to adjust their final lm out_xy value in the
  798. * case of partial update
  799. * @crtc_state: Pointer to crtc state
  800. * @crtc_roi: Output pointer to crtc roi in the given state
  801. */
  802. void sde_crtc_get_crtc_roi(struct drm_crtc_state *state,
  803. const struct sde_rect **crtc_roi);
  804. /**
  805. * sde_crtc_is_crtc_roi_dirty - retrieve whether crtc_roi was updated this frame
  806. * Note: Only use during atomic_check since dirty properties may be popped
  807. * @crtc_state: Pointer to crtc state
  808. * Return: true if roi is dirty, false otherwise
  809. */
  810. bool sde_crtc_is_crtc_roi_dirty(struct drm_crtc_state *state);
  811. /** sde_crt_get_secure_level - retrieve the secure level from the give state
  812. * object, this is used to determine the secure state of the crtc
  813. * @crtc : Pointer to drm crtc structure
  814. * @usr: Pointer to drm crtc state
  815. * return: secure_level
  816. */
  817. static inline int sde_crtc_get_secure_level(struct drm_crtc *crtc,
  818. struct drm_crtc_state *state)
  819. {
  820. if (!crtc || !state)
  821. return -EINVAL;
  822. return sde_crtc_get_property(to_sde_crtc_state(state),
  823. CRTC_PROP_SECURITY_LEVEL);
  824. }
  825. /** sde_crtc_atomic_check_has_modeset - checks if the new_crtc_state in the
  826. * drm_atomic_state has a modeset
  827. * @state : pointer to drm_atomic_state
  828. * @crtc : Pointer to drm crtc structure
  829. * Returns true if crtc has modeset
  830. */
  831. static inline bool sde_crtc_atomic_check_has_modeset(
  832. struct drm_atomic_state *state, struct drm_crtc *crtc)
  833. {
  834. struct drm_crtc_state *crtc_state;
  835. if (!state || !crtc)
  836. return false;
  837. crtc_state = drm_atomic_get_new_crtc_state(state,
  838. crtc);
  839. return (crtc_state && drm_atomic_crtc_needs_modeset(crtc_state));
  840. }
  841. static inline bool sde_crtc_state_in_clone_mode(struct drm_encoder *encoder,
  842. struct drm_crtc_state *state)
  843. {
  844. struct sde_crtc_state *cstate;
  845. if (!state || !encoder)
  846. return false;
  847. cstate = to_sde_crtc_state(state);
  848. if (sde_encoder_in_clone_mode(encoder) ||
  849. (cstate->cwb_enc_mask & drm_encoder_mask(encoder)))
  850. return true;
  851. return false;
  852. }
  853. /**
  854. * sde_crtc_get_ds_io_res - populates the destination scaler src/dst w/h
  855. * @state: pointer to drm crtc state
  856. * @res: pointer to the output struct to populate the src/dst
  857. */
  858. static inline void sde_crtc_get_ds_io_res(struct drm_crtc_state *state, struct sde_io_res *res)
  859. {
  860. struct sde_crtc_state *cstate;
  861. int i;
  862. if (!state || !res)
  863. return;
  864. cstate = to_sde_crtc_state(state);
  865. memset(res, 0, sizeof(struct sde_io_res));
  866. for (i = 0; i < cstate->num_ds; i++) {
  867. if (cstate->ds_cfg[i].scl3_cfg.enable) {
  868. res->enabled = true;
  869. res->src_w += cstate->ds_cfg[i].lm_width;
  870. res->dst_w += cstate->ds_cfg[i].scl3_cfg.dst_width;
  871. res->src_h = cstate->ds_cfg[i].lm_height;
  872. res->dst_h = cstate->ds_cfg[i].scl3_cfg.dst_height;
  873. }
  874. }
  875. }
  876. /**
  877. * sde_crtc_get_secure_transition - determines the operations to be
  878. * performed before transitioning to secure state
  879. * This function should be called after swapping the new state
  880. * @crtc: Pointer to drm crtc structure
  881. * @old_crtc_state: Poniter to previous CRTC state
  882. * Returns the bitmask of operations need to be performed, -Error in
  883. * case of error cases
  884. */
  885. int sde_crtc_get_secure_transition_ops(struct drm_crtc *crtc,
  886. struct drm_crtc_state *old_crtc_state,
  887. bool old_valid_fb);
  888. /**
  889. * sde_crtc_find_plane_fb_modes - finds the modes of all planes attached
  890. * to crtc
  891. * @crtc: Pointer to DRM crtc object
  892. * @fb_ns: number of non secure planes
  893. * @fb_sec: number of secure-playback planes
  894. * @fb_sec_dir: number of secure-ui/secure-camera planes
  895. */
  896. int sde_crtc_find_plane_fb_modes(struct drm_crtc *crtc,
  897. uint32_t *fb_ns, uint32_t *fb_sec, uint32_t *fb_sec_dir);
  898. /**
  899. * sde_crtc_state_find_plane_fb_modes - finds the modes of all planes attached
  900. * to the crtc state
  901. * @crtc_state: Pointer to DRM crtc state object
  902. * @fb_ns: number of non secure planes
  903. * @fb_sec: number of secure-playback planes
  904. * @fb_sec_dir: number of secure-ui/secure-camera planes
  905. */
  906. int sde_crtc_state_find_plane_fb_modes(struct drm_crtc_state *state,
  907. uint32_t *fb_ns, uint32_t *fb_sec, uint32_t *fb_sec_dir);
  908. /**
  909. * sde_crtc_secure_ctrl - Initiates the transition between secure and
  910. * non-secure world
  911. * @crtc: Pointer to crtc
  912. * @post_commit: if this operation is triggered after commit
  913. */
  914. int sde_crtc_secure_ctrl(struct drm_crtc *crtc, bool post_commit);
  915. /**
  916. * sde_crtc_helper_reset_properties - reset properties to default values in the
  917. * given DRM CRTC state object
  918. * @crtc: Pointer to DRM crtc object
  919. * @crtc_state: Pointer to DRM crtc state object
  920. * Returns: 0 on success, negative errno on failure
  921. */
  922. int sde_crtc_helper_reset_custom_properties(struct drm_crtc *crtc,
  923. struct drm_crtc_state *crtc_state);
  924. /**
  925. * sde_crtc_timeline_status - current buffer timeline status
  926. * @crtc: Pointer to crtc
  927. */
  928. void sde_crtc_timeline_status(struct drm_crtc *crtc);
  929. /**
  930. * sde_crtc_update_cont_splash_settings - update mixer settings
  931. * during device bootup for cont_splash use case
  932. * @crtc: Pointer to drm crtc structure
  933. */
  934. void sde_crtc_update_cont_splash_settings(
  935. struct drm_crtc *crtc);
  936. /**
  937. * sde_crtc_set_qos_dirty - update plane dirty flag to include
  938. * QoS reprogramming which is required during fps switch
  939. * @crtc: Pointer to drm crtc structure
  940. */
  941. void sde_crtc_set_qos_dirty(struct drm_crtc *crtc);
  942. /**
  943. * sde_crtc_misr_setup - to configure and enable/disable MISR
  944. * @crtc: Pointer to drm crtc structure
  945. * @enable: boolean to indicate enable/disable misr
  946. * @frame_count: frame_count to be configured
  947. */
  948. void sde_crtc_misr_setup(struct drm_crtc *crtc, bool enable, u32 frame_count);
  949. /**
  950. * sde_crtc_get_misr_info - to configure and enable/disable MISR
  951. * @crtc: Pointer to drm crtc structure
  952. * @crtc_misr_info: Pointer to crtc misr info structure
  953. */
  954. void sde_crtc_get_misr_info(struct drm_crtc *crtc,
  955. struct sde_crtc_misr_info *crtc_misr_info);
  956. /**
  957. * sde_crtc_set_bpp - set src and target bpp values
  958. * @sde_crtc: Pointer to sde crtc struct
  959. * @src_bpp: source bpp value to be stored
  960. * @target_bpp: target value to be stored
  961. */
  962. static inline void sde_crtc_set_bpp(struct sde_crtc *sde_crtc, int src_bpp,
  963. int target_bpp)
  964. {
  965. sde_crtc->src_bpp = src_bpp;
  966. sde_crtc->target_bpp = target_bpp;
  967. }
  968. /**
  969. * sde_crtc_static_img_control - transition static img cache state
  970. * @crtc: Pointer to drm crtc structure
  971. * @state: cache state to transition to
  972. * @is_vidmode: if encoder is video mode
  973. */
  974. void sde_crtc_static_img_control(struct drm_crtc *crtc,
  975. enum sde_sys_cache_state state, bool is_vidmode);
  976. /**
  977. * sde_crtc_static_cache_read_kickoff - kickoff cache read work
  978. * @crtc: Pointer to drm crtc structure
  979. */
  980. void sde_crtc_static_cache_read_kickoff(struct drm_crtc *crtc);
  981. /**
  982. * sde_crtc_get_num_datapath - get the number of datapath active
  983. * of primary connector
  984. * @crtc: Pointer to DRM crtc object
  985. * @connector: Pointer to DRM connector object of WB in CWB case
  986. * @crtc_state: Pointer to DRM crtc state
  987. */
  988. int sde_crtc_get_num_datapath(struct drm_crtc *crtc,
  989. struct drm_connector *connector, struct drm_crtc_state *crtc_state);
  990. /**
  991. * sde_crtc_reset_sw_state - reset dirty proerties on crtc and
  992. * planes attached to the crtc
  993. * @crtc: Pointer to DRM crtc object
  994. */
  995. void sde_crtc_reset_sw_state(struct drm_crtc *crtc);
  996. /**
  997. * sde_crtc_disable_cp_features - api to disable cp features that depend on planes being active.
  998. * Encoder disables the planes during suspend and calls this api for the crtc to disable
  999. * any features that require planes to be active
  1000. * @crtc: Pointer to DRM crtc object
  1001. */
  1002. void sde_crtc_disable_cp_features(struct drm_crtc *crtc);
  1003. /*
  1004. * _sde_crtc_clear_dim_layers_v1 - clear all dim layer settings
  1005. * @cstate: Pointer to drm crtc state
  1006. */
  1007. void _sde_crtc_clear_dim_layers_v1(struct drm_crtc_state *state);
  1008. /**
  1009. * sde_crtc_cancel_delayed_work - cancel any pending work items for a given crtc
  1010. * @crtc: Pointer to DRM crtc object
  1011. */
  1012. void sde_crtc_cancel_delayed_work(struct drm_crtc *crtc);
  1013. /*
  1014. * sde_crtc_get_src_encoder_of_clone- find source encoder of a clone mode encoder
  1015. * @cstate: Pointer to DRM crtc object
  1016. */
  1017. struct drm_encoder *sde_crtc_get_src_encoder_of_clone(struct drm_crtc *crtc);
  1018. /*
  1019. * _sde_crtc_vm_release_notify- send event to usermode on vm release
  1020. */
  1021. void _sde_crtc_vm_release_notify(struct drm_crtc *crtc);
  1022. /*
  1023. * sde_crtc_is_line_insertion_supported - get lineinsertion
  1024. * feature bit value from panel
  1025. * @drm_crtc: Pointer to drm crtc structure
  1026. * @Return: line insertion support status
  1027. */
  1028. bool sde_crtc_is_line_insertion_supported(struct drm_crtc *crtc);
  1029. /**
  1030. * sde_crtc_calc_vpadding_param - calculate vpadding parameters
  1031. * @state: Pointer to DRM crtc state object
  1032. * @crtc_y: Plane's CRTC_Y offset
  1033. * @crtc_h: Plane's CRTC_H size
  1034. * @padding_y: Padding Y offset
  1035. * @padding_start: Padding start offset
  1036. * @padding_height: Padding height in total
  1037. */
  1038. void sde_crtc_calc_vpadding_param(struct drm_crtc_state *state, u32 crtc_y, u32 crtc_h,
  1039. u32 *padding_y, u32 *padding_start, u32 *padding_height);
  1040. #endif /* _SDE_CRTC_H_ */