
Update the voltage swing and pre-emphasis settings based on the latest hardware programming guide. Change-Id: If90db2833aba2bd0613276eff22f850bf34859e5 Signed-off-by: Tatenda Chipeperekwa <tatendac@codeaurora.org>
362 sor
9.5 KiB
C
362 sor
9.5 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2017-2020, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
|
|
#include "dp_catalog.h"
|
|
#include "dp_reg.h"
|
|
#include "dp_debug.h"
|
|
|
|
#define dp_catalog_get_priv_v420(x) ({ \
|
|
struct dp_catalog *catalog; \
|
|
catalog = container_of(x, struct dp_catalog, x); \
|
|
container_of(catalog->sub, \
|
|
struct dp_catalog_private_v420, sub); \
|
|
})
|
|
|
|
#define dp_read(x) ({ \
|
|
catalog->sub.read(catalog->dpc, io_data, x); \
|
|
})
|
|
|
|
#define dp_write(x, y) ({ \
|
|
catalog->sub.write(catalog->dpc, io_data, x, y); \
|
|
})
|
|
|
|
#define MAX_VOLTAGE_LEVELS 4
|
|
#define MAX_PRE_EMP_LEVELS 4
|
|
|
|
static u8 const vm_pre_emphasis[MAX_VOLTAGE_LEVELS][MAX_PRE_EMP_LEVELS] = {
|
|
{0x00, 0x0E, 0x16, 0xFF}, /* pe0, 0 db */
|
|
{0x00, 0x0E, 0x16, 0xFF}, /* pe1, 3.5 db */
|
|
{0x00, 0x0E, 0xFF, 0xFF}, /* pe2, 6.0 db */
|
|
{0xFF, 0xFF, 0xFF, 0xFF} /* pe3, 9.5 db */
|
|
};
|
|
|
|
/* voltage swing, 0.2v and 1.0v are not support */
|
|
static u8 const vm_voltage_swing[MAX_VOLTAGE_LEVELS][MAX_PRE_EMP_LEVELS] = {
|
|
{0x07, 0x0F, 0x16, 0xFF}, /* sw0, 0.4v */
|
|
{0x11, 0x1E, 0x1F, 0xFF}, /* sw1, 0.6 v */
|
|
{0x1A, 0x1F, 0xFF, 0xFF}, /* sw1, 0.8 v */
|
|
{0xFF, 0xFF, 0xFF, 0xFF} /* sw1, 1.2 v, optional */
|
|
};
|
|
|
|
static u8 const dp_pre_emp_hbr2_hbr3[MAX_VOLTAGE_LEVELS][MAX_PRE_EMP_LEVELS] = {
|
|
{0x00, 0x0C, 0x15, 0x1B}, /* pe0, 0 db */
|
|
{0x02, 0x0E, 0x16, 0xFF}, /* pe1, 3.5 db */
|
|
{0x02, 0x11, 0xFF, 0xFF}, /* pe2, 6.0 db */
|
|
{0x04, 0xFF, 0xFF, 0xFF} /* pe3, 9.5 db */
|
|
};
|
|
|
|
static u8 const dp_swing_hbr2_hbr3[MAX_VOLTAGE_LEVELS][MAX_PRE_EMP_LEVELS] = {
|
|
{0x02, 0x12, 0x16, 0x1A}, /* sw0, 0.4v */
|
|
{0x09, 0x19, 0x1F, 0xFF}, /* sw1, 0.6v */
|
|
{0x10, 0x1F, 0xFF, 0xFF}, /* sw1, 0.8v */
|
|
{0x1F, 0xFF, 0xFF, 0xFF} /* sw1, 1.2v */
|
|
};
|
|
|
|
static u8 const dp_pre_emp_hbr_rbr[MAX_VOLTAGE_LEVELS][MAX_PRE_EMP_LEVELS] = {
|
|
{0x00, 0x0E, 0x15, 0x1B}, /* pe0, 0 db */
|
|
{0x00, 0x0E, 0x15, 0xFF}, /* pe1, 3.5 db */
|
|
{0x00, 0x0E, 0xFF, 0xFF}, /* pe2, 6.0 db */
|
|
{0x04, 0xFF, 0xFF, 0xFF} /* pe3, 9.5 db */
|
|
};
|
|
|
|
static u8 const dp_swing_hbr_rbr[MAX_VOLTAGE_LEVELS][MAX_PRE_EMP_LEVELS] = {
|
|
{0x08, 0x0F, 0x16, 0x1F}, /* sw0, 0.4v */
|
|
{0x11, 0x1E, 0x1F, 0xFF}, /* sw1, 0.6v */
|
|
{0x16, 0x1F, 0xFF, 0xFF}, /* sw1, 0.8v */
|
|
{0x1F, 0xFF, 0xFF, 0xFF} /* sw1, 1.2v */
|
|
};
|
|
|
|
struct dp_catalog_private_v420 {
|
|
struct device *dev;
|
|
struct dp_catalog_sub sub;
|
|
struct dp_catalog_io *io;
|
|
struct dp_catalog *dpc;
|
|
};
|
|
|
|
static void dp_catalog_aux_setup_v420(struct dp_catalog_aux *aux,
|
|
struct dp_aux_cfg *cfg)
|
|
{
|
|
struct dp_catalog_private_v420 *catalog;
|
|
struct dp_io_data *io_data;
|
|
int i = 0;
|
|
|
|
if (!aux || !cfg) {
|
|
DP_ERR("invalid input\n");
|
|
return;
|
|
}
|
|
|
|
catalog = dp_catalog_get_priv_v420(aux);
|
|
|
|
io_data = catalog->io->dp_phy;
|
|
dp_write(DP_PHY_PD_CTL, 0x67);
|
|
wmb(); /* make sure PD programming happened */
|
|
|
|
/* Turn on BIAS current for PHY/PLL */
|
|
io_data = catalog->io->dp_pll;
|
|
dp_write(QSERDES_COM_BIAS_EN_CLKBUFLR_EN, 0x17);
|
|
wmb(); /* make sure BIAS programming happened */
|
|
|
|
io_data = catalog->io->dp_phy;
|
|
/* DP AUX CFG register programming */
|
|
for (i = 0; i < PHY_AUX_CFG_MAX; i++) {
|
|
DP_DEBUG("%s: offset=0x%08x, value=0x%08x\n",
|
|
dp_phy_aux_config_type_to_string(i),
|
|
cfg[i].offset, cfg[i].lut[cfg[i].current_index]);
|
|
dp_write(cfg[i].offset, cfg[i].lut[cfg[i].current_index]);
|
|
}
|
|
wmb(); /* make sure DP AUX CFG programming happened */
|
|
|
|
dp_write(DP_PHY_AUX_INTERRUPT_MASK_V420, 0x1F);
|
|
}
|
|
|
|
static void dp_catalog_aux_clear_hw_int_v420(struct dp_catalog_aux *aux)
|
|
{
|
|
struct dp_catalog_private_v420 *catalog;
|
|
struct dp_io_data *io_data;
|
|
u32 data = 0;
|
|
|
|
if (!aux) {
|
|
DP_ERR("invalid input\n");
|
|
return;
|
|
}
|
|
|
|
catalog = dp_catalog_get_priv_v420(aux);
|
|
io_data = catalog->io->dp_phy;
|
|
|
|
data = dp_read(DP_PHY_AUX_INTERRUPT_STATUS_V420);
|
|
|
|
dp_write(DP_PHY_AUX_INTERRUPT_CLEAR_V420, 0x1f);
|
|
wmb(); /* make sure 0x1f is written before next write */
|
|
|
|
dp_write(DP_PHY_AUX_INTERRUPT_CLEAR_V420, 0x9f);
|
|
wmb(); /* make sure 0x9f is written before next write */
|
|
|
|
dp_write(DP_PHY_AUX_INTERRUPT_CLEAR_V420, 0);
|
|
wmb(); /* make sure register is cleared */
|
|
}
|
|
|
|
static void dp_catalog_panel_config_msa_v420(struct dp_catalog_panel *panel,
|
|
u32 rate, u32 stream_rate_khz)
|
|
{
|
|
u32 pixel_m, pixel_n;
|
|
u32 mvid, nvid, reg_off = 0, mvid_off = 0, nvid_off = 0;
|
|
u32 const nvid_fixed = 0x8000;
|
|
u32 const link_rate_hbr2 = 540000;
|
|
u32 const link_rate_hbr3 = 810000;
|
|
struct dp_catalog_private_v420 *catalog;
|
|
struct dp_io_data *io_data;
|
|
|
|
if (!panel || !rate) {
|
|
DP_ERR("invalid input\n");
|
|
return;
|
|
}
|
|
|
|
if (panel->stream_id >= DP_STREAM_MAX) {
|
|
DP_ERR("invalid stream id:%d\n", panel->stream_id);
|
|
return;
|
|
}
|
|
|
|
catalog = dp_catalog_get_priv_v420(panel);
|
|
io_data = catalog->io->dp_mmss_cc;
|
|
|
|
if (panel->stream_id == DP_STREAM_1)
|
|
reg_off = MMSS_DP_PIXEL1_M_V420 - MMSS_DP_PIXEL_M_V420;
|
|
|
|
pixel_m = dp_read(MMSS_DP_PIXEL_M_V420 + reg_off);
|
|
pixel_n = dp_read(MMSS_DP_PIXEL_N_V420 + reg_off);
|
|
DP_DEBUG("pixel_m=0x%x, pixel_n=0x%x\n", pixel_m, pixel_n);
|
|
|
|
mvid = (pixel_m & 0xFFFF) * 5;
|
|
nvid = (0xFFFF & (~pixel_n)) + (pixel_m & 0xFFFF);
|
|
|
|
if (nvid < nvid_fixed) {
|
|
u32 temp;
|
|
|
|
temp = (nvid_fixed / nvid) * nvid;
|
|
mvid = (nvid_fixed / nvid) * mvid;
|
|
nvid = temp;
|
|
}
|
|
|
|
DP_DEBUG("rate = %d\n", rate);
|
|
|
|
if (panel->widebus_en)
|
|
mvid <<= 1;
|
|
|
|
if (link_rate_hbr2 == rate)
|
|
nvid *= 2;
|
|
|
|
if (link_rate_hbr3 == rate)
|
|
nvid *= 3;
|
|
|
|
io_data = catalog->io->dp_link;
|
|
|
|
if (panel->stream_id == DP_STREAM_1) {
|
|
mvid_off = DP1_SOFTWARE_MVID - DP_SOFTWARE_MVID;
|
|
nvid_off = DP1_SOFTWARE_NVID - DP_SOFTWARE_NVID;
|
|
}
|
|
|
|
DP_DEBUG("mvid=0x%x, nvid=0x%x\n", mvid, nvid);
|
|
dp_write(DP_SOFTWARE_MVID + mvid_off, mvid);
|
|
dp_write(DP_SOFTWARE_NVID + nvid_off, nvid);
|
|
}
|
|
|
|
static void dp_catalog_ctrl_phy_lane_cfg_v420(struct dp_catalog_ctrl *ctrl,
|
|
bool flipped, u8 ln_cnt)
|
|
{
|
|
u32 info = 0x0;
|
|
struct dp_catalog_private_v420 *catalog;
|
|
struct dp_io_data *io_data;
|
|
u8 orientation = BIT(!!flipped);
|
|
|
|
if (!ctrl) {
|
|
DP_ERR("invalid input\n");
|
|
return;
|
|
}
|
|
|
|
catalog = dp_catalog_get_priv_v420(ctrl);
|
|
io_data = catalog->io->dp_phy;
|
|
|
|
info |= (ln_cnt & 0x0F);
|
|
info |= ((orientation & 0x0F) << 4);
|
|
DP_DEBUG("Shared Info = 0x%x\n", info);
|
|
|
|
dp_write(DP_PHY_SPARE0_V420, info);
|
|
}
|
|
|
|
static void dp_catalog_ctrl_update_vx_px_v420(struct dp_catalog_ctrl *ctrl,
|
|
u8 v_level, u8 p_level, bool high)
|
|
{
|
|
struct dp_catalog_private_v420 *catalog;
|
|
struct dp_io_data *io_data;
|
|
u8 value0, value1;
|
|
u32 version;
|
|
|
|
if (!ctrl || !((v_level < MAX_VOLTAGE_LEVELS)
|
|
&& (p_level < MAX_PRE_EMP_LEVELS))) {
|
|
DP_ERR("invalid input\n");
|
|
return;
|
|
}
|
|
|
|
DP_DEBUG("hw: v=%d p=%d, high=%d\n", v_level, p_level, high);
|
|
|
|
catalog = dp_catalog_get_priv_v420(ctrl);
|
|
|
|
io_data = catalog->io->dp_ahb;
|
|
version = dp_read(DP_HW_VERSION);
|
|
|
|
/*
|
|
* For DP controller versions 1.2.3 and 1.2.4
|
|
*/
|
|
if ((version == 0x10020003) || (version == 0x10020004)) {
|
|
if (high) {
|
|
value0 = dp_swing_hbr2_hbr3[v_level][p_level];
|
|
value1 = dp_pre_emp_hbr2_hbr3[v_level][p_level];
|
|
} else {
|
|
value0 = dp_swing_hbr_rbr[v_level][p_level];
|
|
value1 = dp_pre_emp_hbr_rbr[v_level][p_level];
|
|
}
|
|
} else {
|
|
value0 = vm_voltage_swing[v_level][p_level];
|
|
value1 = vm_pre_emphasis[v_level][p_level];
|
|
}
|
|
|
|
/* program default setting first */
|
|
io_data = catalog->io->dp_ln_tx0;
|
|
dp_write(TXn_TX_DRV_LVL_V420, 0x2A);
|
|
dp_write(TXn_TX_EMP_POST1_LVL, 0x20);
|
|
|
|
io_data = catalog->io->dp_ln_tx1;
|
|
dp_write(TXn_TX_DRV_LVL_V420, 0x2A);
|
|
dp_write(TXn_TX_EMP_POST1_LVL, 0x20);
|
|
|
|
/* Enable MUX to use Cursor values from these registers */
|
|
value0 |= BIT(5);
|
|
value1 |= BIT(5);
|
|
|
|
/* Configure host and panel only if both values are allowed */
|
|
if (value0 != 0xFF && value1 != 0xFF) {
|
|
io_data = catalog->io->dp_ln_tx0;
|
|
dp_write(TXn_TX_DRV_LVL_V420, value0);
|
|
dp_write(TXn_TX_EMP_POST1_LVL, value1);
|
|
|
|
io_data = catalog->io->dp_ln_tx1;
|
|
dp_write(TXn_TX_DRV_LVL_V420, value0);
|
|
dp_write(TXn_TX_EMP_POST1_LVL, value1);
|
|
|
|
DP_DEBUG("hw: vx_value=0x%x px_value=0x%x\n",
|
|
value0, value1);
|
|
} else {
|
|
DP_ERR("invalid vx (0x%x=0x%x), px (0x%x=0x%x\n",
|
|
v_level, value0, p_level, value1);
|
|
}
|
|
}
|
|
|
|
static void dp_catalog_ctrl_lane_pnswap_v420(struct dp_catalog_ctrl *ctrl,
|
|
u8 ln_pnswap)
|
|
{
|
|
struct dp_catalog_private_v420 *catalog;
|
|
struct dp_io_data *io_data;
|
|
u32 cfg0, cfg1;
|
|
|
|
catalog = dp_catalog_get_priv_v420(ctrl);
|
|
|
|
cfg0 = 0x0a;
|
|
cfg1 = 0x0a;
|
|
|
|
cfg0 |= ((ln_pnswap >> 0) & 0x1) << 0;
|
|
cfg0 |= ((ln_pnswap >> 1) & 0x1) << 2;
|
|
cfg1 |= ((ln_pnswap >> 2) & 0x1) << 0;
|
|
cfg1 |= ((ln_pnswap >> 3) & 0x1) << 2;
|
|
|
|
io_data = catalog->io->dp_ln_tx0;
|
|
dp_write(TXn_TX_POL_INV_V420, cfg0);
|
|
|
|
io_data = catalog->io->dp_ln_tx1;
|
|
dp_write(TXn_TX_POL_INV_V420, cfg1);
|
|
}
|
|
|
|
static void dp_catalog_put_v420(struct dp_catalog *catalog)
|
|
{
|
|
struct dp_catalog_private_v420 *catalog_priv;
|
|
|
|
if (!catalog)
|
|
return;
|
|
|
|
catalog_priv = container_of(catalog->sub,
|
|
struct dp_catalog_private_v420, sub);
|
|
devm_kfree(catalog_priv->dev, catalog_priv);
|
|
}
|
|
|
|
struct dp_catalog_sub *dp_catalog_get_v420(struct device *dev,
|
|
struct dp_catalog *catalog, struct dp_catalog_io *io)
|
|
{
|
|
struct dp_catalog_private_v420 *catalog_priv;
|
|
|
|
if (!dev || !catalog) {
|
|
DP_ERR("invalid input\n");
|
|
return ERR_PTR(-EINVAL);
|
|
}
|
|
|
|
catalog_priv = devm_kzalloc(dev, sizeof(*catalog_priv), GFP_KERNEL);
|
|
if (!catalog_priv)
|
|
return ERR_PTR(-ENOMEM);
|
|
|
|
catalog_priv->dev = dev;
|
|
catalog_priv->io = io;
|
|
catalog_priv->dpc = catalog;
|
|
|
|
catalog_priv->sub.put = dp_catalog_put_v420;
|
|
|
|
catalog->aux.setup = dp_catalog_aux_setup_v420;
|
|
catalog->aux.clear_hw_interrupts = dp_catalog_aux_clear_hw_int_v420;
|
|
catalog->panel.config_msa = dp_catalog_panel_config_msa_v420;
|
|
catalog->ctrl.phy_lane_cfg = dp_catalog_ctrl_phy_lane_cfg_v420;
|
|
catalog->ctrl.update_vx_px = dp_catalog_ctrl_update_vx_px_v420;
|
|
catalog->ctrl.lane_pnswap = dp_catalog_ctrl_lane_pnswap_v420;
|
|
|
|
return &catalog_priv->sub;
|
|
}
|