dp_main.c 293 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095100961009710098100991010010101101021010310104101051010610107101081010910110101111011210113101141011510116101171011810119101201012110122101231012410125101261012710128101291013010131101321013310134101351013610137101381013910140101411014210143101441014510146101471014810149101501015110152101531015410155101561015710158101591016010161101621016310164101651016610167101681016910170101711017210173101741017510176101771017810179101801018110182101831018410185101861018710188101891019010191101921019310194101951019610197101981019910200102011020210203102041020510206102071020810209102101021110212102131021410215102161021710218102191022010221102221022310224102251022610227102281022910230102311023210233102341023510236102371023810239102401024110242102431024410245102461024710248102491025010251102521025310254102551025610257102581025910260102611026210263102641026510266102671026810269102701027110272102731027410275102761027710278102791028010281102821028310284102851028610287102881028910290102911029210293102941029510296102971029810299103001030110302103031030410305103061030710308103091031010311103121031310314103151031610317103181031910320103211032210323103241032510326103271032810329103301033110332103331033410335103361033710338103391034010341103421034310344103451034610347103481034910350103511035210353103541035510356103571035810359103601036110362103631036410365103661036710368103691037010371103721037310374103751037610377103781037910380103811038210383103841038510386103871038810389103901039110392103931039410395103961039710398103991040010401104021040310404104051040610407104081040910410104111041210413104141041510416104171041810419104201042110422104231042410425104261042710428104291043010431104321043310434104351043610437104381043910440104411044210443104441044510446104471044810449104501045110452104531045410455104561045710458104591046010461104621046310464104651046610467104681046910470104711047210473104741047510476104771047810479104801048110482104831048410485104861048710488104891049010491104921049310494104951049610497104981049910500105011050210503105041050510506105071050810509105101051110512105131051410515105161051710518105191052010521105221052310524105251052610527105281052910530105311053210533105341053510536105371053810539105401054110542105431054410545105461054710548105491055010551105521055310554105551055610557105581055910560105611056210563105641056510566105671056810569105701057110572105731057410575105761057710578105791058010581105821058310584105851058610587105881058910590105911059210593105941059510596105971059810599106001060110602106031060410605106061060710608106091061010611106121061310614106151061610617106181061910620106211062210623106241062510626106271062810629106301063110632106331063410635106361063710638106391064010641106421064310644106451064610647106481064910650106511065210653106541065510656106571065810659106601066110662106631066410665106661066710668106691067010671106721067310674106751067610677106781067910680106811068210683106841068510686106871068810689106901069110692106931069410695106961069710698106991070010701107021070310704107051070610707107081070910710107111071210713107141071510716107171071810719107201072110722107231072410725107261072710728107291073010731107321073310734107351073610737107381073910740107411074210743107441074510746107471074810749107501075110752107531075410755107561075710758107591076010761107621076310764107651076610767107681076910770107711077210773107741077510776107771077810779107801078110782107831078410785107861078710788107891079010791107921079310794
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #ifdef DP_RATETABLE_SUPPORT
  36. #include "dp_ratetable.h"
  37. #endif
  38. #include <cdp_txrx_handle.h>
  39. #include <wlan_cfg.h>
  40. #include "cdp_txrx_cmn_struct.h"
  41. #include "cdp_txrx_stats_struct.h"
  42. #include "cdp_txrx_cmn_reg.h"
  43. #include <qdf_util.h>
  44. #include "dp_peer.h"
  45. #include "dp_rx_mon.h"
  46. #include "htt_stats.h"
  47. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  48. #include "cfg_ucfg_api.h"
  49. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  50. #include "cdp_txrx_flow_ctrl_v2.h"
  51. #else
  52. static inline void
  53. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  54. {
  55. return;
  56. }
  57. #endif
  58. #include "dp_ipa.h"
  59. #include "dp_cal_client_api.h"
  60. #ifdef CONFIG_MCL
  61. extern int con_mode_monitor;
  62. #ifndef REMOVE_PKT_LOG
  63. #include <pktlog_ac_api.h>
  64. #include <pktlog_ac.h>
  65. #endif
  66. #endif
  67. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  68. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  69. static struct dp_soc *
  70. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  71. struct ol_if_ops *ol_ops, uint16_t device_id);
  72. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  73. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  74. uint8_t *peer_mac_addr,
  75. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  76. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  77. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  78. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  79. #ifdef ENABLE_VERBOSE_DEBUG
  80. bool is_dp_verbose_debug_enabled;
  81. #endif
  82. #define DP_INTR_POLL_TIMER_MS 10
  83. /* Generic AST entry aging timer value */
  84. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  85. /* WDS AST entry aging timer value */
  86. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  87. #define DP_WDS_AST_AGING_TIMER_CNT \
  88. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  89. #define DP_MCS_LENGTH (6*MAX_MCS)
  90. #define DP_NSS_LENGTH (6*SS_COUNT)
  91. #define DP_MU_GROUP_SHOW 16
  92. #define DP_MU_GROUP_LENGTH (6 * DP_MU_GROUP_SHOW)
  93. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  94. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  95. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  96. #define DP_MAX_MCS_STRING_LEN 30
  97. #define DP_CURR_FW_STATS_AVAIL 19
  98. #define DP_HTT_DBG_EXT_STATS_MAX 256
  99. #define DP_MAX_SLEEP_TIME 100
  100. #ifndef QCA_WIFI_3_0_EMU
  101. #define SUSPEND_DRAIN_WAIT 500
  102. #else
  103. #define SUSPEND_DRAIN_WAIT 3000
  104. #endif
  105. #ifdef IPA_OFFLOAD
  106. /* Exclude IPA rings from the interrupt context */
  107. #define TX_RING_MASK_VAL 0xb
  108. #define RX_RING_MASK_VAL 0x7
  109. #else
  110. #define TX_RING_MASK_VAL 0xF
  111. #define RX_RING_MASK_VAL 0xF
  112. #endif
  113. #define STR_MAXLEN 64
  114. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  115. /* PPDU stats mask sent to FW to enable enhanced stats */
  116. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  117. /* PPDU stats mask sent to FW to support debug sniffer feature */
  118. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  119. /* PPDU stats mask sent to FW to support BPR feature*/
  120. #define DP_PPDU_STATS_CFG_BPR 0x2000
  121. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  122. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  123. DP_PPDU_STATS_CFG_ENH_STATS)
  124. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  125. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  126. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  127. #define RNG_ERR "SRNG setup failed for"
  128. /**
  129. * default_dscp_tid_map - Default DSCP-TID mapping
  130. *
  131. * DSCP TID
  132. * 000000 0
  133. * 001000 1
  134. * 010000 2
  135. * 011000 3
  136. * 100000 4
  137. * 101000 5
  138. * 110000 6
  139. * 111000 7
  140. */
  141. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  142. 0, 0, 0, 0, 0, 0, 0, 0,
  143. 1, 1, 1, 1, 1, 1, 1, 1,
  144. 2, 2, 2, 2, 2, 2, 2, 2,
  145. 3, 3, 3, 3, 3, 3, 3, 3,
  146. 4, 4, 4, 4, 4, 4, 4, 4,
  147. 5, 5, 5, 5, 5, 5, 5, 5,
  148. 6, 6, 6, 6, 6, 6, 6, 6,
  149. 7, 7, 7, 7, 7, 7, 7, 7,
  150. };
  151. /**
  152. * default_pcp_tid_map - Default PCP-TID mapping
  153. *
  154. * PCP TID
  155. * 000 0
  156. * 001 1
  157. * 010 2
  158. * 011 3
  159. * 100 4
  160. * 101 5
  161. * 110 6
  162. * 111 7
  163. */
  164. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  165. 0, 1, 2, 3, 4, 5, 6, 7,
  166. };
  167. /*
  168. * struct dp_rate_debug
  169. *
  170. * @mcs_type: print string for a given mcs
  171. * @valid: valid mcs rate?
  172. */
  173. struct dp_rate_debug {
  174. char mcs_type[DP_MAX_MCS_STRING_LEN];
  175. uint8_t valid;
  176. };
  177. #define MCS_VALID 1
  178. #define MCS_INVALID 0
  179. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  180. {
  181. {"OFDM 48 Mbps", MCS_VALID},
  182. {"OFDM 24 Mbps", MCS_VALID},
  183. {"OFDM 12 Mbps", MCS_VALID},
  184. {"OFDM 6 Mbps ", MCS_VALID},
  185. {"OFDM 54 Mbps", MCS_VALID},
  186. {"OFDM 36 Mbps", MCS_VALID},
  187. {"OFDM 18 Mbps", MCS_VALID},
  188. {"OFDM 9 Mbps ", MCS_VALID},
  189. {"INVALID ", MCS_INVALID},
  190. {"INVALID ", MCS_INVALID},
  191. {"INVALID ", MCS_INVALID},
  192. {"INVALID ", MCS_INVALID},
  193. {"INVALID ", MCS_VALID},
  194. },
  195. {
  196. {"CCK 11 Mbps Long ", MCS_VALID},
  197. {"CCK 5.5 Mbps Long ", MCS_VALID},
  198. {"CCK 2 Mbps Long ", MCS_VALID},
  199. {"CCK 1 Mbps Long ", MCS_VALID},
  200. {"CCK 11 Mbps Short ", MCS_VALID},
  201. {"CCK 5.5 Mbps Short", MCS_VALID},
  202. {"CCK 2 Mbps Short ", MCS_VALID},
  203. {"INVALID ", MCS_INVALID},
  204. {"INVALID ", MCS_INVALID},
  205. {"INVALID ", MCS_INVALID},
  206. {"INVALID ", MCS_INVALID},
  207. {"INVALID ", MCS_INVALID},
  208. {"INVALID ", MCS_VALID},
  209. },
  210. {
  211. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  212. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  213. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  214. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  215. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  216. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  217. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  218. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  219. {"INVALID ", MCS_INVALID},
  220. {"INVALID ", MCS_INVALID},
  221. {"INVALID ", MCS_INVALID},
  222. {"INVALID ", MCS_INVALID},
  223. {"INVALID ", MCS_VALID},
  224. },
  225. {
  226. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  227. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  228. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  229. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  230. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  231. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  232. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  233. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  234. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  235. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  236. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  237. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  238. {"INVALID ", MCS_VALID},
  239. },
  240. {
  241. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  242. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  243. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  244. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  245. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  246. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  247. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  248. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  249. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  250. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  251. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  252. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  253. {"INVALID ", MCS_VALID},
  254. }
  255. };
  256. /**
  257. * dp_cpu_ring_map_type - dp tx cpu ring map
  258. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  259. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  260. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  261. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  262. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  263. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  264. */
  265. enum dp_cpu_ring_map_types {
  266. DP_NSS_DEFAULT_MAP,
  267. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  268. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  269. DP_NSS_DBDC_OFFLOADED_MAP,
  270. DP_NSS_DBTC_OFFLOADED_MAP,
  271. DP_NSS_CPU_RING_MAP_MAX
  272. };
  273. /**
  274. * @brief Cpu to tx ring map
  275. */
  276. #ifdef CONFIG_WIN
  277. static uint8_t
  278. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  279. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  280. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  281. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  282. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  283. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  284. };
  285. #else
  286. static uint8_t
  287. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  288. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  289. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  290. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  291. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  292. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  293. };
  294. #endif
  295. /**
  296. * @brief Select the type of statistics
  297. */
  298. enum dp_stats_type {
  299. STATS_FW = 0,
  300. STATS_HOST = 1,
  301. STATS_TYPE_MAX = 2,
  302. };
  303. /**
  304. * @brief General Firmware statistics options
  305. *
  306. */
  307. enum dp_fw_stats {
  308. TXRX_FW_STATS_INVALID = -1,
  309. };
  310. /**
  311. * dp_stats_mapping_table - Firmware and Host statistics
  312. * currently supported
  313. */
  314. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  315. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  316. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  317. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  318. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  319. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  320. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  321. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  322. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  323. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  324. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  325. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  326. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  327. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  328. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  329. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  330. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  331. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  332. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  333. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  334. /* Last ENUM for HTT FW STATS */
  335. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  336. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  337. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  338. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  339. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  340. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  341. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  342. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  343. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  344. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  345. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  346. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  347. };
  348. /* MCL specific functions */
  349. #ifdef CONFIG_MCL
  350. /**
  351. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  352. * @soc: pointer to dp_soc handle
  353. * @intr_ctx_num: interrupt context number for which mon mask is needed
  354. *
  355. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  356. * This function is returning 0, since in interrupt mode(softirq based RX),
  357. * we donot want to process monitor mode rings in a softirq.
  358. *
  359. * So, in case packet log is enabled for SAP/STA/P2P modes,
  360. * regular interrupt processing will not process monitor mode rings. It would be
  361. * done in a separate timer context.
  362. *
  363. * Return: 0
  364. */
  365. static inline
  366. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  367. {
  368. return 0;
  369. }
  370. /*
  371. * dp_service_mon_rings()- timer to reap monitor rings
  372. * reqd as we are not getting ppdu end interrupts
  373. * @arg: SoC Handle
  374. *
  375. * Return:
  376. *
  377. */
  378. static void dp_service_mon_rings(void *arg)
  379. {
  380. struct dp_soc *soc = (struct dp_soc *)arg;
  381. int ring = 0, work_done, mac_id;
  382. struct dp_pdev *pdev = NULL;
  383. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  384. pdev = soc->pdev_list[ring];
  385. if (!pdev)
  386. continue;
  387. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  388. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  389. pdev->pdev_id);
  390. work_done = dp_mon_process(soc, mac_for_pdev,
  391. QCA_NAPI_BUDGET);
  392. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  393. FL("Reaped %d descs from Monitor rings"),
  394. work_done);
  395. }
  396. }
  397. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  398. }
  399. #ifndef REMOVE_PKT_LOG
  400. /**
  401. * dp_pkt_log_init() - API to initialize packet log
  402. * @ppdev: physical device handle
  403. * @scn: HIF context
  404. *
  405. * Return: none
  406. */
  407. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  408. {
  409. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  410. if (handle->pkt_log_init) {
  411. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  412. "%s: Packet log not initialized", __func__);
  413. return;
  414. }
  415. pktlog_sethandle(&handle->pl_dev, scn);
  416. pktlog_set_callback_regtype(PKTLOG_DEFAULT_CALLBACK_REGISTRATION);
  417. if (pktlogmod_init(scn)) {
  418. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  419. "%s: pktlogmod_init failed", __func__);
  420. handle->pkt_log_init = false;
  421. } else {
  422. handle->pkt_log_init = true;
  423. }
  424. }
  425. /**
  426. * dp_pkt_log_con_service() - connect packet log service
  427. * @ppdev: physical device handle
  428. * @scn: device context
  429. *
  430. * Return: none
  431. */
  432. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  433. {
  434. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  435. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  436. pktlog_htc_attach();
  437. }
  438. /**
  439. * dp_get_num_rx_contexts() - get number of RX contexts
  440. * @soc_hdl: cdp opaque soc handle
  441. *
  442. * Return: number of RX contexts
  443. */
  444. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  445. {
  446. int i;
  447. int num_rx_contexts = 0;
  448. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  449. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  450. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  451. num_rx_contexts++;
  452. return num_rx_contexts;
  453. }
  454. /**
  455. * dp_pktlogmod_exit() - API to cleanup pktlog info
  456. * @handle: Pdev handle
  457. *
  458. * Return: none
  459. */
  460. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  461. {
  462. void *scn = (void *)handle->soc->hif_handle;
  463. if (!scn) {
  464. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  465. "%s: Invalid hif(scn) handle", __func__);
  466. return;
  467. }
  468. pktlogmod_exit(scn);
  469. handle->pkt_log_init = false;
  470. }
  471. #endif
  472. #else
  473. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  474. /**
  475. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  476. * @soc: pointer to dp_soc handle
  477. * @intr_ctx_num: interrupt context number for which mon mask is needed
  478. *
  479. * Return: mon mask value
  480. */
  481. static inline
  482. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  483. {
  484. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  485. }
  486. #endif
  487. /**
  488. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  489. * @cdp_opaque_vdev: pointer to cdp_vdev
  490. *
  491. * Return: pointer to dp_vdev
  492. */
  493. static
  494. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  495. {
  496. return (struct dp_vdev *)cdp_opaque_vdev;
  497. }
  498. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  499. struct cdp_peer *peer_hdl,
  500. uint8_t *mac_addr,
  501. enum cdp_txrx_ast_entry_type type,
  502. uint32_t flags)
  503. {
  504. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  505. (struct dp_peer *)peer_hdl,
  506. mac_addr,
  507. type,
  508. flags);
  509. }
  510. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  511. struct cdp_peer *peer_hdl,
  512. uint8_t *wds_macaddr,
  513. uint32_t flags)
  514. {
  515. int status = -1;
  516. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  517. struct dp_ast_entry *ast_entry = NULL;
  518. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  519. qdf_spin_lock_bh(&soc->ast_lock);
  520. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  521. peer->vdev->pdev->pdev_id);
  522. if (ast_entry) {
  523. status = dp_peer_update_ast(soc,
  524. peer,
  525. ast_entry, flags);
  526. }
  527. qdf_spin_unlock_bh(&soc->ast_lock);
  528. return status;
  529. }
  530. /*
  531. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  532. * @soc_handle: Datapath SOC handle
  533. * @wds_macaddr: WDS entry MAC Address
  534. * Return: None
  535. */
  536. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  537. uint8_t *wds_macaddr,
  538. uint8_t *peer_mac_addr,
  539. void *vdev_handle)
  540. {
  541. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  542. struct dp_ast_entry *ast_entry = NULL;
  543. struct dp_ast_entry *tmp_ast_entry;
  544. struct dp_peer *peer;
  545. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  546. struct dp_pdev *pdev;
  547. if (!vdev)
  548. return;
  549. pdev = vdev->pdev;
  550. if (peer_mac_addr) {
  551. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  552. 0, vdev->vdev_id);
  553. if (!peer)
  554. return;
  555. qdf_spin_lock_bh(&soc->ast_lock);
  556. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  557. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  558. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  559. dp_peer_del_ast(soc, ast_entry);
  560. }
  561. qdf_spin_unlock_bh(&soc->ast_lock);
  562. dp_peer_unref_delete(peer);
  563. } else if (wds_macaddr) {
  564. qdf_spin_lock_bh(&soc->ast_lock);
  565. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  566. pdev->pdev_id);
  567. if (ast_entry) {
  568. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  569. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  570. dp_peer_del_ast(soc, ast_entry);
  571. }
  572. qdf_spin_unlock_bh(&soc->ast_lock);
  573. }
  574. }
  575. /*
  576. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  577. * @soc: Datapath SOC handle
  578. *
  579. * Return: None
  580. */
  581. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  582. void *vdev_hdl)
  583. {
  584. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  585. struct dp_pdev *pdev;
  586. struct dp_vdev *vdev;
  587. struct dp_peer *peer;
  588. struct dp_ast_entry *ase, *temp_ase;
  589. int i;
  590. qdf_spin_lock_bh(&soc->ast_lock);
  591. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  592. pdev = soc->pdev_list[i];
  593. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  594. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  595. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  596. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  597. if ((ase->type ==
  598. CDP_TXRX_AST_TYPE_WDS_HM) ||
  599. (ase->type ==
  600. CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  601. dp_peer_del_ast(soc, ase);
  602. }
  603. }
  604. }
  605. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  606. }
  607. qdf_spin_unlock_bh(&soc->ast_lock);
  608. }
  609. /*
  610. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  611. * @soc: Datapath SOC handle
  612. *
  613. * Return: None
  614. */
  615. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  616. {
  617. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  618. struct dp_pdev *pdev;
  619. struct dp_vdev *vdev;
  620. struct dp_peer *peer;
  621. struct dp_ast_entry *ase, *temp_ase;
  622. int i;
  623. qdf_spin_lock_bh(&soc->ast_lock);
  624. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  625. pdev = soc->pdev_list[i];
  626. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  627. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  628. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  629. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  630. if ((ase->type ==
  631. CDP_TXRX_AST_TYPE_STATIC) ||
  632. (ase->type ==
  633. CDP_TXRX_AST_TYPE_SELF) ||
  634. (ase->type ==
  635. CDP_TXRX_AST_TYPE_STA_BSS))
  636. continue;
  637. dp_peer_del_ast(soc, ase);
  638. }
  639. }
  640. }
  641. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  642. }
  643. qdf_spin_unlock_bh(&soc->ast_lock);
  644. }
  645. /**
  646. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  647. * and return ast entry information
  648. * of first ast entry found in the
  649. * table with given mac address
  650. *
  651. * @soc : data path soc handle
  652. * @ast_mac_addr : AST entry mac address
  653. * @ast_entry_info : ast entry information
  654. *
  655. * return : true if ast entry found with ast_mac_addr
  656. * false if ast entry not found
  657. */
  658. static bool dp_peer_get_ast_info_by_soc_wifi3
  659. (struct cdp_soc_t *soc_hdl,
  660. uint8_t *ast_mac_addr,
  661. struct cdp_ast_entry_info *ast_entry_info)
  662. {
  663. struct dp_ast_entry *ast_entry;
  664. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  665. qdf_spin_lock_bh(&soc->ast_lock);
  666. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  667. if (!ast_entry || !ast_entry->peer) {
  668. qdf_spin_unlock_bh(&soc->ast_lock);
  669. return false;
  670. }
  671. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  672. qdf_spin_unlock_bh(&soc->ast_lock);
  673. return false;
  674. }
  675. ast_entry_info->type = ast_entry->type;
  676. ast_entry_info->pdev_id = ast_entry->pdev_id;
  677. ast_entry_info->vdev_id = ast_entry->vdev_id;
  678. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  679. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  680. &ast_entry->peer->mac_addr.raw[0],
  681. QDF_MAC_ADDR_SIZE);
  682. qdf_spin_unlock_bh(&soc->ast_lock);
  683. return true;
  684. }
  685. /**
  686. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  687. * and return ast entry information
  688. * if mac address and pdev_id matches
  689. *
  690. * @soc : data path soc handle
  691. * @ast_mac_addr : AST entry mac address
  692. * @pdev_id : pdev_id
  693. * @ast_entry_info : ast entry information
  694. *
  695. * return : true if ast entry found with ast_mac_addr
  696. * false if ast entry not found
  697. */
  698. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  699. (struct cdp_soc_t *soc_hdl,
  700. uint8_t *ast_mac_addr,
  701. uint8_t pdev_id,
  702. struct cdp_ast_entry_info *ast_entry_info)
  703. {
  704. struct dp_ast_entry *ast_entry;
  705. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  706. qdf_spin_lock_bh(&soc->ast_lock);
  707. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  708. if (!ast_entry || !ast_entry->peer) {
  709. qdf_spin_unlock_bh(&soc->ast_lock);
  710. return false;
  711. }
  712. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  713. qdf_spin_unlock_bh(&soc->ast_lock);
  714. return false;
  715. }
  716. ast_entry_info->type = ast_entry->type;
  717. ast_entry_info->pdev_id = ast_entry->pdev_id;
  718. ast_entry_info->vdev_id = ast_entry->vdev_id;
  719. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  720. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  721. &ast_entry->peer->mac_addr.raw[0],
  722. QDF_MAC_ADDR_SIZE);
  723. qdf_spin_unlock_bh(&soc->ast_lock);
  724. return true;
  725. }
  726. /**
  727. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  728. * with given mac address
  729. *
  730. * @soc : data path soc handle
  731. * @ast_mac_addr : AST entry mac address
  732. * @callback : callback function to called on ast delete response from FW
  733. * @cookie : argument to be passed to callback
  734. *
  735. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  736. * is sent
  737. * QDF_STATUS_E_INVAL false if ast entry not found
  738. */
  739. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  740. uint8_t *mac_addr,
  741. txrx_ast_free_cb callback,
  742. void *cookie)
  743. {
  744. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  745. struct dp_ast_entry *ast_entry;
  746. txrx_ast_free_cb cb = NULL;
  747. void *arg = NULL;
  748. qdf_spin_lock_bh(&soc->ast_lock);
  749. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  750. if (!ast_entry) {
  751. qdf_spin_unlock_bh(&soc->ast_lock);
  752. return -QDF_STATUS_E_INVAL;
  753. }
  754. if (ast_entry->callback) {
  755. cb = ast_entry->callback;
  756. arg = ast_entry->cookie;
  757. }
  758. ast_entry->callback = callback;
  759. ast_entry->cookie = cookie;
  760. /*
  761. * if delete_in_progress is set AST delete is sent to target
  762. * and host is waiting for response should not send delete
  763. * again
  764. */
  765. if (!ast_entry->delete_in_progress)
  766. dp_peer_del_ast(soc, ast_entry);
  767. qdf_spin_unlock_bh(&soc->ast_lock);
  768. if (cb) {
  769. cb(soc->ctrl_psoc,
  770. soc,
  771. arg,
  772. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  773. }
  774. return QDF_STATUS_SUCCESS;
  775. }
  776. /**
  777. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  778. * table if mac address and pdev_id matches
  779. *
  780. * @soc : data path soc handle
  781. * @ast_mac_addr : AST entry mac address
  782. * @pdev_id : pdev id
  783. * @callback : callback function to called on ast delete response from FW
  784. * @cookie : argument to be passed to callback
  785. *
  786. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  787. * is sent
  788. * QDF_STATUS_E_INVAL false if ast entry not found
  789. */
  790. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  791. uint8_t *mac_addr,
  792. uint8_t pdev_id,
  793. txrx_ast_free_cb callback,
  794. void *cookie)
  795. {
  796. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  797. struct dp_ast_entry *ast_entry;
  798. txrx_ast_free_cb cb = NULL;
  799. void *arg = NULL;
  800. qdf_spin_lock_bh(&soc->ast_lock);
  801. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  802. if (!ast_entry) {
  803. qdf_spin_unlock_bh(&soc->ast_lock);
  804. return -QDF_STATUS_E_INVAL;
  805. }
  806. if (ast_entry->callback) {
  807. cb = ast_entry->callback;
  808. arg = ast_entry->cookie;
  809. }
  810. ast_entry->callback = callback;
  811. ast_entry->cookie = cookie;
  812. /*
  813. * if delete_in_progress is set AST delete is sent to target
  814. * and host is waiting for response should not sent delete
  815. * again
  816. */
  817. if (!ast_entry->delete_in_progress)
  818. dp_peer_del_ast(soc, ast_entry);
  819. qdf_spin_unlock_bh(&soc->ast_lock);
  820. if (cb) {
  821. cb(soc->ctrl_psoc,
  822. soc,
  823. arg,
  824. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  825. }
  826. return QDF_STATUS_SUCCESS;
  827. }
  828. /**
  829. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  830. * @ring_num: ring num of the ring being queried
  831. * @grp_mask: the grp_mask array for the ring type in question.
  832. *
  833. * The grp_mask array is indexed by group number and the bit fields correspond
  834. * to ring numbers. We are finding which interrupt group a ring belongs to.
  835. *
  836. * Return: the index in the grp_mask array with the ring number.
  837. * -QDF_STATUS_E_NOENT if no entry is found
  838. */
  839. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  840. {
  841. int ext_group_num;
  842. int mask = 1 << ring_num;
  843. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  844. ext_group_num++) {
  845. if (mask & grp_mask[ext_group_num])
  846. return ext_group_num;
  847. }
  848. return -QDF_STATUS_E_NOENT;
  849. }
  850. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  851. enum hal_ring_type ring_type,
  852. int ring_num)
  853. {
  854. int *grp_mask;
  855. switch (ring_type) {
  856. case WBM2SW_RELEASE:
  857. /* dp_tx_comp_handler - soc->tx_comp_ring */
  858. if (ring_num < 3)
  859. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  860. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  861. else if (ring_num == 3) {
  862. /* sw treats this as a separate ring type */
  863. grp_mask = &soc->wlan_cfg_ctx->
  864. int_rx_wbm_rel_ring_mask[0];
  865. ring_num = 0;
  866. } else {
  867. qdf_assert(0);
  868. return -QDF_STATUS_E_NOENT;
  869. }
  870. break;
  871. case REO_EXCEPTION:
  872. /* dp_rx_err_process - &soc->reo_exception_ring */
  873. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  874. break;
  875. case REO_DST:
  876. /* dp_rx_process - soc->reo_dest_ring */
  877. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  878. break;
  879. case REO_STATUS:
  880. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  881. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  882. break;
  883. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  884. case RXDMA_MONITOR_STATUS:
  885. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  886. case RXDMA_MONITOR_DST:
  887. /* dp_mon_process */
  888. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  889. break;
  890. case RXDMA_DST:
  891. /* dp_rxdma_err_process */
  892. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  893. break;
  894. case RXDMA_BUF:
  895. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  896. break;
  897. case RXDMA_MONITOR_BUF:
  898. /* TODO: support low_thresh interrupt */
  899. return -QDF_STATUS_E_NOENT;
  900. break;
  901. case TCL_DATA:
  902. case TCL_CMD:
  903. case REO_CMD:
  904. case SW2WBM_RELEASE:
  905. case WBM_IDLE_LINK:
  906. /* normally empty SW_TO_HW rings */
  907. return -QDF_STATUS_E_NOENT;
  908. break;
  909. case TCL_STATUS:
  910. case REO_REINJECT:
  911. /* misc unused rings */
  912. return -QDF_STATUS_E_NOENT;
  913. break;
  914. case CE_SRC:
  915. case CE_DST:
  916. case CE_DST_STATUS:
  917. /* CE_rings - currently handled by hif */
  918. default:
  919. return -QDF_STATUS_E_NOENT;
  920. break;
  921. }
  922. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  923. }
  924. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  925. *ring_params, int ring_type, int ring_num)
  926. {
  927. int msi_group_number;
  928. int msi_data_count;
  929. int ret;
  930. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  931. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  932. &msi_data_count, &msi_data_start,
  933. &msi_irq_start);
  934. if (ret)
  935. return;
  936. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  937. ring_num);
  938. if (msi_group_number < 0) {
  939. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  940. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  941. ring_type, ring_num);
  942. ring_params->msi_addr = 0;
  943. ring_params->msi_data = 0;
  944. return;
  945. }
  946. if (msi_group_number > msi_data_count) {
  947. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  948. FL("2 msi_groups will share an msi; msi_group_num %d"),
  949. msi_group_number);
  950. QDF_ASSERT(0);
  951. }
  952. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  953. ring_params->msi_addr = addr_low;
  954. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  955. ring_params->msi_data = (msi_group_number % msi_data_count)
  956. + msi_data_start;
  957. ring_params->flags |= HAL_SRNG_MSI_INTR;
  958. }
  959. /**
  960. * dp_print_ast_stats() - Dump AST table contents
  961. * @soc: Datapath soc handle
  962. *
  963. * return void
  964. */
  965. #ifdef FEATURE_AST
  966. void dp_print_ast_stats(struct dp_soc *soc)
  967. {
  968. uint8_t i;
  969. uint8_t num_entries = 0;
  970. struct dp_vdev *vdev;
  971. struct dp_pdev *pdev;
  972. struct dp_peer *peer;
  973. struct dp_ast_entry *ase, *tmp_ase;
  974. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  975. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  976. "DA", "HMWDS_SEC"};
  977. DP_PRINT_STATS("AST Stats:");
  978. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  979. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  980. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  981. DP_PRINT_STATS("AST Table:");
  982. qdf_spin_lock_bh(&soc->ast_lock);
  983. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  984. pdev = soc->pdev_list[i];
  985. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  986. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  987. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  988. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  989. DP_PRINT_STATS("%6d mac_addr = %pM"
  990. " peer_mac_addr = %pM"
  991. " peer_id = %u"
  992. " type = %s"
  993. " next_hop = %d"
  994. " is_active = %d"
  995. " is_bss = %d"
  996. " ast_idx = %d"
  997. " ast_hash = %d"
  998. " delete_in_progress = %d"
  999. " pdev_id = %d"
  1000. " vdev_id = %d",
  1001. ++num_entries,
  1002. ase->mac_addr.raw,
  1003. ase->peer->mac_addr.raw,
  1004. ase->peer->peer_ids[0],
  1005. type[ase->type],
  1006. ase->next_hop,
  1007. ase->is_active,
  1008. ase->is_bss,
  1009. ase->ast_idx,
  1010. ase->ast_hash_value,
  1011. ase->delete_in_progress,
  1012. ase->pdev_id,
  1013. ase->vdev_id);
  1014. }
  1015. }
  1016. }
  1017. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1018. }
  1019. qdf_spin_unlock_bh(&soc->ast_lock);
  1020. }
  1021. #else
  1022. void dp_print_ast_stats(struct dp_soc *soc)
  1023. {
  1024. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  1025. return;
  1026. }
  1027. #endif
  1028. /**
  1029. * dp_print_peer_table() - Dump all Peer stats
  1030. * @vdev: Datapath Vdev handle
  1031. *
  1032. * return void
  1033. */
  1034. static void dp_print_peer_table(struct dp_vdev *vdev)
  1035. {
  1036. struct dp_peer *peer = NULL;
  1037. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1038. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1039. if (!peer) {
  1040. DP_PRINT_STATS("Invalid Peer");
  1041. return;
  1042. }
  1043. DP_PRINT_STATS(" peer_mac_addr = %pM"
  1044. " nawds_enabled = %d"
  1045. " bss_peer = %d"
  1046. " wapi = %d"
  1047. " wds_enabled = %d"
  1048. " delete in progress = %d"
  1049. " peer id = %d",
  1050. peer->mac_addr.raw,
  1051. peer->nawds_enabled,
  1052. peer->bss_peer,
  1053. peer->wapi,
  1054. peer->wds_enabled,
  1055. peer->delete_in_progress,
  1056. peer->peer_ids[0]);
  1057. }
  1058. }
  1059. /*
  1060. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  1061. */
  1062. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1063. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  1064. {
  1065. void *hal_soc = soc->hal_soc;
  1066. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1067. /* TODO: See if we should get align size from hal */
  1068. uint32_t ring_base_align = 8;
  1069. struct hal_srng_params ring_params;
  1070. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1071. /* TODO: Currently hal layer takes care of endianness related settings.
  1072. * See if these settings need to passed from DP layer
  1073. */
  1074. ring_params.flags = 0;
  1075. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1076. srng->hal_srng = NULL;
  1077. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  1078. srng->num_entries = num_entries;
  1079. if (!dp_is_soc_reinit(soc)) {
  1080. srng->base_vaddr_unaligned =
  1081. qdf_mem_alloc_consistent(soc->osdev,
  1082. soc->osdev->dev,
  1083. srng->alloc_size,
  1084. &srng->base_paddr_unaligned);
  1085. }
  1086. if (!srng->base_vaddr_unaligned) {
  1087. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1088. FL("alloc failed - ring_type: %d, ring_num %d"),
  1089. ring_type, ring_num);
  1090. return QDF_STATUS_E_NOMEM;
  1091. }
  1092. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  1093. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  1094. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  1095. ((unsigned long)(ring_params.ring_base_vaddr) -
  1096. (unsigned long)srng->base_vaddr_unaligned);
  1097. ring_params.num_entries = num_entries;
  1098. dp_verbose_debug("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  1099. ring_type, ring_num,
  1100. (void *)ring_params.ring_base_vaddr,
  1101. (void *)ring_params.ring_base_paddr,
  1102. ring_params.num_entries);
  1103. if (soc->intr_mode == DP_INTR_MSI) {
  1104. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1105. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  1106. ring_type, ring_num);
  1107. } else {
  1108. ring_params.msi_data = 0;
  1109. ring_params.msi_addr = 0;
  1110. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  1111. ring_type, ring_num);
  1112. }
  1113. /*
  1114. * Setup interrupt timer and batch counter thresholds for
  1115. * interrupt mitigation based on ring type
  1116. */
  1117. if (ring_type == REO_DST) {
  1118. ring_params.intr_timer_thres_us =
  1119. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1120. ring_params.intr_batch_cntr_thres_entries =
  1121. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1122. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1123. ring_params.intr_timer_thres_us =
  1124. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1125. ring_params.intr_batch_cntr_thres_entries =
  1126. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1127. } else {
  1128. ring_params.intr_timer_thres_us =
  1129. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1130. ring_params.intr_batch_cntr_thres_entries =
  1131. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1132. }
  1133. /* Enable low threshold interrupts for rx buffer rings (regular and
  1134. * monitor buffer rings.
  1135. * TODO: See if this is required for any other ring
  1136. */
  1137. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1138. (ring_type == RXDMA_MONITOR_STATUS)) {
  1139. /* TODO: Setting low threshold to 1/8th of ring size
  1140. * see if this needs to be configurable
  1141. */
  1142. ring_params.low_threshold = num_entries >> 3;
  1143. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1144. ring_params.intr_timer_thres_us =
  1145. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1146. ring_params.intr_batch_cntr_thres_entries = 0;
  1147. }
  1148. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1149. mac_id, &ring_params);
  1150. if (!srng->hal_srng) {
  1151. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1152. srng->alloc_size,
  1153. srng->base_vaddr_unaligned,
  1154. srng->base_paddr_unaligned, 0);
  1155. }
  1156. return 0;
  1157. }
  1158. /*
  1159. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1160. * @soc: DP SOC handle
  1161. * @srng: source ring structure
  1162. * @ring_type: type of ring
  1163. * @ring_num: ring number
  1164. *
  1165. * Return: None
  1166. */
  1167. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1168. int ring_type, int ring_num)
  1169. {
  1170. if (!srng->hal_srng) {
  1171. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1172. FL("Ring type: %d, num:%d not setup"),
  1173. ring_type, ring_num);
  1174. return;
  1175. }
  1176. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1177. srng->hal_srng = NULL;
  1178. }
  1179. /**
  1180. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1181. * Any buffers allocated and attached to ring entries are expected to be freed
  1182. * before calling this function.
  1183. */
  1184. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1185. int ring_type, int ring_num)
  1186. {
  1187. if (!dp_is_soc_reinit(soc)) {
  1188. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1189. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1190. FL("Ring type: %d, num:%d not setup"),
  1191. ring_type, ring_num);
  1192. return;
  1193. }
  1194. if (srng->hal_srng) {
  1195. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1196. srng->hal_srng = NULL;
  1197. }
  1198. }
  1199. if (srng->alloc_size) {
  1200. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1201. srng->alloc_size,
  1202. srng->base_vaddr_unaligned,
  1203. srng->base_paddr_unaligned, 0);
  1204. srng->alloc_size = 0;
  1205. }
  1206. }
  1207. /* TODO: Need this interface from HIF */
  1208. void *hif_get_hal_handle(void *hif_handle);
  1209. /*
  1210. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1211. * @dp_ctx: DP SOC handle
  1212. * @budget: Number of frames/descriptors that can be processed in one shot
  1213. *
  1214. * Return: remaining budget/quota for the soc device
  1215. */
  1216. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1217. {
  1218. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1219. struct dp_soc *soc = int_ctx->soc;
  1220. int ring = 0;
  1221. uint32_t work_done = 0;
  1222. int budget = dp_budget;
  1223. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1224. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1225. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1226. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1227. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1228. uint32_t remaining_quota = dp_budget;
  1229. struct dp_pdev *pdev = NULL;
  1230. int mac_id;
  1231. /* Process Tx completion interrupts first to return back buffers */
  1232. while (tx_mask) {
  1233. if (tx_mask & 0x1) {
  1234. work_done = dp_tx_comp_handler(soc,
  1235. soc->tx_comp_ring[ring].hal_srng,
  1236. remaining_quota);
  1237. dp_verbose_debug("tx mask 0x%x ring %d, budget %d, work_done %d",
  1238. tx_mask, ring, budget, work_done);
  1239. budget -= work_done;
  1240. if (budget <= 0)
  1241. goto budget_done;
  1242. remaining_quota = budget;
  1243. }
  1244. tx_mask = tx_mask >> 1;
  1245. ring++;
  1246. }
  1247. /* Process REO Exception ring interrupt */
  1248. if (rx_err_mask) {
  1249. work_done = dp_rx_err_process(soc,
  1250. soc->reo_exception_ring.hal_srng,
  1251. remaining_quota);
  1252. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  1253. work_done, budget);
  1254. budget -= work_done;
  1255. if (budget <= 0) {
  1256. goto budget_done;
  1257. }
  1258. remaining_quota = budget;
  1259. }
  1260. /* Process Rx WBM release ring interrupt */
  1261. if (rx_wbm_rel_mask) {
  1262. work_done = dp_rx_wbm_err_process(soc,
  1263. soc->rx_rel_ring.hal_srng, remaining_quota);
  1264. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  1265. work_done, budget);
  1266. budget -= work_done;
  1267. if (budget <= 0) {
  1268. goto budget_done;
  1269. }
  1270. remaining_quota = budget;
  1271. }
  1272. /* Process Rx interrupts */
  1273. if (rx_mask) {
  1274. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1275. if (rx_mask & (1 << ring)) {
  1276. work_done = dp_rx_process(int_ctx,
  1277. soc->reo_dest_ring[ring].hal_srng,
  1278. ring,
  1279. remaining_quota);
  1280. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  1281. rx_mask, ring,
  1282. work_done, budget);
  1283. budget -= work_done;
  1284. if (budget <= 0)
  1285. goto budget_done;
  1286. remaining_quota = budget;
  1287. }
  1288. }
  1289. }
  1290. if (reo_status_mask)
  1291. dp_reo_status_ring_handler(soc);
  1292. /* Process LMAC interrupts */
  1293. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1294. pdev = soc->pdev_list[ring];
  1295. if (!pdev)
  1296. continue;
  1297. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1298. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1299. pdev->pdev_id);
  1300. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1301. work_done = dp_mon_process(soc, mac_for_pdev,
  1302. remaining_quota);
  1303. budget -= work_done;
  1304. if (budget <= 0)
  1305. goto budget_done;
  1306. remaining_quota = budget;
  1307. }
  1308. if (int_ctx->rxdma2host_ring_mask &
  1309. (1 << mac_for_pdev)) {
  1310. work_done = dp_rxdma_err_process(soc,
  1311. mac_for_pdev,
  1312. remaining_quota);
  1313. budget -= work_done;
  1314. if (budget <= 0)
  1315. goto budget_done;
  1316. remaining_quota = budget;
  1317. }
  1318. if (int_ctx->host2rxdma_ring_mask &
  1319. (1 << mac_for_pdev)) {
  1320. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1321. union dp_rx_desc_list_elem_t *tail = NULL;
  1322. struct dp_srng *rx_refill_buf_ring =
  1323. &pdev->rx_refill_buf_ring;
  1324. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1325. 1);
  1326. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1327. rx_refill_buf_ring,
  1328. &soc->rx_desc_buf[mac_for_pdev], 0,
  1329. &desc_list, &tail);
  1330. }
  1331. }
  1332. }
  1333. qdf_lro_flush(int_ctx->lro_ctx);
  1334. budget_done:
  1335. return dp_budget - budget;
  1336. }
  1337. /* dp_interrupt_timer()- timer poll for interrupts
  1338. *
  1339. * @arg: SoC Handle
  1340. *
  1341. * Return:
  1342. *
  1343. */
  1344. static void dp_interrupt_timer(void *arg)
  1345. {
  1346. struct dp_soc *soc = (struct dp_soc *) arg;
  1347. int i;
  1348. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1349. for (i = 0;
  1350. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1351. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1352. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1353. }
  1354. }
  1355. /*
  1356. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1357. * @txrx_soc: DP SOC handle
  1358. *
  1359. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1360. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1361. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1362. *
  1363. * Return: 0 for success, nonzero for failure.
  1364. */
  1365. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1366. {
  1367. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1368. int i;
  1369. soc->intr_mode = DP_INTR_POLL;
  1370. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1371. soc->intr_ctx[i].dp_intr_id = i;
  1372. soc->intr_ctx[i].tx_ring_mask =
  1373. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1374. soc->intr_ctx[i].rx_ring_mask =
  1375. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1376. soc->intr_ctx[i].rx_mon_ring_mask =
  1377. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1378. soc->intr_ctx[i].rx_err_ring_mask =
  1379. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1380. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1381. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1382. soc->intr_ctx[i].reo_status_ring_mask =
  1383. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1384. soc->intr_ctx[i].rxdma2host_ring_mask =
  1385. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1386. soc->intr_ctx[i].soc = soc;
  1387. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1388. }
  1389. qdf_timer_init(soc->osdev, &soc->int_timer,
  1390. dp_interrupt_timer, (void *)soc,
  1391. QDF_TIMER_TYPE_WAKE_APPS);
  1392. return QDF_STATUS_SUCCESS;
  1393. }
  1394. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1395. #if defined(CONFIG_MCL)
  1396. /*
  1397. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1398. * @txrx_soc: DP SOC handle
  1399. *
  1400. * Call the appropriate attach function based on the mode of operation.
  1401. * This is a WAR for enabling monitor mode.
  1402. *
  1403. * Return: 0 for success. nonzero for failure.
  1404. */
  1405. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1406. {
  1407. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1408. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1409. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1410. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1411. "%s: Poll mode", __func__);
  1412. return dp_soc_attach_poll(txrx_soc);
  1413. } else {
  1414. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1415. "%s: Interrupt mode", __func__);
  1416. return dp_soc_interrupt_attach(txrx_soc);
  1417. }
  1418. }
  1419. #else
  1420. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1421. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1422. {
  1423. return dp_soc_attach_poll(txrx_soc);
  1424. }
  1425. #else
  1426. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1427. {
  1428. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1429. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1430. return dp_soc_attach_poll(txrx_soc);
  1431. else
  1432. return dp_soc_interrupt_attach(txrx_soc);
  1433. }
  1434. #endif
  1435. #endif
  1436. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1437. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1438. {
  1439. int j;
  1440. int num_irq = 0;
  1441. int tx_mask =
  1442. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1443. int rx_mask =
  1444. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1445. int rx_mon_mask =
  1446. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1447. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1448. soc->wlan_cfg_ctx, intr_ctx_num);
  1449. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1450. soc->wlan_cfg_ctx, intr_ctx_num);
  1451. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1452. soc->wlan_cfg_ctx, intr_ctx_num);
  1453. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1454. soc->wlan_cfg_ctx, intr_ctx_num);
  1455. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1456. soc->wlan_cfg_ctx, intr_ctx_num);
  1457. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1458. soc->wlan_cfg_ctx, intr_ctx_num);
  1459. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1460. if (tx_mask & (1 << j)) {
  1461. irq_id_map[num_irq++] =
  1462. (wbm2host_tx_completions_ring1 - j);
  1463. }
  1464. if (rx_mask & (1 << j)) {
  1465. irq_id_map[num_irq++] =
  1466. (reo2host_destination_ring1 - j);
  1467. }
  1468. if (rxdma2host_ring_mask & (1 << j)) {
  1469. irq_id_map[num_irq++] =
  1470. rxdma2host_destination_ring_mac1 -
  1471. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1472. }
  1473. if (host2rxdma_ring_mask & (1 << j)) {
  1474. irq_id_map[num_irq++] =
  1475. host2rxdma_host_buf_ring_mac1 -
  1476. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1477. }
  1478. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1479. irq_id_map[num_irq++] =
  1480. host2rxdma_monitor_ring1 -
  1481. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1482. }
  1483. if (rx_mon_mask & (1 << j)) {
  1484. irq_id_map[num_irq++] =
  1485. ppdu_end_interrupts_mac1 -
  1486. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1487. irq_id_map[num_irq++] =
  1488. rxdma2host_monitor_status_ring_mac1 -
  1489. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1490. }
  1491. if (rx_wbm_rel_ring_mask & (1 << j))
  1492. irq_id_map[num_irq++] = wbm2host_rx_release;
  1493. if (rx_err_ring_mask & (1 << j))
  1494. irq_id_map[num_irq++] = reo2host_exception;
  1495. if (reo_status_ring_mask & (1 << j))
  1496. irq_id_map[num_irq++] = reo2host_status;
  1497. }
  1498. *num_irq_r = num_irq;
  1499. }
  1500. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1501. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1502. int msi_vector_count, int msi_vector_start)
  1503. {
  1504. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1505. soc->wlan_cfg_ctx, intr_ctx_num);
  1506. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1507. soc->wlan_cfg_ctx, intr_ctx_num);
  1508. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1509. soc->wlan_cfg_ctx, intr_ctx_num);
  1510. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1511. soc->wlan_cfg_ctx, intr_ctx_num);
  1512. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1513. soc->wlan_cfg_ctx, intr_ctx_num);
  1514. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1515. soc->wlan_cfg_ctx, intr_ctx_num);
  1516. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1517. soc->wlan_cfg_ctx, intr_ctx_num);
  1518. unsigned int vector =
  1519. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1520. int num_irq = 0;
  1521. soc->intr_mode = DP_INTR_MSI;
  1522. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1523. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1524. irq_id_map[num_irq++] =
  1525. pld_get_msi_irq(soc->osdev->dev, vector);
  1526. *num_irq_r = num_irq;
  1527. }
  1528. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1529. int *irq_id_map, int *num_irq)
  1530. {
  1531. int msi_vector_count, ret;
  1532. uint32_t msi_base_data, msi_vector_start;
  1533. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1534. &msi_vector_count,
  1535. &msi_base_data,
  1536. &msi_vector_start);
  1537. if (ret)
  1538. return dp_soc_interrupt_map_calculate_integrated(soc,
  1539. intr_ctx_num, irq_id_map, num_irq);
  1540. else
  1541. dp_soc_interrupt_map_calculate_msi(soc,
  1542. intr_ctx_num, irq_id_map, num_irq,
  1543. msi_vector_count, msi_vector_start);
  1544. }
  1545. /*
  1546. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1547. * @txrx_soc: DP SOC handle
  1548. *
  1549. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1550. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1551. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1552. *
  1553. * Return: 0 for success. nonzero for failure.
  1554. */
  1555. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1556. {
  1557. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1558. int i = 0;
  1559. int num_irq = 0;
  1560. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1561. int ret = 0;
  1562. /* Map of IRQ ids registered with one interrupt context */
  1563. int irq_id_map[HIF_MAX_GRP_IRQ];
  1564. int tx_mask =
  1565. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1566. int rx_mask =
  1567. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1568. int rx_mon_mask =
  1569. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1570. int rx_err_ring_mask =
  1571. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1572. int rx_wbm_rel_ring_mask =
  1573. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1574. int reo_status_ring_mask =
  1575. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1576. int rxdma2host_ring_mask =
  1577. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1578. int host2rxdma_ring_mask =
  1579. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1580. int host2rxdma_mon_ring_mask =
  1581. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1582. soc->wlan_cfg_ctx, i);
  1583. soc->intr_ctx[i].dp_intr_id = i;
  1584. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1585. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1586. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1587. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1588. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1589. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1590. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1591. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1592. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1593. host2rxdma_mon_ring_mask;
  1594. soc->intr_ctx[i].soc = soc;
  1595. num_irq = 0;
  1596. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1597. &num_irq);
  1598. ret = hif_register_ext_group(soc->hif_handle,
  1599. num_irq, irq_id_map, dp_service_srngs,
  1600. &soc->intr_ctx[i], "dp_intr",
  1601. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1602. if (ret) {
  1603. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1604. FL("failed, ret = %d"), ret);
  1605. return QDF_STATUS_E_FAILURE;
  1606. }
  1607. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1608. }
  1609. hif_configure_ext_group_interrupts(soc->hif_handle);
  1610. return QDF_STATUS_SUCCESS;
  1611. }
  1612. /*
  1613. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1614. * @txrx_soc: DP SOC handle
  1615. *
  1616. * Return: void
  1617. */
  1618. static void dp_soc_interrupt_detach(void *txrx_soc)
  1619. {
  1620. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1621. int i;
  1622. if (soc->intr_mode == DP_INTR_POLL) {
  1623. qdf_timer_stop(&soc->int_timer);
  1624. qdf_timer_free(&soc->int_timer);
  1625. } else {
  1626. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1627. }
  1628. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1629. soc->intr_ctx[i].tx_ring_mask = 0;
  1630. soc->intr_ctx[i].rx_ring_mask = 0;
  1631. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1632. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1633. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1634. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1635. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1636. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1637. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1638. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1639. }
  1640. }
  1641. #define AVG_MAX_MPDUS_PER_TID 128
  1642. #define AVG_TIDS_PER_CLIENT 2
  1643. #define AVG_FLOWS_PER_TID 2
  1644. #define AVG_MSDUS_PER_FLOW 128
  1645. #define AVG_MSDUS_PER_MPDU 4
  1646. /*
  1647. * Allocate and setup link descriptor pool that will be used by HW for
  1648. * various link and queue descriptors and managed by WBM
  1649. */
  1650. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1651. {
  1652. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1653. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1654. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1655. uint32_t num_mpdus_per_link_desc =
  1656. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1657. uint32_t num_msdus_per_link_desc =
  1658. hal_num_msdus_per_link_desc(soc->hal_soc);
  1659. uint32_t num_mpdu_links_per_queue_desc =
  1660. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1661. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1662. uint32_t total_link_descs, total_mem_size;
  1663. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1664. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1665. uint32_t num_link_desc_banks;
  1666. uint32_t last_bank_size = 0;
  1667. uint32_t entry_size, num_entries;
  1668. int i;
  1669. uint32_t desc_id = 0;
  1670. qdf_dma_addr_t *baseaddr = NULL;
  1671. /* Only Tx queue descriptors are allocated from common link descriptor
  1672. * pool Rx queue descriptors are not included in this because (REO queue
  1673. * extension descriptors) they are expected to be allocated contiguously
  1674. * with REO queue descriptors
  1675. */
  1676. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1677. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1678. num_mpdu_queue_descs = num_mpdu_link_descs /
  1679. num_mpdu_links_per_queue_desc;
  1680. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1681. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1682. num_msdus_per_link_desc;
  1683. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1684. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1685. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1686. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1687. /* Round up to power of 2 */
  1688. total_link_descs = 1;
  1689. while (total_link_descs < num_entries)
  1690. total_link_descs <<= 1;
  1691. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1692. FL("total_link_descs: %u, link_desc_size: %d"),
  1693. total_link_descs, link_desc_size);
  1694. total_mem_size = total_link_descs * link_desc_size;
  1695. total_mem_size += link_desc_align;
  1696. if (total_mem_size <= max_alloc_size) {
  1697. num_link_desc_banks = 0;
  1698. last_bank_size = total_mem_size;
  1699. } else {
  1700. num_link_desc_banks = (total_mem_size) /
  1701. (max_alloc_size - link_desc_align);
  1702. last_bank_size = total_mem_size %
  1703. (max_alloc_size - link_desc_align);
  1704. }
  1705. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1706. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1707. total_mem_size, num_link_desc_banks);
  1708. for (i = 0; i < num_link_desc_banks; i++) {
  1709. if (!dp_is_soc_reinit(soc)) {
  1710. baseaddr = &soc->link_desc_banks[i].
  1711. base_paddr_unaligned;
  1712. soc->link_desc_banks[i].base_vaddr_unaligned =
  1713. qdf_mem_alloc_consistent(soc->osdev,
  1714. soc->osdev->dev,
  1715. max_alloc_size,
  1716. baseaddr);
  1717. }
  1718. soc->link_desc_banks[i].size = max_alloc_size;
  1719. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1720. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1721. ((unsigned long)(
  1722. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1723. link_desc_align));
  1724. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1725. soc->link_desc_banks[i].base_paddr_unaligned) +
  1726. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1727. (unsigned long)(
  1728. soc->link_desc_banks[i].base_vaddr_unaligned));
  1729. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1730. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1731. FL("Link descriptor memory alloc failed"));
  1732. goto fail;
  1733. }
  1734. }
  1735. if (last_bank_size) {
  1736. /* Allocate last bank in case total memory required is not exact
  1737. * multiple of max_alloc_size
  1738. */
  1739. if (!dp_is_soc_reinit(soc)) {
  1740. baseaddr = &soc->link_desc_banks[i].
  1741. base_paddr_unaligned;
  1742. soc->link_desc_banks[i].base_vaddr_unaligned =
  1743. qdf_mem_alloc_consistent(soc->osdev,
  1744. soc->osdev->dev,
  1745. last_bank_size,
  1746. baseaddr);
  1747. }
  1748. soc->link_desc_banks[i].size = last_bank_size;
  1749. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1750. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1751. ((unsigned long)(
  1752. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1753. link_desc_align));
  1754. soc->link_desc_banks[i].base_paddr =
  1755. (unsigned long)(
  1756. soc->link_desc_banks[i].base_paddr_unaligned) +
  1757. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1758. (unsigned long)(
  1759. soc->link_desc_banks[i].base_vaddr_unaligned));
  1760. }
  1761. /* Allocate and setup link descriptor idle list for HW internal use */
  1762. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1763. total_mem_size = entry_size * total_link_descs;
  1764. if (total_mem_size <= max_alloc_size) {
  1765. void *desc;
  1766. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1767. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1768. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1769. FL("Link desc idle ring setup failed"));
  1770. goto fail;
  1771. }
  1772. hal_srng_access_start_unlocked(soc->hal_soc,
  1773. soc->wbm_idle_link_ring.hal_srng);
  1774. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1775. soc->link_desc_banks[i].base_paddr; i++) {
  1776. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1777. ((unsigned long)(
  1778. soc->link_desc_banks[i].base_vaddr) -
  1779. (unsigned long)(
  1780. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1781. / link_desc_size;
  1782. unsigned long paddr = (unsigned long)(
  1783. soc->link_desc_banks[i].base_paddr);
  1784. while (num_entries && (desc = hal_srng_src_get_next(
  1785. soc->hal_soc,
  1786. soc->wbm_idle_link_ring.hal_srng))) {
  1787. hal_set_link_desc_addr(desc,
  1788. LINK_DESC_COOKIE(desc_id, i), paddr);
  1789. num_entries--;
  1790. desc_id++;
  1791. paddr += link_desc_size;
  1792. }
  1793. }
  1794. hal_srng_access_end_unlocked(soc->hal_soc,
  1795. soc->wbm_idle_link_ring.hal_srng);
  1796. } else {
  1797. uint32_t num_scatter_bufs;
  1798. uint32_t num_entries_per_buf;
  1799. uint32_t rem_entries;
  1800. uint8_t *scatter_buf_ptr;
  1801. uint16_t scatter_buf_num;
  1802. uint32_t buf_size = 0;
  1803. soc->wbm_idle_scatter_buf_size =
  1804. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1805. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1806. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1807. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1808. soc->hal_soc, total_mem_size,
  1809. soc->wbm_idle_scatter_buf_size);
  1810. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1811. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1812. FL("scatter bufs size out of bounds"));
  1813. goto fail;
  1814. }
  1815. for (i = 0; i < num_scatter_bufs; i++) {
  1816. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1817. if (!dp_is_soc_reinit(soc)) {
  1818. buf_size = soc->wbm_idle_scatter_buf_size;
  1819. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1820. qdf_mem_alloc_consistent(soc->osdev,
  1821. soc->osdev->
  1822. dev,
  1823. buf_size,
  1824. baseaddr);
  1825. }
  1826. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1827. QDF_TRACE(QDF_MODULE_ID_DP,
  1828. QDF_TRACE_LEVEL_ERROR,
  1829. FL("Scatter lst memory alloc fail"));
  1830. goto fail;
  1831. }
  1832. }
  1833. /* Populate idle list scatter buffers with link descriptor
  1834. * pointers
  1835. */
  1836. scatter_buf_num = 0;
  1837. scatter_buf_ptr = (uint8_t *)(
  1838. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1839. rem_entries = num_entries_per_buf;
  1840. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1841. soc->link_desc_banks[i].base_paddr; i++) {
  1842. uint32_t num_link_descs =
  1843. (soc->link_desc_banks[i].size -
  1844. ((unsigned long)(
  1845. soc->link_desc_banks[i].base_vaddr) -
  1846. (unsigned long)(
  1847. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1848. / link_desc_size;
  1849. unsigned long paddr = (unsigned long)(
  1850. soc->link_desc_banks[i].base_paddr);
  1851. while (num_link_descs) {
  1852. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1853. LINK_DESC_COOKIE(desc_id, i), paddr);
  1854. num_link_descs--;
  1855. desc_id++;
  1856. paddr += link_desc_size;
  1857. rem_entries--;
  1858. if (rem_entries) {
  1859. scatter_buf_ptr += entry_size;
  1860. } else {
  1861. rem_entries = num_entries_per_buf;
  1862. scatter_buf_num++;
  1863. if (scatter_buf_num >= num_scatter_bufs)
  1864. break;
  1865. scatter_buf_ptr = (uint8_t *)(
  1866. soc->wbm_idle_scatter_buf_base_vaddr[
  1867. scatter_buf_num]);
  1868. }
  1869. }
  1870. }
  1871. /* Setup link descriptor idle list in HW */
  1872. hal_setup_link_idle_list(soc->hal_soc,
  1873. soc->wbm_idle_scatter_buf_base_paddr,
  1874. soc->wbm_idle_scatter_buf_base_vaddr,
  1875. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1876. (uint32_t)(scatter_buf_ptr -
  1877. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1878. scatter_buf_num-1])), total_link_descs);
  1879. }
  1880. return 0;
  1881. fail:
  1882. if (soc->wbm_idle_link_ring.hal_srng) {
  1883. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1884. WBM_IDLE_LINK, 0);
  1885. }
  1886. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1887. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1888. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1889. soc->wbm_idle_scatter_buf_size,
  1890. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1891. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1892. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1893. }
  1894. }
  1895. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1896. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1897. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1898. soc->link_desc_banks[i].size,
  1899. soc->link_desc_banks[i].base_vaddr_unaligned,
  1900. soc->link_desc_banks[i].base_paddr_unaligned,
  1901. 0);
  1902. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1903. }
  1904. }
  1905. return QDF_STATUS_E_FAILURE;
  1906. }
  1907. /*
  1908. * Free link descriptor pool that was setup HW
  1909. */
  1910. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1911. {
  1912. int i;
  1913. if (soc->wbm_idle_link_ring.hal_srng) {
  1914. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1915. WBM_IDLE_LINK, 0);
  1916. }
  1917. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1918. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1919. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1920. soc->wbm_idle_scatter_buf_size,
  1921. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1922. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1923. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1924. }
  1925. }
  1926. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1927. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1928. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1929. soc->link_desc_banks[i].size,
  1930. soc->link_desc_banks[i].base_vaddr_unaligned,
  1931. soc->link_desc_banks[i].base_paddr_unaligned,
  1932. 0);
  1933. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1934. }
  1935. }
  1936. }
  1937. #ifdef IPA_OFFLOAD
  1938. #define REO_DST_RING_SIZE_QCA6290 1023
  1939. #ifndef QCA_WIFI_QCA8074_VP
  1940. #define REO_DST_RING_SIZE_QCA8074 1023
  1941. #else
  1942. #define REO_DST_RING_SIZE_QCA8074 8
  1943. #endif /* QCA_WIFI_QCA8074_VP */
  1944. #else
  1945. #define REO_DST_RING_SIZE_QCA6290 1024
  1946. #ifndef QCA_WIFI_QCA8074_VP
  1947. #define REO_DST_RING_SIZE_QCA8074 2048
  1948. #else
  1949. #define REO_DST_RING_SIZE_QCA8074 8
  1950. #endif /* QCA_WIFI_QCA8074_VP */
  1951. #endif /* IPA_OFFLOAD */
  1952. /*
  1953. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1954. * @soc: Datapath SOC handle
  1955. *
  1956. * This is a timer function used to age out stale AST nodes from
  1957. * AST table
  1958. */
  1959. #ifdef FEATURE_WDS
  1960. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1961. {
  1962. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1963. struct dp_pdev *pdev;
  1964. struct dp_vdev *vdev;
  1965. struct dp_peer *peer;
  1966. struct dp_ast_entry *ase, *temp_ase;
  1967. int i;
  1968. bool check_wds_ase = false;
  1969. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1970. soc->wds_ast_aging_timer_cnt = 0;
  1971. check_wds_ase = true;
  1972. }
  1973. /* Peer list access lock */
  1974. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1975. /* AST list access lock */
  1976. qdf_spin_lock_bh(&soc->ast_lock);
  1977. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1978. pdev = soc->pdev_list[i];
  1979. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1980. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1981. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1982. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1983. /*
  1984. * Do not expire static ast entries
  1985. * and HM WDS entries
  1986. */
  1987. if (ase->type !=
  1988. CDP_TXRX_AST_TYPE_WDS &&
  1989. ase->type !=
  1990. CDP_TXRX_AST_TYPE_MEC &&
  1991. ase->type !=
  1992. CDP_TXRX_AST_TYPE_DA)
  1993. continue;
  1994. /* Expire MEC entry every n sec.
  1995. * This needs to be expired in
  1996. * case if STA backbone is made as
  1997. * AP backbone, In this case it needs
  1998. * to be re-added as a WDS entry.
  1999. */
  2000. if (ase->is_active && ase->type ==
  2001. CDP_TXRX_AST_TYPE_MEC) {
  2002. ase->is_active = FALSE;
  2003. continue;
  2004. } else if (ase->is_active &&
  2005. check_wds_ase) {
  2006. ase->is_active = FALSE;
  2007. continue;
  2008. }
  2009. if (ase->type ==
  2010. CDP_TXRX_AST_TYPE_MEC) {
  2011. DP_STATS_INC(soc,
  2012. ast.aged_out, 1);
  2013. dp_peer_del_ast(soc, ase);
  2014. } else if (check_wds_ase) {
  2015. DP_STATS_INC(soc,
  2016. ast.aged_out, 1);
  2017. dp_peer_del_ast(soc, ase);
  2018. }
  2019. }
  2020. }
  2021. }
  2022. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2023. }
  2024. qdf_spin_unlock_bh(&soc->ast_lock);
  2025. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2026. if (qdf_atomic_read(&soc->cmn_init_done))
  2027. qdf_timer_mod(&soc->ast_aging_timer,
  2028. DP_AST_AGING_TIMER_DEFAULT_MS);
  2029. }
  2030. /*
  2031. * dp_soc_wds_attach() - Setup WDS timer and AST table
  2032. * @soc: Datapath SOC handle
  2033. *
  2034. * Return: None
  2035. */
  2036. static void dp_soc_wds_attach(struct dp_soc *soc)
  2037. {
  2038. soc->wds_ast_aging_timer_cnt = 0;
  2039. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  2040. dp_ast_aging_timer_fn, (void *)soc,
  2041. QDF_TIMER_TYPE_WAKE_APPS);
  2042. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  2043. }
  2044. /*
  2045. * dp_soc_wds_detach() - Detach WDS data structures and timers
  2046. * @txrx_soc: DP SOC handle
  2047. *
  2048. * Return: None
  2049. */
  2050. static void dp_soc_wds_detach(struct dp_soc *soc)
  2051. {
  2052. qdf_timer_stop(&soc->ast_aging_timer);
  2053. qdf_timer_free(&soc->ast_aging_timer);
  2054. }
  2055. #else
  2056. static void dp_soc_wds_attach(struct dp_soc *soc)
  2057. {
  2058. }
  2059. static void dp_soc_wds_detach(struct dp_soc *soc)
  2060. {
  2061. }
  2062. #endif
  2063. /*
  2064. * dp_soc_reset_ring_map() - Reset cpu ring map
  2065. * @soc: Datapath soc handler
  2066. *
  2067. * This api resets the default cpu ring map
  2068. */
  2069. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2070. {
  2071. uint8_t i;
  2072. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2073. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2074. switch (nss_config) {
  2075. case dp_nss_cfg_first_radio:
  2076. /*
  2077. * Setting Tx ring map for one nss offloaded radio
  2078. */
  2079. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2080. break;
  2081. case dp_nss_cfg_second_radio:
  2082. /*
  2083. * Setting Tx ring for two nss offloaded radios
  2084. */
  2085. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2086. break;
  2087. case dp_nss_cfg_dbdc:
  2088. /*
  2089. * Setting Tx ring map for 2 nss offloaded radios
  2090. */
  2091. soc->tx_ring_map[i] =
  2092. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2093. break;
  2094. case dp_nss_cfg_dbtc:
  2095. /*
  2096. * Setting Tx ring map for 3 nss offloaded radios
  2097. */
  2098. soc->tx_ring_map[i] =
  2099. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2100. break;
  2101. default:
  2102. dp_err("tx_ring_map failed due to invalid nss cfg");
  2103. break;
  2104. }
  2105. }
  2106. }
  2107. /*
  2108. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2109. * @dp_soc - DP soc handle
  2110. * @ring_type - ring type
  2111. * @ring_num - ring_num
  2112. *
  2113. * return 0 or 1
  2114. */
  2115. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2116. {
  2117. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2118. uint8_t status = 0;
  2119. switch (ring_type) {
  2120. case WBM2SW_RELEASE:
  2121. case REO_DST:
  2122. case RXDMA_BUF:
  2123. status = ((nss_config) & (1 << ring_num));
  2124. break;
  2125. default:
  2126. break;
  2127. }
  2128. return status;
  2129. }
  2130. /*
  2131. * dp_soc_reset_intr_mask() - reset interrupt mask
  2132. * @dp_soc - DP Soc handle
  2133. *
  2134. * Return: Return void
  2135. */
  2136. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2137. {
  2138. uint8_t j;
  2139. int *grp_mask = NULL;
  2140. int group_number, mask, num_ring;
  2141. /* number of tx ring */
  2142. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2143. /*
  2144. * group mask for tx completion ring.
  2145. */
  2146. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2147. /* loop and reset the mask for only offloaded ring */
  2148. for (j = 0; j < num_ring; j++) {
  2149. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2150. continue;
  2151. }
  2152. /*
  2153. * Group number corresponding to tx offloaded ring.
  2154. */
  2155. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2156. if (group_number < 0) {
  2157. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2158. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2159. WBM2SW_RELEASE, j);
  2160. return;
  2161. }
  2162. /* reset the tx mask for offloaded ring */
  2163. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2164. mask &= (~(1 << j));
  2165. /*
  2166. * reset the interrupt mask for offloaded ring.
  2167. */
  2168. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2169. }
  2170. /* number of rx rings */
  2171. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2172. /*
  2173. * group mask for reo destination ring.
  2174. */
  2175. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2176. /* loop and reset the mask for only offloaded ring */
  2177. for (j = 0; j < num_ring; j++) {
  2178. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2179. continue;
  2180. }
  2181. /*
  2182. * Group number corresponding to rx offloaded ring.
  2183. */
  2184. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2185. if (group_number < 0) {
  2186. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2187. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2188. REO_DST, j);
  2189. return;
  2190. }
  2191. /* set the interrupt mask for offloaded ring */
  2192. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2193. mask &= (~(1 << j));
  2194. /*
  2195. * set the interrupt mask to zero for rx offloaded radio.
  2196. */
  2197. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2198. }
  2199. /*
  2200. * group mask for Rx buffer refill ring
  2201. */
  2202. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2203. /* loop and reset the mask for only offloaded ring */
  2204. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2205. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2206. continue;
  2207. }
  2208. /*
  2209. * Group number corresponding to rx offloaded ring.
  2210. */
  2211. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2212. if (group_number < 0) {
  2213. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2214. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2215. REO_DST, j);
  2216. return;
  2217. }
  2218. /* set the interrupt mask for offloaded ring */
  2219. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2220. group_number);
  2221. mask &= (~(1 << j));
  2222. /*
  2223. * set the interrupt mask to zero for rx offloaded radio.
  2224. */
  2225. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2226. group_number, mask);
  2227. }
  2228. }
  2229. #ifdef IPA_OFFLOAD
  2230. /**
  2231. * dp_reo_remap_config() - configure reo remap register value based
  2232. * nss configuration.
  2233. * based on offload_radio value below remap configuration
  2234. * get applied.
  2235. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2236. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2237. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2238. * 3 - both Radios handled by NSS (remap not required)
  2239. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2240. *
  2241. * @remap1: output parameter indicates reo remap 1 register value
  2242. * @remap2: output parameter indicates reo remap 2 register value
  2243. * Return: bool type, true if remap is configured else false.
  2244. */
  2245. static bool dp_reo_remap_config(struct dp_soc *soc,
  2246. uint32_t *remap1,
  2247. uint32_t *remap2)
  2248. {
  2249. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2250. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2251. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2252. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2253. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2254. return true;
  2255. }
  2256. #else
  2257. static bool dp_reo_remap_config(struct dp_soc *soc,
  2258. uint32_t *remap1,
  2259. uint32_t *remap2)
  2260. {
  2261. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2262. switch (offload_radio) {
  2263. case dp_nss_cfg_default:
  2264. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2265. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2266. (0x3 << 18) | (0x4 << 21)) << 8;
  2267. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2268. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2269. (0x3 << 18) | (0x4 << 21)) << 8;
  2270. break;
  2271. case dp_nss_cfg_first_radio:
  2272. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2273. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2274. (0x2 << 18) | (0x3 << 21)) << 8;
  2275. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2276. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2277. (0x4 << 18) | (0x2 << 21)) << 8;
  2278. break;
  2279. case dp_nss_cfg_second_radio:
  2280. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2281. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2282. (0x1 << 18) | (0x3 << 21)) << 8;
  2283. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2284. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2285. (0x4 << 18) | (0x1 << 21)) << 8;
  2286. break;
  2287. case dp_nss_cfg_dbdc:
  2288. case dp_nss_cfg_dbtc:
  2289. /* return false if both or all are offloaded to NSS */
  2290. return false;
  2291. }
  2292. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2293. *remap1, *remap2, offload_radio);
  2294. return true;
  2295. }
  2296. #endif
  2297. /*
  2298. * dp_reo_frag_dst_set() - configure reo register to set the
  2299. * fragment destination ring
  2300. * @soc : Datapath soc
  2301. * @frag_dst_ring : output parameter to set fragment destination ring
  2302. *
  2303. * Based on offload_radio below fragment destination rings is selected
  2304. * 0 - TCL
  2305. * 1 - SW1
  2306. * 2 - SW2
  2307. * 3 - SW3
  2308. * 4 - SW4
  2309. * 5 - Release
  2310. * 6 - FW
  2311. * 7 - alternate select
  2312. *
  2313. * return: void
  2314. */
  2315. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2316. {
  2317. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2318. switch (offload_radio) {
  2319. case dp_nss_cfg_default:
  2320. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2321. break;
  2322. case dp_nss_cfg_dbdc:
  2323. case dp_nss_cfg_dbtc:
  2324. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2325. break;
  2326. default:
  2327. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2328. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2329. break;
  2330. }
  2331. }
  2332. #ifdef ENABLE_VERBOSE_DEBUG
  2333. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2334. {
  2335. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2336. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2337. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  2338. is_dp_verbose_debug_enabled = true;
  2339. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  2340. hal_set_verbose_debug(true);
  2341. else
  2342. hal_set_verbose_debug(false);
  2343. }
  2344. #else
  2345. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2346. {
  2347. }
  2348. #endif
  2349. /*
  2350. * dp_soc_cmn_setup() - Common SoC level initializion
  2351. * @soc: Datapath SOC handle
  2352. *
  2353. * This is an internal function used to setup common SOC data structures,
  2354. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2355. */
  2356. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2357. {
  2358. int i;
  2359. struct hal_reo_params reo_params;
  2360. int tx_ring_size;
  2361. int tx_comp_ring_size;
  2362. int reo_dst_ring_size;
  2363. uint32_t entries;
  2364. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2365. if (qdf_atomic_read(&soc->cmn_init_done))
  2366. return 0;
  2367. if (dp_hw_link_desc_pool_setup(soc))
  2368. goto fail1;
  2369. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2370. dp_enable_verbose_debug(soc);
  2371. /* Setup SRNG rings */
  2372. /* Common rings */
  2373. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2374. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2375. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2376. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2377. goto fail1;
  2378. }
  2379. soc->num_tcl_data_rings = 0;
  2380. /* Tx data rings */
  2381. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2382. soc->num_tcl_data_rings =
  2383. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2384. tx_comp_ring_size =
  2385. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2386. tx_ring_size =
  2387. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2388. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2389. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2390. TCL_DATA, i, 0, tx_ring_size)) {
  2391. QDF_TRACE(QDF_MODULE_ID_DP,
  2392. QDF_TRACE_LEVEL_ERROR,
  2393. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2394. goto fail1;
  2395. }
  2396. /*
  2397. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2398. * count
  2399. */
  2400. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2401. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2402. QDF_TRACE(QDF_MODULE_ID_DP,
  2403. QDF_TRACE_LEVEL_ERROR,
  2404. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2405. goto fail1;
  2406. }
  2407. }
  2408. } else {
  2409. /* This will be incremented during per pdev ring setup */
  2410. soc->num_tcl_data_rings = 0;
  2411. }
  2412. if (dp_tx_soc_attach(soc)) {
  2413. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2414. FL("dp_tx_soc_attach failed"));
  2415. goto fail1;
  2416. }
  2417. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2418. /* TCL command and status rings */
  2419. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2420. entries)) {
  2421. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2422. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2423. goto fail1;
  2424. }
  2425. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2426. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2427. entries)) {
  2428. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2429. FL("dp_srng_setup failed for tcl_status_ring"));
  2430. goto fail1;
  2431. }
  2432. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2433. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2434. * descriptors
  2435. */
  2436. /* Rx data rings */
  2437. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2438. soc->num_reo_dest_rings =
  2439. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2440. QDF_TRACE(QDF_MODULE_ID_DP,
  2441. QDF_TRACE_LEVEL_INFO,
  2442. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2443. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2444. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2445. i, 0, reo_dst_ring_size)) {
  2446. QDF_TRACE(QDF_MODULE_ID_DP,
  2447. QDF_TRACE_LEVEL_ERROR,
  2448. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2449. goto fail1;
  2450. }
  2451. }
  2452. } else {
  2453. /* This will be incremented during per pdev ring setup */
  2454. soc->num_reo_dest_rings = 0;
  2455. }
  2456. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2457. /* LMAC RxDMA to SW Rings configuration */
  2458. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2459. /* Only valid for MCL */
  2460. struct dp_pdev *pdev = soc->pdev_list[0];
  2461. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2462. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2463. RXDMA_DST, 0, i,
  2464. entries)) {
  2465. QDF_TRACE(QDF_MODULE_ID_DP,
  2466. QDF_TRACE_LEVEL_ERROR,
  2467. FL(RNG_ERR "rxdma_err_dst_ring"));
  2468. goto fail1;
  2469. }
  2470. }
  2471. }
  2472. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2473. /* REO reinjection ring */
  2474. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2475. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2476. entries)) {
  2477. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2478. FL("dp_srng_setup failed for reo_reinject_ring"));
  2479. goto fail1;
  2480. }
  2481. /* Rx release ring */
  2482. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2483. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2484. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2485. FL("dp_srng_setup failed for rx_rel_ring"));
  2486. goto fail1;
  2487. }
  2488. /* Rx exception ring */
  2489. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2490. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2491. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2492. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2493. FL("dp_srng_setup failed for reo_exception_ring"));
  2494. goto fail1;
  2495. }
  2496. /* REO command and status rings */
  2497. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2498. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2499. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2500. FL("dp_srng_setup failed for reo_cmd_ring"));
  2501. goto fail1;
  2502. }
  2503. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2504. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2505. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2506. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2507. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2508. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2509. FL("dp_srng_setup failed for reo_status_ring"));
  2510. goto fail1;
  2511. }
  2512. /* Reset the cpu ring map if radio is NSS offloaded */
  2513. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2514. dp_soc_reset_cpu_ring_map(soc);
  2515. dp_soc_reset_intr_mask(soc);
  2516. }
  2517. /* Setup HW REO */
  2518. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2519. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2520. /*
  2521. * Reo ring remap is not required if both radios
  2522. * are offloaded to NSS
  2523. */
  2524. if (!dp_reo_remap_config(soc,
  2525. &reo_params.remap1,
  2526. &reo_params.remap2))
  2527. goto out;
  2528. reo_params.rx_hash_enabled = true;
  2529. }
  2530. /* setup the global rx defrag waitlist */
  2531. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2532. soc->rx.defrag.timeout_ms =
  2533. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2534. soc->rx.defrag.next_flush_ms = 0;
  2535. soc->rx.flags.defrag_timeout_check =
  2536. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2537. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2538. out:
  2539. /*
  2540. * set the fragment destination ring
  2541. */
  2542. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2543. hal_reo_setup(soc->hal_soc, &reo_params);
  2544. qdf_atomic_set(&soc->cmn_init_done, 1);
  2545. dp_soc_wds_attach(soc);
  2546. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2547. return 0;
  2548. fail1:
  2549. /*
  2550. * Cleanup will be done as part of soc_detach, which will
  2551. * be called on pdev attach failure
  2552. */
  2553. return QDF_STATUS_E_FAILURE;
  2554. }
  2555. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2556. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2557. {
  2558. struct cdp_lro_hash_config lro_hash;
  2559. QDF_STATUS status;
  2560. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2561. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2562. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2563. dp_err("LRO, GRO and RX hash disabled");
  2564. return QDF_STATUS_E_FAILURE;
  2565. }
  2566. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2567. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2568. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2569. lro_hash.lro_enable = 1;
  2570. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2571. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2572. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2573. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2574. }
  2575. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2576. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2577. LRO_IPV4_SEED_ARR_SZ));
  2578. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2579. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2580. LRO_IPV6_SEED_ARR_SZ));
  2581. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2582. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2583. QDF_BUG(0);
  2584. dp_err("lro_hash_config not configured");
  2585. return QDF_STATUS_E_FAILURE;
  2586. }
  2587. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2588. &lro_hash);
  2589. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2590. dp_err("failed to send lro_hash_config to FW %u", status);
  2591. return status;
  2592. }
  2593. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2594. lro_hash.lro_enable, lro_hash.tcp_flag,
  2595. lro_hash.tcp_flag_mask);
  2596. dp_info("toeplitz_hash_ipv4:");
  2597. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2598. (void *)lro_hash.toeplitz_hash_ipv4,
  2599. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2600. LRO_IPV4_SEED_ARR_SZ));
  2601. dp_info("toeplitz_hash_ipv6:");
  2602. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2603. (void *)lro_hash.toeplitz_hash_ipv6,
  2604. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2605. LRO_IPV6_SEED_ARR_SZ));
  2606. return status;
  2607. }
  2608. /*
  2609. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2610. * @soc: data path SoC handle
  2611. * @pdev: Physical device handle
  2612. *
  2613. * Return: 0 - success, > 0 - failure
  2614. */
  2615. #ifdef QCA_HOST2FW_RXBUF_RING
  2616. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2617. struct dp_pdev *pdev)
  2618. {
  2619. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2620. int max_mac_rings;
  2621. int i;
  2622. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2623. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2624. for (i = 0; i < max_mac_rings; i++) {
  2625. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  2626. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2627. RXDMA_BUF, 1, i,
  2628. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2629. QDF_TRACE(QDF_MODULE_ID_DP,
  2630. QDF_TRACE_LEVEL_ERROR,
  2631. FL("failed rx mac ring setup"));
  2632. return QDF_STATUS_E_FAILURE;
  2633. }
  2634. }
  2635. return QDF_STATUS_SUCCESS;
  2636. }
  2637. #else
  2638. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2639. struct dp_pdev *pdev)
  2640. {
  2641. return QDF_STATUS_SUCCESS;
  2642. }
  2643. #endif
  2644. /**
  2645. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2646. * @pdev - DP_PDEV handle
  2647. *
  2648. * Return: void
  2649. */
  2650. static inline void
  2651. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2652. {
  2653. uint8_t map_id;
  2654. struct dp_soc *soc = pdev->soc;
  2655. if (!soc)
  2656. return;
  2657. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2658. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2659. default_dscp_tid_map,
  2660. sizeof(default_dscp_tid_map));
  2661. }
  2662. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2663. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2664. default_dscp_tid_map,
  2665. map_id);
  2666. }
  2667. }
  2668. /**
  2669. * dp_pcp_tid_map_setup(): Initialize the pcp-tid maps
  2670. * @pdev - DP_PDEV handle
  2671. *
  2672. * Return: void
  2673. */
  2674. static inline void
  2675. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  2676. {
  2677. struct dp_soc *soc = pdev->soc;
  2678. if (!soc)
  2679. return;
  2680. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  2681. sizeof(default_pcp_tid_map));
  2682. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  2683. }
  2684. #ifdef IPA_OFFLOAD
  2685. /**
  2686. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2687. * @soc: data path instance
  2688. * @pdev: core txrx pdev context
  2689. *
  2690. * Return: QDF_STATUS_SUCCESS: success
  2691. * QDF_STATUS_E_RESOURCES: Error return
  2692. */
  2693. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2694. struct dp_pdev *pdev)
  2695. {
  2696. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2697. int entries;
  2698. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2699. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2700. /* Setup second Rx refill buffer ring */
  2701. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2702. IPA_RX_REFILL_BUF_RING_IDX,
  2703. pdev->pdev_id,
  2704. entries)) {
  2705. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2706. FL("dp_srng_setup failed second rx refill ring"));
  2707. return QDF_STATUS_E_FAILURE;
  2708. }
  2709. return QDF_STATUS_SUCCESS;
  2710. }
  2711. /**
  2712. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2713. * @soc: data path instance
  2714. * @pdev: core txrx pdev context
  2715. *
  2716. * Return: void
  2717. */
  2718. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2719. struct dp_pdev *pdev)
  2720. {
  2721. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2722. IPA_RX_REFILL_BUF_RING_IDX);
  2723. }
  2724. #else
  2725. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2726. struct dp_pdev *pdev)
  2727. {
  2728. return QDF_STATUS_SUCCESS;
  2729. }
  2730. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2731. struct dp_pdev *pdev)
  2732. {
  2733. }
  2734. #endif
  2735. #if !defined(DISABLE_MON_CONFIG)
  2736. /**
  2737. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2738. * @soc: soc handle
  2739. * @pdev: physical device handle
  2740. *
  2741. * Return: nonzero on failure and zero on success
  2742. */
  2743. static
  2744. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2745. {
  2746. int mac_id = 0;
  2747. int pdev_id = pdev->pdev_id;
  2748. int entries;
  2749. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2750. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2751. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2752. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2753. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2754. entries =
  2755. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2756. if (dp_srng_setup(soc,
  2757. &pdev->rxdma_mon_buf_ring[mac_id],
  2758. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2759. entries)) {
  2760. QDF_TRACE(QDF_MODULE_ID_DP,
  2761. QDF_TRACE_LEVEL_ERROR,
  2762. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2763. return QDF_STATUS_E_NOMEM;
  2764. }
  2765. entries =
  2766. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2767. if (dp_srng_setup(soc,
  2768. &pdev->rxdma_mon_dst_ring[mac_id],
  2769. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2770. entries)) {
  2771. QDF_TRACE(QDF_MODULE_ID_DP,
  2772. QDF_TRACE_LEVEL_ERROR,
  2773. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2774. return QDF_STATUS_E_NOMEM;
  2775. }
  2776. entries =
  2777. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2778. if (dp_srng_setup(soc,
  2779. &pdev->rxdma_mon_status_ring[mac_id],
  2780. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2781. entries)) {
  2782. QDF_TRACE(QDF_MODULE_ID_DP,
  2783. QDF_TRACE_LEVEL_ERROR,
  2784. FL(RNG_ERR "rxdma_mon_status_ring"));
  2785. return QDF_STATUS_E_NOMEM;
  2786. }
  2787. entries =
  2788. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2789. if (dp_srng_setup(soc,
  2790. &pdev->rxdma_mon_desc_ring[mac_id],
  2791. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2792. entries)) {
  2793. QDF_TRACE(QDF_MODULE_ID_DP,
  2794. QDF_TRACE_LEVEL_ERROR,
  2795. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2796. return QDF_STATUS_E_NOMEM;
  2797. }
  2798. } else {
  2799. entries =
  2800. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2801. if (dp_srng_setup(soc,
  2802. &pdev->rxdma_mon_status_ring[mac_id],
  2803. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2804. entries)) {
  2805. QDF_TRACE(QDF_MODULE_ID_DP,
  2806. QDF_TRACE_LEVEL_ERROR,
  2807. FL(RNG_ERR "rxdma_mon_status_ring"));
  2808. return QDF_STATUS_E_NOMEM;
  2809. }
  2810. }
  2811. }
  2812. return QDF_STATUS_SUCCESS;
  2813. }
  2814. #else
  2815. static
  2816. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2817. {
  2818. return QDF_STATUS_SUCCESS;
  2819. }
  2820. #endif
  2821. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2822. * @pdev_hdl: pdev handle
  2823. */
  2824. #ifdef ATH_SUPPORT_EXT_STAT
  2825. void dp_iterate_update_peer_list(void *pdev_hdl)
  2826. {
  2827. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2828. struct dp_soc *soc = pdev->soc;
  2829. struct dp_vdev *vdev = NULL;
  2830. struct dp_peer *peer = NULL;
  2831. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2832. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2833. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2834. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2835. dp_cal_client_update_peer_stats(&peer->stats);
  2836. }
  2837. }
  2838. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2839. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2840. }
  2841. #else
  2842. void dp_iterate_update_peer_list(void *pdev_hdl)
  2843. {
  2844. }
  2845. #endif
  2846. /*
  2847. * dp_pdev_attach_wifi3() - attach txrx pdev
  2848. * @ctrl_pdev: Opaque PDEV object
  2849. * @txrx_soc: Datapath SOC handle
  2850. * @htc_handle: HTC handle for host-target interface
  2851. * @qdf_osdev: QDF OS device
  2852. * @pdev_id: PDEV ID
  2853. *
  2854. * Return: DP PDEV handle on success, NULL on failure
  2855. */
  2856. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2857. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2858. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2859. {
  2860. int tx_ring_size;
  2861. int tx_comp_ring_size;
  2862. int reo_dst_ring_size;
  2863. int entries;
  2864. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2865. int nss_cfg;
  2866. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2867. struct dp_pdev *pdev = NULL;
  2868. if (dp_is_soc_reinit(soc))
  2869. pdev = soc->pdev_list[pdev_id];
  2870. else
  2871. pdev = qdf_mem_malloc(sizeof(*pdev));
  2872. if (!pdev) {
  2873. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2874. FL("DP PDEV memory allocation failed"));
  2875. goto fail0;
  2876. }
  2877. /*
  2878. * Variable to prevent double pdev deinitialization during
  2879. * radio detach execution .i.e. in the absence of any vdev.
  2880. */
  2881. pdev->pdev_deinit = 0;
  2882. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2883. if (!pdev->invalid_peer) {
  2884. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2885. FL("Invalid peer memory allocation failed"));
  2886. qdf_mem_free(pdev);
  2887. goto fail0;
  2888. }
  2889. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2890. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2891. if (!pdev->wlan_cfg_ctx) {
  2892. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2893. FL("pdev cfg_attach failed"));
  2894. qdf_mem_free(pdev->invalid_peer);
  2895. qdf_mem_free(pdev);
  2896. goto fail0;
  2897. }
  2898. /*
  2899. * set nss pdev config based on soc config
  2900. */
  2901. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2902. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2903. (nss_cfg & (1 << pdev_id)));
  2904. pdev->soc = soc;
  2905. pdev->ctrl_pdev = ctrl_pdev;
  2906. pdev->pdev_id = pdev_id;
  2907. soc->pdev_list[pdev_id] = pdev;
  2908. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2909. soc->pdev_count++;
  2910. TAILQ_INIT(&pdev->vdev_list);
  2911. qdf_spinlock_create(&pdev->vdev_list_lock);
  2912. pdev->vdev_count = 0;
  2913. qdf_spinlock_create(&pdev->tx_mutex);
  2914. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2915. TAILQ_INIT(&pdev->neighbour_peers_list);
  2916. pdev->neighbour_peers_added = false;
  2917. pdev->monitor_configured = false;
  2918. if (dp_soc_cmn_setup(soc)) {
  2919. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2920. FL("dp_soc_cmn_setup failed"));
  2921. goto fail1;
  2922. }
  2923. /* Setup per PDEV TCL rings if configured */
  2924. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2925. tx_ring_size =
  2926. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2927. tx_comp_ring_size =
  2928. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2929. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2930. pdev_id, pdev_id, tx_ring_size)) {
  2931. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2932. FL("dp_srng_setup failed for tcl_data_ring"));
  2933. goto fail1;
  2934. }
  2935. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2936. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2937. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2938. FL("dp_srng_setup failed for tx_comp_ring"));
  2939. goto fail1;
  2940. }
  2941. soc->num_tcl_data_rings++;
  2942. }
  2943. /* Tx specific init */
  2944. if (dp_tx_pdev_attach(pdev)) {
  2945. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2946. FL("dp_tx_pdev_attach failed"));
  2947. goto fail1;
  2948. }
  2949. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2950. /* Setup per PDEV REO rings if configured */
  2951. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2952. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2953. pdev_id, pdev_id, reo_dst_ring_size)) {
  2954. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2955. FL("dp_srng_setup failed for reo_dest_ringn"));
  2956. goto fail1;
  2957. }
  2958. soc->num_reo_dest_rings++;
  2959. }
  2960. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2961. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2962. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2963. FL("dp_srng_setup failed rx refill ring"));
  2964. goto fail1;
  2965. }
  2966. if (dp_rxdma_ring_setup(soc, pdev)) {
  2967. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2968. FL("RXDMA ring config failed"));
  2969. goto fail1;
  2970. }
  2971. if (dp_mon_rings_setup(soc, pdev)) {
  2972. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2973. FL("MONITOR rings setup failed"));
  2974. goto fail1;
  2975. }
  2976. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2977. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2978. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2979. 0, pdev_id,
  2980. entries)) {
  2981. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2982. FL(RNG_ERR "rxdma_err_dst_ring"));
  2983. goto fail1;
  2984. }
  2985. }
  2986. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2987. goto fail1;
  2988. if (dp_ipa_ring_resource_setup(soc, pdev))
  2989. goto fail1;
  2990. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2991. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2992. FL("dp_ipa_uc_attach failed"));
  2993. goto fail1;
  2994. }
  2995. /* Rx specific init */
  2996. if (dp_rx_pdev_attach(pdev)) {
  2997. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2998. FL("dp_rx_pdev_attach failed"));
  2999. goto fail1;
  3000. }
  3001. DP_STATS_INIT(pdev);
  3002. /* Monitor filter init */
  3003. pdev->mon_filter_mode = MON_FILTER_ALL;
  3004. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  3005. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  3006. pdev->fp_data_filter = FILTER_DATA_ALL;
  3007. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  3008. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  3009. pdev->mo_data_filter = FILTER_DATA_ALL;
  3010. dp_local_peer_id_pool_init(pdev);
  3011. dp_dscp_tid_map_setup(pdev);
  3012. dp_pcp_tid_map_setup(pdev);
  3013. /* Rx monitor mode specific init */
  3014. if (dp_rx_pdev_mon_attach(pdev)) {
  3015. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3016. "dp_rx_pdev_mon_attach failed");
  3017. goto fail1;
  3018. }
  3019. if (dp_wdi_event_attach(pdev)) {
  3020. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3021. "dp_wdi_evet_attach failed");
  3022. goto fail1;
  3023. }
  3024. /* set the reo destination during initialization */
  3025. pdev->reo_dest = pdev->pdev_id + 1;
  3026. /*
  3027. * initialize ppdu tlv list
  3028. */
  3029. TAILQ_INIT(&pdev->ppdu_info_list);
  3030. pdev->tlv_count = 0;
  3031. pdev->list_depth = 0;
  3032. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  3033. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  3034. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  3035. TRUE);
  3036. /* initlialize cal client timer */
  3037. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  3038. &dp_iterate_update_peer_list);
  3039. qdf_event_create(&pdev->fw_peer_stats_event);
  3040. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3041. return (struct cdp_pdev *)pdev;
  3042. fail1:
  3043. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  3044. fail0:
  3045. return NULL;
  3046. }
  3047. /*
  3048. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  3049. * @soc: data path SoC handle
  3050. * @pdev: Physical device handle
  3051. *
  3052. * Return: void
  3053. */
  3054. #ifdef QCA_HOST2FW_RXBUF_RING
  3055. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3056. struct dp_pdev *pdev)
  3057. {
  3058. int max_mac_rings =
  3059. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  3060. int i;
  3061. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  3062. max_mac_rings : MAX_RX_MAC_RINGS;
  3063. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  3064. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  3065. RXDMA_BUF, 1);
  3066. qdf_timer_free(&soc->mon_reap_timer);
  3067. }
  3068. #else
  3069. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3070. struct dp_pdev *pdev)
  3071. {
  3072. }
  3073. #endif
  3074. /*
  3075. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  3076. * @pdev: device object
  3077. *
  3078. * Return: void
  3079. */
  3080. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  3081. {
  3082. struct dp_neighbour_peer *peer = NULL;
  3083. struct dp_neighbour_peer *temp_peer = NULL;
  3084. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3085. neighbour_peer_list_elem, temp_peer) {
  3086. /* delete this peer from the list */
  3087. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3088. peer, neighbour_peer_list_elem);
  3089. qdf_mem_free(peer);
  3090. }
  3091. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3092. }
  3093. /**
  3094. * dp_htt_ppdu_stats_detach() - detach stats resources
  3095. * @pdev: Datapath PDEV handle
  3096. *
  3097. * Return: void
  3098. */
  3099. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3100. {
  3101. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3102. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3103. ppdu_info_list_elem, ppdu_info_next) {
  3104. if (!ppdu_info)
  3105. break;
  3106. qdf_assert_always(ppdu_info->nbuf);
  3107. qdf_nbuf_free(ppdu_info->nbuf);
  3108. qdf_mem_free(ppdu_info);
  3109. }
  3110. }
  3111. #if !defined(DISABLE_MON_CONFIG)
  3112. static
  3113. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3114. int mac_id)
  3115. {
  3116. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3117. dp_srng_cleanup(soc,
  3118. &pdev->rxdma_mon_buf_ring[mac_id],
  3119. RXDMA_MONITOR_BUF, 0);
  3120. dp_srng_cleanup(soc,
  3121. &pdev->rxdma_mon_dst_ring[mac_id],
  3122. RXDMA_MONITOR_DST, 0);
  3123. dp_srng_cleanup(soc,
  3124. &pdev->rxdma_mon_status_ring[mac_id],
  3125. RXDMA_MONITOR_STATUS, 0);
  3126. dp_srng_cleanup(soc,
  3127. &pdev->rxdma_mon_desc_ring[mac_id],
  3128. RXDMA_MONITOR_DESC, 0);
  3129. dp_srng_cleanup(soc,
  3130. &pdev->rxdma_err_dst_ring[mac_id],
  3131. RXDMA_DST, 0);
  3132. } else {
  3133. dp_srng_cleanup(soc,
  3134. &pdev->rxdma_mon_status_ring[mac_id],
  3135. RXDMA_MONITOR_STATUS, 0);
  3136. dp_srng_cleanup(soc,
  3137. &pdev->rxdma_err_dst_ring[mac_id],
  3138. RXDMA_DST, 0);
  3139. }
  3140. }
  3141. #else
  3142. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3143. int mac_id)
  3144. {
  3145. }
  3146. #endif
  3147. /**
  3148. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3149. *
  3150. * @soc: soc handle
  3151. * @pdev: datapath physical dev handle
  3152. * @mac_id: mac number
  3153. *
  3154. * Return: None
  3155. */
  3156. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3157. int mac_id)
  3158. {
  3159. }
  3160. /**
  3161. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3162. * @pdev: dp pdev handle
  3163. *
  3164. * Return: None
  3165. */
  3166. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3167. {
  3168. uint16_t len = 0;
  3169. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3170. len = sizeof(struct dp_pdev) -
  3171. offsetof(struct dp_pdev, pdev_deinit) -
  3172. sizeof(pdev->pdev_deinit);
  3173. dp_pdev_offset = dp_pdev_offset +
  3174. offsetof(struct dp_pdev, pdev_deinit) +
  3175. sizeof(pdev->pdev_deinit);
  3176. qdf_mem_zero(dp_pdev_offset, len);
  3177. }
  3178. /**
  3179. * dp_pdev_deinit() - Deinit txrx pdev
  3180. * @txrx_pdev: Datapath PDEV handle
  3181. * @force: Force deinit
  3182. *
  3183. * Return: None
  3184. */
  3185. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3186. {
  3187. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3188. struct dp_soc *soc = pdev->soc;
  3189. qdf_nbuf_t curr_nbuf, next_nbuf;
  3190. int mac_id;
  3191. /*
  3192. * Prevent double pdev deinitialization during radio detach
  3193. * execution .i.e. in the absence of any vdev
  3194. */
  3195. if (pdev->pdev_deinit)
  3196. return;
  3197. pdev->pdev_deinit = 1;
  3198. dp_wdi_event_detach(pdev);
  3199. dp_tx_pdev_detach(pdev);
  3200. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3201. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3202. TCL_DATA, pdev->pdev_id);
  3203. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3204. WBM2SW_RELEASE, pdev->pdev_id);
  3205. }
  3206. dp_pktlogmod_exit(pdev);
  3207. dp_rx_pdev_detach(pdev);
  3208. dp_rx_pdev_mon_detach(pdev);
  3209. dp_neighbour_peers_detach(pdev);
  3210. qdf_spinlock_destroy(&pdev->tx_mutex);
  3211. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3212. dp_ipa_uc_detach(soc, pdev);
  3213. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3214. /* Cleanup per PDEV REO rings if configured */
  3215. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3216. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3217. REO_DST, pdev->pdev_id);
  3218. }
  3219. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3220. dp_rxdma_ring_cleanup(soc, pdev);
  3221. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3222. dp_mon_ring_deinit(soc, pdev, mac_id);
  3223. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3224. RXDMA_DST, 0);
  3225. }
  3226. curr_nbuf = pdev->invalid_peer_head_msdu;
  3227. while (curr_nbuf) {
  3228. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3229. qdf_nbuf_free(curr_nbuf);
  3230. curr_nbuf = next_nbuf;
  3231. }
  3232. pdev->invalid_peer_head_msdu = NULL;
  3233. pdev->invalid_peer_tail_msdu = NULL;
  3234. dp_htt_ppdu_stats_detach(pdev);
  3235. qdf_nbuf_free(pdev->sojourn_buf);
  3236. dp_cal_client_detach(&pdev->cal_client_ctx);
  3237. soc->pdev_count--;
  3238. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3239. qdf_mem_free(pdev->invalid_peer);
  3240. qdf_mem_free(pdev->dp_txrx_handle);
  3241. dp_pdev_mem_reset(pdev);
  3242. }
  3243. /**
  3244. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3245. * @txrx_pdev: Datapath PDEV handle
  3246. * @force: Force deinit
  3247. *
  3248. * Return: None
  3249. */
  3250. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3251. {
  3252. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3253. struct dp_soc *soc = pdev->soc;
  3254. soc->dp_soc_reinit = TRUE;
  3255. dp_pdev_deinit(txrx_pdev, force);
  3256. }
  3257. /*
  3258. * dp_pdev_detach() - Complete rest of pdev detach
  3259. * @txrx_pdev: Datapath PDEV handle
  3260. * @force: Force deinit
  3261. *
  3262. * Return: None
  3263. */
  3264. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3265. {
  3266. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3267. struct dp_soc *soc = pdev->soc;
  3268. struct rx_desc_pool *rx_desc_pool;
  3269. int mac_id, mac_for_pdev;
  3270. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3271. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3272. TCL_DATA, pdev->pdev_id);
  3273. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3274. WBM2SW_RELEASE, pdev->pdev_id);
  3275. }
  3276. dp_mon_link_free(pdev);
  3277. /* Cleanup per PDEV REO rings if configured */
  3278. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3279. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3280. REO_DST, pdev->pdev_id);
  3281. }
  3282. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3283. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3284. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3285. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3286. RXDMA_DST, 0);
  3287. if (dp_is_soc_reinit(soc)) {
  3288. mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3289. pdev->pdev_id);
  3290. rx_desc_pool = &soc->rx_desc_status[mac_for_pdev];
  3291. dp_rx_desc_free_array(soc, rx_desc_pool);
  3292. rx_desc_pool = &soc->rx_desc_mon[mac_for_pdev];
  3293. dp_rx_desc_free_array(soc, rx_desc_pool);
  3294. }
  3295. }
  3296. if (dp_is_soc_reinit(soc)) {
  3297. rx_desc_pool = &soc->rx_desc_buf[pdev->pdev_id];
  3298. dp_rx_desc_free_array(soc, rx_desc_pool);
  3299. }
  3300. soc->pdev_list[pdev->pdev_id] = NULL;
  3301. qdf_mem_free(pdev);
  3302. }
  3303. /*
  3304. * dp_pdev_detach_wifi3() - detach txrx pdev
  3305. * @txrx_pdev: Datapath PDEV handle
  3306. * @force: Force detach
  3307. *
  3308. * Return: None
  3309. */
  3310. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3311. {
  3312. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3313. struct dp_soc *soc = pdev->soc;
  3314. if (dp_is_soc_reinit(soc)) {
  3315. dp_pdev_detach(txrx_pdev, force);
  3316. } else {
  3317. dp_pdev_deinit(txrx_pdev, force);
  3318. dp_pdev_detach(txrx_pdev, force);
  3319. }
  3320. }
  3321. /*
  3322. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3323. * @soc: DP SOC handle
  3324. */
  3325. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3326. {
  3327. struct reo_desc_list_node *desc;
  3328. struct dp_rx_tid *rx_tid;
  3329. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3330. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3331. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3332. rx_tid = &desc->rx_tid;
  3333. qdf_mem_unmap_nbytes_single(soc->osdev,
  3334. rx_tid->hw_qdesc_paddr,
  3335. QDF_DMA_BIDIRECTIONAL,
  3336. rx_tid->hw_qdesc_alloc_size);
  3337. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3338. qdf_mem_free(desc);
  3339. }
  3340. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3341. qdf_list_destroy(&soc->reo_desc_freelist);
  3342. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3343. }
  3344. /**
  3345. * dp_soc_mem_reset() - Reset Dp Soc memory
  3346. * @soc: DP handle
  3347. *
  3348. * Return: None
  3349. */
  3350. static void dp_soc_mem_reset(struct dp_soc *soc)
  3351. {
  3352. uint16_t len = 0;
  3353. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3354. len = sizeof(struct dp_soc) -
  3355. offsetof(struct dp_soc, dp_soc_reinit) -
  3356. sizeof(soc->dp_soc_reinit);
  3357. dp_soc_offset = dp_soc_offset +
  3358. offsetof(struct dp_soc, dp_soc_reinit) +
  3359. sizeof(soc->dp_soc_reinit);
  3360. qdf_mem_zero(dp_soc_offset, len);
  3361. }
  3362. /**
  3363. * dp_soc_deinit() - Deinitialize txrx SOC
  3364. * @txrx_soc: Opaque DP SOC handle
  3365. *
  3366. * Return: None
  3367. */
  3368. static void dp_soc_deinit(void *txrx_soc)
  3369. {
  3370. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3371. int i;
  3372. qdf_atomic_set(&soc->cmn_init_done, 0);
  3373. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3374. if (soc->pdev_list[i])
  3375. dp_pdev_deinit((struct cdp_pdev *)
  3376. soc->pdev_list[i], 1);
  3377. }
  3378. qdf_flush_work(&soc->htt_stats.work);
  3379. qdf_disable_work(&soc->htt_stats.work);
  3380. /* Free pending htt stats messages */
  3381. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3382. dp_reo_cmdlist_destroy(soc);
  3383. dp_peer_find_detach(soc);
  3384. /* Free the ring memories */
  3385. /* Common rings */
  3386. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3387. /* Tx data rings */
  3388. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3389. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3390. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3391. TCL_DATA, i);
  3392. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3393. WBM2SW_RELEASE, i);
  3394. }
  3395. }
  3396. /* TCL command and status rings */
  3397. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3398. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3399. /* Rx data rings */
  3400. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3401. soc->num_reo_dest_rings =
  3402. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3403. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3404. /* TODO: Get number of rings and ring sizes
  3405. * from wlan_cfg
  3406. */
  3407. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3408. REO_DST, i);
  3409. }
  3410. }
  3411. /* REO reinjection ring */
  3412. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3413. /* Rx release ring */
  3414. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3415. /* Rx exception ring */
  3416. /* TODO: Better to store ring_type and ring_num in
  3417. * dp_srng during setup
  3418. */
  3419. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3420. /* REO command and status rings */
  3421. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3422. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3423. dp_soc_wds_detach(soc);
  3424. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3425. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3426. htt_soc_htc_dealloc(soc->htt_handle);
  3427. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3428. dp_reo_cmdlist_destroy(soc);
  3429. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3430. dp_reo_desc_freelist_destroy(soc);
  3431. qdf_spinlock_destroy(&soc->ast_lock);
  3432. dp_soc_mem_reset(soc);
  3433. }
  3434. /**
  3435. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3436. * @txrx_soc: Opaque DP SOC handle
  3437. *
  3438. * Return: None
  3439. */
  3440. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3441. {
  3442. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3443. soc->dp_soc_reinit = 1;
  3444. dp_soc_deinit(txrx_soc);
  3445. }
  3446. /*
  3447. * dp_soc_detach() - Detach rest of txrx SOC
  3448. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3449. *
  3450. * Return: None
  3451. */
  3452. static void dp_soc_detach(void *txrx_soc)
  3453. {
  3454. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3455. int i;
  3456. qdf_atomic_set(&soc->cmn_init_done, 0);
  3457. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3458. * SW descriptors
  3459. */
  3460. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3461. if (soc->pdev_list[i])
  3462. dp_pdev_detach((struct cdp_pdev *)
  3463. soc->pdev_list[i], 1);
  3464. }
  3465. /* Free the ring memories */
  3466. /* Common rings */
  3467. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3468. dp_tx_soc_detach(soc);
  3469. /* Tx data rings */
  3470. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3471. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3472. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3473. TCL_DATA, i);
  3474. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3475. WBM2SW_RELEASE, i);
  3476. }
  3477. }
  3478. /* TCL command and status rings */
  3479. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3480. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3481. /* Rx data rings */
  3482. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3483. soc->num_reo_dest_rings =
  3484. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3485. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3486. /* TODO: Get number of rings and ring sizes
  3487. * from wlan_cfg
  3488. */
  3489. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3490. REO_DST, i);
  3491. }
  3492. }
  3493. /* REO reinjection ring */
  3494. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3495. /* Rx release ring */
  3496. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3497. /* Rx exception ring */
  3498. /* TODO: Better to store ring_type and ring_num in
  3499. * dp_srng during setup
  3500. */
  3501. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3502. /* REO command and status rings */
  3503. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3504. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3505. dp_hw_link_desc_pool_cleanup(soc);
  3506. htt_soc_detach(soc->htt_handle);
  3507. soc->dp_soc_reinit = 0;
  3508. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3509. qdf_mem_free(soc);
  3510. }
  3511. /*
  3512. * dp_soc_detach_wifi3() - Detach txrx SOC
  3513. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3514. *
  3515. * Return: None
  3516. */
  3517. static void dp_soc_detach_wifi3(void *txrx_soc)
  3518. {
  3519. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3520. if (dp_is_soc_reinit(soc)) {
  3521. dp_soc_detach(txrx_soc);
  3522. } else {
  3523. dp_soc_deinit(txrx_soc);
  3524. dp_soc_detach(txrx_soc);
  3525. }
  3526. }
  3527. #if !defined(DISABLE_MON_CONFIG)
  3528. /**
  3529. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3530. * @soc: soc handle
  3531. * @pdev: physical device handle
  3532. * @mac_id: ring number
  3533. * @mac_for_pdev: mac_id
  3534. *
  3535. * Return: non-zero for failure, zero for success
  3536. */
  3537. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3538. struct dp_pdev *pdev,
  3539. int mac_id,
  3540. int mac_for_pdev)
  3541. {
  3542. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3543. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3544. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3545. pdev->rxdma_mon_buf_ring[mac_id]
  3546. .hal_srng,
  3547. RXDMA_MONITOR_BUF);
  3548. if (status != QDF_STATUS_SUCCESS) {
  3549. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3550. return status;
  3551. }
  3552. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3553. pdev->rxdma_mon_dst_ring[mac_id]
  3554. .hal_srng,
  3555. RXDMA_MONITOR_DST);
  3556. if (status != QDF_STATUS_SUCCESS) {
  3557. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3558. return status;
  3559. }
  3560. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3561. pdev->rxdma_mon_status_ring[mac_id]
  3562. .hal_srng,
  3563. RXDMA_MONITOR_STATUS);
  3564. if (status != QDF_STATUS_SUCCESS) {
  3565. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3566. return status;
  3567. }
  3568. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3569. pdev->rxdma_mon_desc_ring[mac_id]
  3570. .hal_srng,
  3571. RXDMA_MONITOR_DESC);
  3572. if (status != QDF_STATUS_SUCCESS) {
  3573. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3574. return status;
  3575. }
  3576. } else {
  3577. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3578. pdev->rxdma_mon_status_ring[mac_id]
  3579. .hal_srng,
  3580. RXDMA_MONITOR_STATUS);
  3581. if (status != QDF_STATUS_SUCCESS) {
  3582. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3583. return status;
  3584. }
  3585. }
  3586. return status;
  3587. }
  3588. #else
  3589. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3590. struct dp_pdev *pdev,
  3591. int mac_id,
  3592. int mac_for_pdev)
  3593. {
  3594. return QDF_STATUS_SUCCESS;
  3595. }
  3596. #endif
  3597. /*
  3598. * dp_rxdma_ring_config() - configure the RX DMA rings
  3599. *
  3600. * This function is used to configure the MAC rings.
  3601. * On MCL host provides buffers in Host2FW ring
  3602. * FW refills (copies) buffers to the ring and updates
  3603. * ring_idx in register
  3604. *
  3605. * @soc: data path SoC handle
  3606. *
  3607. * Return: zero on success, non-zero on failure
  3608. */
  3609. #ifdef QCA_HOST2FW_RXBUF_RING
  3610. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3611. {
  3612. int i;
  3613. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3614. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3615. struct dp_pdev *pdev = soc->pdev_list[i];
  3616. if (pdev) {
  3617. int mac_id;
  3618. bool dbs_enable = 0;
  3619. int max_mac_rings =
  3620. wlan_cfg_get_num_mac_rings
  3621. (pdev->wlan_cfg_ctx);
  3622. htt_srng_setup(soc->htt_handle, 0,
  3623. pdev->rx_refill_buf_ring.hal_srng,
  3624. RXDMA_BUF);
  3625. if (pdev->rx_refill_buf_ring2.hal_srng)
  3626. htt_srng_setup(soc->htt_handle, 0,
  3627. pdev->rx_refill_buf_ring2.hal_srng,
  3628. RXDMA_BUF);
  3629. if (soc->cdp_soc.ol_ops->
  3630. is_hw_dbs_2x2_capable) {
  3631. dbs_enable = soc->cdp_soc.ol_ops->
  3632. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3633. }
  3634. if (dbs_enable) {
  3635. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3636. QDF_TRACE_LEVEL_ERROR,
  3637. FL("DBS enabled max_mac_rings %d"),
  3638. max_mac_rings);
  3639. } else {
  3640. max_mac_rings = 1;
  3641. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3642. QDF_TRACE_LEVEL_ERROR,
  3643. FL("DBS disabled, max_mac_rings %d"),
  3644. max_mac_rings);
  3645. }
  3646. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3647. FL("pdev_id %d max_mac_rings %d"),
  3648. pdev->pdev_id, max_mac_rings);
  3649. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3650. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3651. mac_id, pdev->pdev_id);
  3652. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3653. QDF_TRACE_LEVEL_ERROR,
  3654. FL("mac_id %d"), mac_for_pdev);
  3655. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3656. pdev->rx_mac_buf_ring[mac_id]
  3657. .hal_srng,
  3658. RXDMA_BUF);
  3659. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3660. pdev->rxdma_err_dst_ring[mac_id]
  3661. .hal_srng,
  3662. RXDMA_DST);
  3663. /* Configure monitor mode rings */
  3664. status = dp_mon_htt_srng_setup(soc, pdev,
  3665. mac_id,
  3666. mac_for_pdev);
  3667. if (status != QDF_STATUS_SUCCESS) {
  3668. dp_err("Failed to send htt monitor messages to target");
  3669. return status;
  3670. }
  3671. }
  3672. }
  3673. }
  3674. /*
  3675. * Timer to reap rxdma status rings.
  3676. * Needed until we enable ppdu end interrupts
  3677. */
  3678. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3679. dp_service_mon_rings, (void *)soc,
  3680. QDF_TIMER_TYPE_WAKE_APPS);
  3681. soc->reap_timer_init = 1;
  3682. return status;
  3683. }
  3684. #else
  3685. /* This is only for WIN */
  3686. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3687. {
  3688. int i;
  3689. int mac_id;
  3690. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3691. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3692. struct dp_pdev *pdev = soc->pdev_list[i];
  3693. if (!pdev)
  3694. continue;
  3695. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3696. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3697. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3698. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3699. #ifndef DISABLE_MON_CONFIG
  3700. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3701. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3702. RXDMA_MONITOR_BUF);
  3703. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3704. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3705. RXDMA_MONITOR_DST);
  3706. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3707. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3708. RXDMA_MONITOR_STATUS);
  3709. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3710. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3711. RXDMA_MONITOR_DESC);
  3712. #endif
  3713. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3714. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3715. RXDMA_DST);
  3716. }
  3717. }
  3718. return status;
  3719. }
  3720. #endif
  3721. #ifdef NO_RX_PKT_HDR_TLV
  3722. static QDF_STATUS
  3723. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3724. {
  3725. int i;
  3726. int mac_id;
  3727. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  3728. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3729. htt_tlv_filter.mpdu_start = 1;
  3730. htt_tlv_filter.msdu_start = 1;
  3731. htt_tlv_filter.mpdu_end = 1;
  3732. htt_tlv_filter.msdu_end = 1;
  3733. htt_tlv_filter.attention = 1;
  3734. htt_tlv_filter.packet = 1;
  3735. htt_tlv_filter.packet_header = 0;
  3736. htt_tlv_filter.ppdu_start = 0;
  3737. htt_tlv_filter.ppdu_end = 0;
  3738. htt_tlv_filter.ppdu_end_user_stats = 0;
  3739. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3740. htt_tlv_filter.ppdu_end_status_done = 0;
  3741. htt_tlv_filter.enable_fp = 1;
  3742. htt_tlv_filter.enable_md = 0;
  3743. htt_tlv_filter.enable_md = 0;
  3744. htt_tlv_filter.enable_mo = 0;
  3745. htt_tlv_filter.fp_mgmt_filter = 0;
  3746. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  3747. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  3748. FILTER_DATA_MCAST |
  3749. FILTER_DATA_DATA);
  3750. htt_tlv_filter.mo_mgmt_filter = 0;
  3751. htt_tlv_filter.mo_ctrl_filter = 0;
  3752. htt_tlv_filter.mo_data_filter = 0;
  3753. htt_tlv_filter.md_data_filter = 0;
  3754. htt_tlv_filter.offset_valid = true;
  3755. htt_tlv_filter.rx_packet_offset = RX_PKT_TLVS_LEN;
  3756. /*Not subscribing rx_pkt_header*/
  3757. htt_tlv_filter.rx_header_offset = 0;
  3758. htt_tlv_filter.rx_mpdu_start_offset =
  3759. HAL_RX_PKT_TLV_MPDU_START_OFFSET(soc->hal_soc);
  3760. htt_tlv_filter.rx_mpdu_end_offset =
  3761. HAL_RX_PKT_TLV_MPDU_END_OFFSET(soc->hal_soc);
  3762. htt_tlv_filter.rx_msdu_start_offset =
  3763. HAL_RX_PKT_TLV_MSDU_START_OFFSET(soc->hal_soc);
  3764. htt_tlv_filter.rx_msdu_end_offset =
  3765. HAL_RX_PKT_TLV_MSDU_END_OFFSET(soc->hal_soc);
  3766. htt_tlv_filter.rx_attn_offset =
  3767. HAL_RX_PKT_TLV_ATTN_OFFSET(soc->hal_soc);
  3768. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3769. struct dp_pdev *pdev = soc->pdev_list[i];
  3770. if (!pdev)
  3771. continue;
  3772. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3773. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3774. pdev->pdev_id);
  3775. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3776. pdev->rx_refill_buf_ring.hal_srng,
  3777. RXDMA_BUF, RX_BUFFER_SIZE,
  3778. &htt_tlv_filter);
  3779. }
  3780. }
  3781. return status;
  3782. }
  3783. #else
  3784. static QDF_STATUS
  3785. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3786. {
  3787. return QDF_STATUS_SUCCESS;
  3788. }
  3789. #endif
  3790. /*
  3791. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3792. * @cdp_soc: Opaque Datapath SOC handle
  3793. *
  3794. * Return: zero on success, non-zero on failure
  3795. */
  3796. static QDF_STATUS
  3797. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3798. {
  3799. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3800. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3801. htt_soc_attach_target(soc->htt_handle);
  3802. status = dp_rxdma_ring_config(soc);
  3803. if (status != QDF_STATUS_SUCCESS) {
  3804. dp_err("Failed to send htt srng setup messages to target");
  3805. return status;
  3806. }
  3807. status = dp_rxdma_ring_sel_cfg(soc);
  3808. if (status != QDF_STATUS_SUCCESS) {
  3809. dp_err("Failed to send htt ring config message to target");
  3810. return status;
  3811. }
  3812. DP_STATS_INIT(soc);
  3813. /* initialize work queue for stats processing */
  3814. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3815. return QDF_STATUS_SUCCESS;
  3816. }
  3817. /*
  3818. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3819. * @txrx_soc: Datapath SOC handle
  3820. */
  3821. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3822. {
  3823. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3824. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3825. }
  3826. /*
  3827. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3828. * @txrx_soc: Datapath SOC handle
  3829. * @nss_cfg: nss config
  3830. */
  3831. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3832. {
  3833. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3834. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3835. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3836. /*
  3837. * TODO: masked out based on the per offloaded radio
  3838. */
  3839. switch (config) {
  3840. case dp_nss_cfg_default:
  3841. break;
  3842. case dp_nss_cfg_dbdc:
  3843. case dp_nss_cfg_dbtc:
  3844. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3845. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3846. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3847. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3848. break;
  3849. default:
  3850. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3851. "Invalid offload config %d", config);
  3852. }
  3853. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3854. FL("nss-wifi<0> nss config is enabled"));
  3855. }
  3856. /*
  3857. * dp_vdev_attach_wifi3() - attach txrx vdev
  3858. * @txrx_pdev: Datapath PDEV handle
  3859. * @vdev_mac_addr: MAC address of the virtual interface
  3860. * @vdev_id: VDEV Id
  3861. * @wlan_op_mode: VDEV operating mode
  3862. *
  3863. * Return: DP VDEV handle on success, NULL on failure
  3864. */
  3865. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3866. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3867. {
  3868. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3869. struct dp_soc *soc = pdev->soc;
  3870. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3871. if (!vdev) {
  3872. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3873. FL("DP VDEV memory allocation failed"));
  3874. goto fail0;
  3875. }
  3876. vdev->pdev = pdev;
  3877. vdev->vdev_id = vdev_id;
  3878. vdev->opmode = op_mode;
  3879. vdev->osdev = soc->osdev;
  3880. vdev->osif_rx = NULL;
  3881. vdev->osif_rsim_rx_decap = NULL;
  3882. vdev->osif_get_key = NULL;
  3883. vdev->osif_rx_mon = NULL;
  3884. vdev->osif_tx_free_ext = NULL;
  3885. vdev->osif_vdev = NULL;
  3886. vdev->delete.pending = 0;
  3887. vdev->safemode = 0;
  3888. vdev->drop_unenc = 1;
  3889. vdev->sec_type = cdp_sec_type_none;
  3890. #ifdef notyet
  3891. vdev->filters_num = 0;
  3892. #endif
  3893. qdf_mem_copy(
  3894. &vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  3895. /* TODO: Initialize default HTT meta data that will be used in
  3896. * TCL descriptors for packets transmitted from this VDEV
  3897. */
  3898. TAILQ_INIT(&vdev->peer_list);
  3899. if ((soc->intr_mode == DP_INTR_POLL) &&
  3900. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3901. if ((pdev->vdev_count == 0) ||
  3902. (wlan_op_mode_monitor == vdev->opmode))
  3903. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3904. }
  3905. if (wlan_op_mode_monitor == vdev->opmode) {
  3906. pdev->monitor_vdev = vdev;
  3907. return (struct cdp_vdev *)vdev;
  3908. }
  3909. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3910. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3911. vdev->dscp_tid_map_id = 0;
  3912. vdev->mcast_enhancement_en = 0;
  3913. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3914. vdev->prev_tx_enq_tstamp = 0;
  3915. vdev->prev_rx_deliver_tstamp = 0;
  3916. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3917. /* add this vdev into the pdev's list */
  3918. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3919. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3920. pdev->vdev_count++;
  3921. dp_tx_vdev_attach(vdev);
  3922. if (pdev->vdev_count == 1)
  3923. dp_lro_hash_setup(soc, pdev);
  3924. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3925. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3926. DP_STATS_INIT(vdev);
  3927. if (wlan_op_mode_sta == vdev->opmode)
  3928. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3929. vdev->mac_addr.raw,
  3930. NULL);
  3931. return (struct cdp_vdev *)vdev;
  3932. fail0:
  3933. return NULL;
  3934. }
  3935. /**
  3936. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3937. * @vdev: Datapath VDEV handle
  3938. * @osif_vdev: OSIF vdev handle
  3939. * @ctrl_vdev: UMAC vdev handle
  3940. * @txrx_ops: Tx and Rx operations
  3941. *
  3942. * Return: DP VDEV handle on success, NULL on failure
  3943. */
  3944. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3945. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3946. struct ol_txrx_ops *txrx_ops)
  3947. {
  3948. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3949. vdev->osif_vdev = osif_vdev;
  3950. vdev->ctrl_vdev = ctrl_vdev;
  3951. vdev->osif_rx = txrx_ops->rx.rx;
  3952. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3953. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3954. vdev->osif_get_key = txrx_ops->get_key;
  3955. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3956. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3957. #ifdef notyet
  3958. #if ATH_SUPPORT_WAPI
  3959. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3960. #endif
  3961. #endif
  3962. #ifdef UMAC_SUPPORT_PROXY_ARP
  3963. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3964. #endif
  3965. vdev->me_convert = txrx_ops->me_convert;
  3966. /* TODO: Enable the following once Tx code is integrated */
  3967. if (vdev->mesh_vdev)
  3968. txrx_ops->tx.tx = dp_tx_send_mesh;
  3969. else
  3970. txrx_ops->tx.tx = dp_tx_send;
  3971. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3972. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3973. "DP Vdev Register success");
  3974. }
  3975. /**
  3976. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3977. * @vdev: Datapath VDEV handle
  3978. * @unmap_only: Flag to indicate "only unmap"
  3979. *
  3980. * Return: void
  3981. */
  3982. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle, bool unmap_only)
  3983. {
  3984. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3985. struct dp_pdev *pdev = vdev->pdev;
  3986. struct dp_soc *soc = pdev->soc;
  3987. struct dp_peer *peer;
  3988. uint16_t *peer_ids;
  3989. struct dp_ast_entry *ase, *tmp_ase;
  3990. uint8_t i = 0, j = 0;
  3991. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3992. if (!peer_ids) {
  3993. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3994. "DP alloc failure - unable to flush peers");
  3995. return;
  3996. }
  3997. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3998. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3999. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4000. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  4001. if (j < soc->max_peers)
  4002. peer_ids[j++] = peer->peer_ids[i];
  4003. }
  4004. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4005. for (i = 0; i < j ; i++) {
  4006. if (unmap_only) {
  4007. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  4008. if (peer) {
  4009. if (soc->is_peer_map_unmap_v2) {
  4010. /* free AST entries of peer before
  4011. * release peer reference
  4012. */
  4013. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4014. tmp_ase) {
  4015. dp_rx_peer_unmap_handler
  4016. (soc, peer_ids[i],
  4017. vdev->vdev_id,
  4018. ase->mac_addr.raw,
  4019. 1);
  4020. }
  4021. }
  4022. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4023. vdev->vdev_id,
  4024. peer->mac_addr.raw,
  4025. 0);
  4026. }
  4027. } else {
  4028. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  4029. if (peer) {
  4030. dp_info("peer: %pM is getting flush",
  4031. peer->mac_addr.raw);
  4032. if (soc->is_peer_map_unmap_v2) {
  4033. /* free AST entries of peer before
  4034. * release peer reference
  4035. */
  4036. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4037. tmp_ase) {
  4038. dp_rx_peer_unmap_handler
  4039. (soc, peer_ids[i],
  4040. vdev->vdev_id,
  4041. ase->mac_addr.raw,
  4042. 1);
  4043. }
  4044. }
  4045. dp_peer_delete_wifi3(peer, 0);
  4046. /*
  4047. * we need to call dp_peer_unref_del_find_by_id
  4048. * to remove additional ref count incremented
  4049. * by dp_peer_find_by_id() call.
  4050. *
  4051. * Hold the ref count while executing
  4052. * dp_peer_delete_wifi3() call.
  4053. *
  4054. */
  4055. dp_peer_unref_del_find_by_id(peer);
  4056. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4057. vdev->vdev_id,
  4058. peer->mac_addr.raw, 0);
  4059. }
  4060. }
  4061. }
  4062. qdf_mem_free(peer_ids);
  4063. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4064. FL("Flushed peers for vdev object %pK "), vdev);
  4065. }
  4066. /*
  4067. * dp_vdev_detach_wifi3() - Detach txrx vdev
  4068. * @txrx_vdev: Datapath VDEV handle
  4069. * @callback: Callback OL_IF on completion of detach
  4070. * @cb_context: Callback context
  4071. *
  4072. */
  4073. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  4074. ol_txrx_vdev_delete_cb callback, void *cb_context)
  4075. {
  4076. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4077. struct dp_pdev *pdev = vdev->pdev;
  4078. struct dp_soc *soc = pdev->soc;
  4079. struct dp_neighbour_peer *peer = NULL;
  4080. struct dp_neighbour_peer *temp_peer = NULL;
  4081. /* preconditions */
  4082. qdf_assert(vdev);
  4083. if (wlan_op_mode_monitor == vdev->opmode)
  4084. goto free_vdev;
  4085. if (wlan_op_mode_sta == vdev->opmode)
  4086. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  4087. /*
  4088. * If Target is hung, flush all peers before detaching vdev
  4089. * this will free all references held due to missing
  4090. * unmap commands from Target
  4091. */
  4092. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  4093. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false);
  4094. /*
  4095. * Use peer_ref_mutex while accessing peer_list, in case
  4096. * a peer is in the process of being removed from the list.
  4097. */
  4098. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4099. /* check that the vdev has no peers allocated */
  4100. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  4101. /* debug print - will be removed later */
  4102. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  4103. FL("not deleting vdev object %pK (%pM)"
  4104. "until deletion finishes for all its peers"),
  4105. vdev, vdev->mac_addr.raw);
  4106. /* indicate that the vdev needs to be deleted */
  4107. vdev->delete.pending = 1;
  4108. vdev->delete.callback = callback;
  4109. vdev->delete.context = cb_context;
  4110. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4111. return;
  4112. }
  4113. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4114. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4115. if (!soc->hw_nac_monitor_support) {
  4116. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4117. neighbour_peer_list_elem) {
  4118. QDF_ASSERT(peer->vdev != vdev);
  4119. }
  4120. } else {
  4121. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  4122. neighbour_peer_list_elem, temp_peer) {
  4123. if (peer->vdev == vdev) {
  4124. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  4125. neighbour_peer_list_elem);
  4126. qdf_mem_free(peer);
  4127. }
  4128. }
  4129. }
  4130. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4131. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4132. dp_tx_vdev_detach(vdev);
  4133. /* remove the vdev from its parent pdev's list */
  4134. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4135. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4136. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  4137. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4138. free_vdev:
  4139. qdf_mem_free(vdev);
  4140. if (callback)
  4141. callback(cb_context);
  4142. }
  4143. /*
  4144. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  4145. * @soc - datapath soc handle
  4146. * @peer - datapath peer handle
  4147. *
  4148. * Delete the AST entries belonging to a peer
  4149. */
  4150. #ifdef FEATURE_AST
  4151. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4152. struct dp_peer *peer)
  4153. {
  4154. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  4155. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  4156. dp_peer_del_ast(soc, ast_entry);
  4157. peer->self_ast_entry = NULL;
  4158. }
  4159. #else
  4160. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4161. struct dp_peer *peer)
  4162. {
  4163. }
  4164. #endif
  4165. #if ATH_SUPPORT_WRAP
  4166. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4167. uint8_t *peer_mac_addr)
  4168. {
  4169. struct dp_peer *peer;
  4170. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4171. 0, vdev->vdev_id);
  4172. if (!peer)
  4173. return NULL;
  4174. if (peer->bss_peer)
  4175. return peer;
  4176. dp_peer_unref_delete(peer);
  4177. return NULL;
  4178. }
  4179. #else
  4180. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4181. uint8_t *peer_mac_addr)
  4182. {
  4183. struct dp_peer *peer;
  4184. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4185. 0, vdev->vdev_id);
  4186. if (!peer)
  4187. return NULL;
  4188. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  4189. return peer;
  4190. dp_peer_unref_delete(peer);
  4191. return NULL;
  4192. }
  4193. #endif
  4194. #ifdef FEATURE_AST
  4195. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  4196. struct dp_pdev *pdev,
  4197. uint8_t *peer_mac_addr)
  4198. {
  4199. struct dp_ast_entry *ast_entry;
  4200. qdf_spin_lock_bh(&soc->ast_lock);
  4201. if (soc->ast_override_support)
  4202. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  4203. pdev->pdev_id);
  4204. else
  4205. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  4206. if (ast_entry && ast_entry->next_hop &&
  4207. !ast_entry->delete_in_progress)
  4208. dp_peer_del_ast(soc, ast_entry);
  4209. qdf_spin_unlock_bh(&soc->ast_lock);
  4210. }
  4211. #endif
  4212. /*
  4213. * dp_peer_create_wifi3() - attach txrx peer
  4214. * @txrx_vdev: Datapath VDEV handle
  4215. * @peer_mac_addr: Peer MAC address
  4216. *
  4217. * Return: DP peeer handle on success, NULL on failure
  4218. */
  4219. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4220. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4221. {
  4222. struct dp_peer *peer;
  4223. int i;
  4224. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4225. struct dp_pdev *pdev;
  4226. struct dp_soc *soc;
  4227. struct cdp_peer_cookie peer_cookie;
  4228. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4229. /* preconditions */
  4230. qdf_assert(vdev);
  4231. qdf_assert(peer_mac_addr);
  4232. pdev = vdev->pdev;
  4233. soc = pdev->soc;
  4234. /*
  4235. * If a peer entry with given MAC address already exists,
  4236. * reuse the peer and reset the state of peer.
  4237. */
  4238. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4239. if (peer) {
  4240. qdf_atomic_init(&peer->is_default_route_set);
  4241. dp_peer_cleanup(vdev, peer);
  4242. qdf_spin_lock_bh(&soc->ast_lock);
  4243. dp_peer_delete_ast_entries(soc, peer);
  4244. peer->delete_in_progress = false;
  4245. qdf_spin_unlock_bh(&soc->ast_lock);
  4246. if ((vdev->opmode == wlan_op_mode_sta) &&
  4247. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4248. QDF_MAC_ADDR_SIZE)) {
  4249. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4250. }
  4251. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4252. /*
  4253. * Control path maintains a node count which is incremented
  4254. * for every new peer create command. Since new peer is not being
  4255. * created and earlier reference is reused here,
  4256. * peer_unref_delete event is sent to control path to
  4257. * increment the count back.
  4258. */
  4259. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4260. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4261. peer->mac_addr.raw, vdev->mac_addr.raw,
  4262. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4263. }
  4264. peer->ctrl_peer = ctrl_peer;
  4265. dp_local_peer_id_alloc(pdev, peer);
  4266. DP_STATS_INIT(peer);
  4267. return (void *)peer;
  4268. } else {
  4269. /*
  4270. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4271. * need to remove the AST entry which was earlier added as a WDS
  4272. * entry.
  4273. * If an AST entry exists, but no peer entry exists with a given
  4274. * MAC addresses, we could deduce it as a WDS entry
  4275. */
  4276. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  4277. }
  4278. #ifdef notyet
  4279. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4280. soc->mempool_ol_ath_peer);
  4281. #else
  4282. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4283. #endif
  4284. if (!peer)
  4285. return NULL; /* failure */
  4286. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4287. TAILQ_INIT(&peer->ast_entry_list);
  4288. /* store provided params */
  4289. peer->vdev = vdev;
  4290. peer->ctrl_peer = ctrl_peer;
  4291. if ((vdev->opmode == wlan_op_mode_sta) &&
  4292. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4293. QDF_MAC_ADDR_SIZE)) {
  4294. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4295. }
  4296. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4297. qdf_spinlock_create(&peer->peer_info_lock);
  4298. qdf_mem_copy(
  4299. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  4300. /* TODO: See of rx_opt_proc is really required */
  4301. peer->rx_opt_proc = soc->rx_opt_proc;
  4302. /* initialize the peer_id */
  4303. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4304. peer->peer_ids[i] = HTT_INVALID_PEER;
  4305. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4306. qdf_atomic_init(&peer->ref_cnt);
  4307. /* keep one reference for attach */
  4308. qdf_atomic_inc(&peer->ref_cnt);
  4309. /* add this peer into the vdev's list */
  4310. if (wlan_op_mode_sta == vdev->opmode)
  4311. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4312. else
  4313. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4314. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4315. /* TODO: See if hash based search is required */
  4316. dp_peer_find_hash_add(soc, peer);
  4317. /* Initialize the peer state */
  4318. peer->state = OL_TXRX_PEER_STATE_DISC;
  4319. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4320. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4321. vdev, peer, peer->mac_addr.raw,
  4322. qdf_atomic_read(&peer->ref_cnt));
  4323. /*
  4324. * For every peer MAp message search and set if bss_peer
  4325. */
  4326. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  4327. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4328. "vdev bss_peer!!!!");
  4329. peer->bss_peer = 1;
  4330. vdev->vap_bss_peer = peer;
  4331. }
  4332. for (i = 0; i < DP_MAX_TIDS; i++)
  4333. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4334. dp_local_peer_id_alloc(pdev, peer);
  4335. DP_STATS_INIT(peer);
  4336. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4337. QDF_MAC_ADDR_SIZE);
  4338. peer_cookie.ctx = NULL;
  4339. peer_cookie.cookie = pdev->next_peer_cookie++;
  4340. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4341. dp_wdi_event_handler(WDI_EVENT_PEER_CREATE, pdev->soc,
  4342. (void *)&peer_cookie,
  4343. peer->peer_ids[0], WDI_NO_VAL, pdev->pdev_id);
  4344. #endif
  4345. if (soc->wlanstats_enabled) {
  4346. if (!peer_cookie.ctx) {
  4347. pdev->next_peer_cookie--;
  4348. qdf_err("Failed to initialize peer rate stats");
  4349. } else {
  4350. peer->wlanstats_ctx = (void *)peer_cookie.ctx;
  4351. }
  4352. }
  4353. return (void *)peer;
  4354. }
  4355. /*
  4356. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4357. * @vdev: Datapath VDEV handle
  4358. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4359. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4360. *
  4361. * Return: None
  4362. */
  4363. static
  4364. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4365. enum cdp_host_reo_dest_ring *reo_dest,
  4366. bool *hash_based)
  4367. {
  4368. struct dp_soc *soc;
  4369. struct dp_pdev *pdev;
  4370. pdev = vdev->pdev;
  4371. soc = pdev->soc;
  4372. /*
  4373. * hash based steering is disabled for Radios which are offloaded
  4374. * to NSS
  4375. */
  4376. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4377. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4378. /*
  4379. * Below line of code will ensure the proper reo_dest ring is chosen
  4380. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4381. */
  4382. *reo_dest = pdev->reo_dest;
  4383. }
  4384. #ifdef IPA_OFFLOAD
  4385. /*
  4386. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4387. * @vdev: Datapath VDEV handle
  4388. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4389. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4390. *
  4391. * If IPA is enabled in ini, for SAP mode, disable hash based
  4392. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4393. * Return: None
  4394. */
  4395. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4396. enum cdp_host_reo_dest_ring *reo_dest,
  4397. bool *hash_based)
  4398. {
  4399. struct dp_soc *soc;
  4400. struct dp_pdev *pdev;
  4401. pdev = vdev->pdev;
  4402. soc = pdev->soc;
  4403. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4404. /*
  4405. * If IPA is enabled, disable hash-based flow steering and set
  4406. * reo_dest_ring_4 as the REO ring to receive packets on.
  4407. * IPA is configured to reap reo_dest_ring_4.
  4408. *
  4409. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4410. * value enum value is from 1 - 4.
  4411. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4412. */
  4413. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4414. if (vdev->opmode == wlan_op_mode_ap) {
  4415. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4416. *hash_based = 0;
  4417. }
  4418. }
  4419. }
  4420. #else
  4421. /*
  4422. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4423. * @vdev: Datapath VDEV handle
  4424. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4425. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4426. *
  4427. * Use system config values for hash based steering.
  4428. * Return: None
  4429. */
  4430. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4431. enum cdp_host_reo_dest_ring *reo_dest,
  4432. bool *hash_based)
  4433. {
  4434. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4435. }
  4436. #endif /* IPA_OFFLOAD */
  4437. /*
  4438. * dp_peer_setup_wifi3() - initialize the peer
  4439. * @vdev_hdl: virtual device object
  4440. * @peer: Peer object
  4441. *
  4442. * Return: void
  4443. */
  4444. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4445. {
  4446. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4447. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4448. struct dp_pdev *pdev;
  4449. struct dp_soc *soc;
  4450. bool hash_based = 0;
  4451. enum cdp_host_reo_dest_ring reo_dest;
  4452. /* preconditions */
  4453. qdf_assert(vdev);
  4454. qdf_assert(peer);
  4455. pdev = vdev->pdev;
  4456. soc = pdev->soc;
  4457. peer->last_assoc_rcvd = 0;
  4458. peer->last_disassoc_rcvd = 0;
  4459. peer->last_deauth_rcvd = 0;
  4460. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4461. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4462. pdev->pdev_id, vdev->vdev_id,
  4463. vdev->opmode, hash_based, reo_dest);
  4464. /*
  4465. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4466. * i.e both the devices have same MAC address. In these
  4467. * cases we want such pkts to be processed in NULL Q handler
  4468. * which is REO2TCL ring. for this reason we should
  4469. * not setup reo_queues and default route for bss_peer.
  4470. */
  4471. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4472. return;
  4473. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4474. /* TODO: Check the destination ring number to be passed to FW */
  4475. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4476. pdev->ctrl_pdev, peer->mac_addr.raw,
  4477. peer->vdev->vdev_id, hash_based, reo_dest);
  4478. }
  4479. qdf_atomic_set(&peer->is_default_route_set, 1);
  4480. dp_peer_rx_init(pdev, peer);
  4481. return;
  4482. }
  4483. /*
  4484. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4485. * @vdev_handle: virtual device object
  4486. * @htt_pkt_type: type of pkt
  4487. *
  4488. * Return: void
  4489. */
  4490. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4491. enum htt_cmn_pkt_type val)
  4492. {
  4493. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4494. vdev->tx_encap_type = val;
  4495. }
  4496. /*
  4497. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4498. * @vdev_handle: virtual device object
  4499. * @htt_pkt_type: type of pkt
  4500. *
  4501. * Return: void
  4502. */
  4503. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4504. enum htt_cmn_pkt_type val)
  4505. {
  4506. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4507. vdev->rx_decap_type = val;
  4508. }
  4509. /*
  4510. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4511. * @txrx_soc: cdp soc handle
  4512. * @ac: Access category
  4513. * @value: timeout value in millisec
  4514. *
  4515. * Return: void
  4516. */
  4517. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4518. uint8_t ac, uint32_t value)
  4519. {
  4520. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4521. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4522. }
  4523. /*
  4524. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4525. * @txrx_soc: cdp soc handle
  4526. * @ac: access category
  4527. * @value: timeout value in millisec
  4528. *
  4529. * Return: void
  4530. */
  4531. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4532. uint8_t ac, uint32_t *value)
  4533. {
  4534. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4535. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4536. }
  4537. /*
  4538. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4539. * @pdev_handle: physical device object
  4540. * @val: reo destination ring index (1 - 4)
  4541. *
  4542. * Return: void
  4543. */
  4544. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4545. enum cdp_host_reo_dest_ring val)
  4546. {
  4547. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4548. if (pdev)
  4549. pdev->reo_dest = val;
  4550. }
  4551. /*
  4552. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4553. * @pdev_handle: physical device object
  4554. *
  4555. * Return: reo destination ring index
  4556. */
  4557. static enum cdp_host_reo_dest_ring
  4558. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4559. {
  4560. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4561. if (pdev)
  4562. return pdev->reo_dest;
  4563. else
  4564. return cdp_host_reo_dest_ring_unknown;
  4565. }
  4566. /*
  4567. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4568. * @pdev_handle: device object
  4569. * @val: value to be set
  4570. *
  4571. * Return: void
  4572. */
  4573. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4574. uint32_t val)
  4575. {
  4576. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4577. /* Enable/Disable smart mesh filtering. This flag will be checked
  4578. * during rx processing to check if packets are from NAC clients.
  4579. */
  4580. pdev->filter_neighbour_peers = val;
  4581. return 0;
  4582. }
  4583. /*
  4584. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4585. * address for smart mesh filtering
  4586. * @vdev_handle: virtual device object
  4587. * @cmd: Add/Del command
  4588. * @macaddr: nac client mac address
  4589. *
  4590. * Return: void
  4591. */
  4592. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4593. uint32_t cmd, uint8_t *macaddr)
  4594. {
  4595. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4596. struct dp_pdev *pdev = vdev->pdev;
  4597. struct dp_neighbour_peer *peer = NULL;
  4598. if (!macaddr)
  4599. goto fail0;
  4600. /* Store address of NAC (neighbour peer) which will be checked
  4601. * against TA of received packets.
  4602. */
  4603. if (cmd == DP_NAC_PARAM_ADD) {
  4604. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4605. sizeof(*peer));
  4606. if (!peer) {
  4607. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4608. FL("DP neighbour peer node memory allocation failed"));
  4609. goto fail0;
  4610. }
  4611. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4612. macaddr, QDF_MAC_ADDR_SIZE);
  4613. peer->vdev = vdev;
  4614. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4615. /* add this neighbour peer into the list */
  4616. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4617. neighbour_peer_list_elem);
  4618. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4619. /* first neighbour */
  4620. if (!pdev->neighbour_peers_added) {
  4621. pdev->neighbour_peers_added = true;
  4622. dp_ppdu_ring_cfg(pdev);
  4623. }
  4624. return 1;
  4625. } else if (cmd == DP_NAC_PARAM_DEL) {
  4626. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4627. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4628. neighbour_peer_list_elem) {
  4629. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4630. macaddr, QDF_MAC_ADDR_SIZE)) {
  4631. /* delete this peer from the list */
  4632. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4633. peer, neighbour_peer_list_elem);
  4634. qdf_mem_free(peer);
  4635. break;
  4636. }
  4637. }
  4638. /* last neighbour deleted */
  4639. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4640. pdev->neighbour_peers_added = false;
  4641. dp_ppdu_ring_cfg(pdev);
  4642. }
  4643. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4644. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4645. !pdev->enhanced_stats_en)
  4646. dp_ppdu_ring_reset(pdev);
  4647. return 1;
  4648. }
  4649. fail0:
  4650. return 0;
  4651. }
  4652. /*
  4653. * dp_get_sec_type() - Get the security type
  4654. * @peer: Datapath peer handle
  4655. * @sec_idx: Security id (mcast, ucast)
  4656. *
  4657. * return sec_type: Security type
  4658. */
  4659. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4660. {
  4661. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4662. return dpeer->security[sec_idx].sec_type;
  4663. }
  4664. /*
  4665. * dp_peer_authorize() - authorize txrx peer
  4666. * @peer_handle: Datapath peer handle
  4667. * @authorize
  4668. *
  4669. */
  4670. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4671. {
  4672. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4673. struct dp_soc *soc;
  4674. if (peer) {
  4675. soc = peer->vdev->pdev->soc;
  4676. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4677. peer->authorize = authorize ? 1 : 0;
  4678. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4679. }
  4680. }
  4681. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4682. struct dp_pdev *pdev,
  4683. struct dp_peer *peer,
  4684. uint32_t vdev_id)
  4685. {
  4686. struct dp_vdev *vdev = NULL;
  4687. struct dp_peer *bss_peer = NULL;
  4688. uint8_t *m_addr = NULL;
  4689. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4690. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4691. if (vdev->vdev_id == vdev_id)
  4692. break;
  4693. }
  4694. if (!vdev) {
  4695. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4696. "vdev is NULL");
  4697. } else {
  4698. if (vdev->vap_bss_peer == peer)
  4699. vdev->vap_bss_peer = NULL;
  4700. m_addr = peer->mac_addr.raw;
  4701. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4702. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4703. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4704. peer->ctrl_peer, NULL);
  4705. if (vdev && vdev->vap_bss_peer) {
  4706. bss_peer = vdev->vap_bss_peer;
  4707. DP_UPDATE_STATS(vdev, peer);
  4708. }
  4709. }
  4710. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4711. /*
  4712. * Peer AST list hast to be empty here
  4713. */
  4714. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4715. qdf_mem_free(peer);
  4716. }
  4717. /**
  4718. * dp_delete_pending_vdev() - check and process vdev delete
  4719. * @pdev: DP specific pdev pointer
  4720. * @vdev: DP specific vdev pointer
  4721. * @vdev_id: vdev id corresponding to vdev
  4722. *
  4723. * This API does following:
  4724. * 1) It releases tx flow pools buffers as vdev is
  4725. * going down and no peers are associated.
  4726. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4727. */
  4728. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4729. uint8_t vdev_id)
  4730. {
  4731. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4732. void *vdev_delete_context = NULL;
  4733. vdev_delete_cb = vdev->delete.callback;
  4734. vdev_delete_context = vdev->delete.context;
  4735. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4736. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4737. vdev, vdev->mac_addr.raw);
  4738. /* all peers are gone, go ahead and delete it */
  4739. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4740. FLOW_TYPE_VDEV, vdev_id);
  4741. dp_tx_vdev_detach(vdev);
  4742. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4743. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4744. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4745. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4746. FL("deleting vdev object %pK (%pM)"),
  4747. vdev, vdev->mac_addr.raw);
  4748. qdf_mem_free(vdev);
  4749. vdev = NULL;
  4750. if (vdev_delete_cb)
  4751. vdev_delete_cb(vdev_delete_context);
  4752. }
  4753. /*
  4754. * dp_peer_unref_delete() - unref and delete peer
  4755. * @peer_handle: Datapath peer handle
  4756. *
  4757. */
  4758. void dp_peer_unref_delete(void *peer_handle)
  4759. {
  4760. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4761. struct dp_vdev *vdev = peer->vdev;
  4762. struct dp_pdev *pdev = vdev->pdev;
  4763. struct dp_soc *soc = pdev->soc;
  4764. struct dp_peer *tmppeer;
  4765. int found = 0;
  4766. uint16_t peer_id;
  4767. uint16_t vdev_id;
  4768. bool delete_vdev;
  4769. struct cdp_peer_cookie peer_cookie;
  4770. /*
  4771. * Hold the lock all the way from checking if the peer ref count
  4772. * is zero until the peer references are removed from the hash
  4773. * table and vdev list (if the peer ref count is zero).
  4774. * This protects against a new HL tx operation starting to use the
  4775. * peer object just after this function concludes it's done being used.
  4776. * Furthermore, the lock needs to be held while checking whether the
  4777. * vdev's list of peers is empty, to make sure that list is not modified
  4778. * concurrently with the empty check.
  4779. */
  4780. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4781. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4782. peer_id = peer->peer_ids[0];
  4783. vdev_id = vdev->vdev_id;
  4784. /*
  4785. * Make sure that the reference to the peer in
  4786. * peer object map is removed
  4787. */
  4788. if (peer_id != HTT_INVALID_PEER)
  4789. soc->peer_id_to_obj_map[peer_id] = NULL;
  4790. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  4791. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4792. /* remove the reference to the peer from the hash table */
  4793. dp_peer_find_hash_remove(soc, peer);
  4794. qdf_spin_lock_bh(&soc->ast_lock);
  4795. if (peer->self_ast_entry) {
  4796. dp_peer_del_ast(soc, peer->self_ast_entry);
  4797. peer->self_ast_entry = NULL;
  4798. }
  4799. qdf_spin_unlock_bh(&soc->ast_lock);
  4800. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4801. if (tmppeer == peer) {
  4802. found = 1;
  4803. break;
  4804. }
  4805. }
  4806. if (found) {
  4807. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4808. peer_list_elem);
  4809. } else {
  4810. /*Ignoring the remove operation as peer not found*/
  4811. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  4812. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4813. peer, vdev, &peer->vdev->peer_list);
  4814. }
  4815. /* send peer destroy event to upper layer */
  4816. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4817. QDF_MAC_ADDR_SIZE);
  4818. peer_cookie.ctx = NULL;
  4819. peer_cookie.ctx = (void *)peer->wlanstats_ctx;
  4820. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4821. dp_wdi_event_handler(WDI_EVENT_PEER_DESTROY,
  4822. pdev->soc,
  4823. (void *)&peer_cookie,
  4824. peer->peer_ids[0],
  4825. WDI_NO_VAL,
  4826. pdev->pdev_id);
  4827. #endif
  4828. peer->wlanstats_ctx = NULL;
  4829. /* cleanup the peer data */
  4830. dp_peer_cleanup(vdev, peer);
  4831. /* check whether the parent vdev has no peers left */
  4832. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4833. /*
  4834. * capture vdev delete pending flag's status
  4835. * while holding peer_ref_mutex lock
  4836. */
  4837. delete_vdev = vdev->delete.pending;
  4838. /*
  4839. * Now that there are no references to the peer, we can
  4840. * release the peer reference lock.
  4841. */
  4842. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4843. /*
  4844. * Check if the parent vdev was waiting for its peers
  4845. * to be deleted, in order for it to be deleted too.
  4846. */
  4847. if (delete_vdev)
  4848. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4849. } else {
  4850. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4851. }
  4852. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4853. } else {
  4854. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4855. }
  4856. }
  4857. /*
  4858. * dp_peer_detach_wifi3() – Detach txrx peer
  4859. * @peer_handle: Datapath peer handle
  4860. * @bitmap: bitmap indicating special handling of request.
  4861. *
  4862. */
  4863. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4864. {
  4865. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4866. /* redirect the peer's rx delivery function to point to a
  4867. * discard func
  4868. */
  4869. peer->rx_opt_proc = dp_rx_discard;
  4870. /* Do not make ctrl_peer to NULL for connected sta peers.
  4871. * We need ctrl_peer to release the reference during dp
  4872. * peer free. This reference was held for
  4873. * obj_mgr peer during the creation of dp peer.
  4874. */
  4875. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  4876. !peer->bss_peer))
  4877. peer->ctrl_peer = NULL;
  4878. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4879. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4880. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4881. qdf_spinlock_destroy(&peer->peer_info_lock);
  4882. /*
  4883. * Remove the reference added during peer_attach.
  4884. * The peer will still be left allocated until the
  4885. * PEER_UNMAP message arrives to remove the other
  4886. * reference, added by the PEER_MAP message.
  4887. */
  4888. dp_peer_unref_delete(peer_handle);
  4889. }
  4890. /*
  4891. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4892. * @peer_handle: Datapath peer handle
  4893. *
  4894. */
  4895. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4896. {
  4897. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4898. return vdev->mac_addr.raw;
  4899. }
  4900. /*
  4901. * dp_vdev_set_wds() - Enable per packet stats
  4902. * @vdev_handle: DP VDEV handle
  4903. * @val: value
  4904. *
  4905. * Return: none
  4906. */
  4907. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4908. {
  4909. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4910. vdev->wds_enabled = val;
  4911. return 0;
  4912. }
  4913. /*
  4914. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4915. * @peer_handle: Datapath peer handle
  4916. *
  4917. */
  4918. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4919. uint8_t vdev_id)
  4920. {
  4921. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4922. struct dp_vdev *vdev = NULL;
  4923. if (qdf_unlikely(!pdev))
  4924. return NULL;
  4925. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4926. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4927. if (vdev->vdev_id == vdev_id)
  4928. break;
  4929. }
  4930. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4931. return (struct cdp_vdev *)vdev;
  4932. }
  4933. /*
  4934. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4935. * @dev: PDEV handle
  4936. *
  4937. * Return: VDEV handle of monitor mode
  4938. */
  4939. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4940. {
  4941. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4942. if (qdf_unlikely(!pdev))
  4943. return NULL;
  4944. return (struct cdp_vdev *)pdev->monitor_vdev;
  4945. }
  4946. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4947. {
  4948. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4949. return vdev->opmode;
  4950. }
  4951. static
  4952. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4953. ol_txrx_rx_fp *stack_fn_p,
  4954. ol_osif_vdev_handle *osif_vdev_p)
  4955. {
  4956. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4957. qdf_assert(vdev);
  4958. *stack_fn_p = vdev->osif_rx_stack;
  4959. *osif_vdev_p = vdev->osif_vdev;
  4960. }
  4961. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4962. {
  4963. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4964. struct dp_pdev *pdev = vdev->pdev;
  4965. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4966. }
  4967. /**
  4968. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4969. * ring based on target
  4970. * @soc: soc handle
  4971. * @mac_for_pdev: pdev_id
  4972. * @pdev: physical device handle
  4973. * @ring_num: mac id
  4974. * @htt_tlv_filter: tlv filter
  4975. *
  4976. * Return: zero on success, non-zero on failure
  4977. */
  4978. static inline
  4979. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4980. struct dp_pdev *pdev, uint8_t ring_num,
  4981. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4982. {
  4983. QDF_STATUS status;
  4984. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4985. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4986. pdev->rxdma_mon_buf_ring[ring_num]
  4987. .hal_srng,
  4988. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4989. &htt_tlv_filter);
  4990. else
  4991. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4992. pdev->rx_mac_buf_ring[ring_num]
  4993. .hal_srng,
  4994. RXDMA_BUF, RX_BUFFER_SIZE,
  4995. &htt_tlv_filter);
  4996. return status;
  4997. }
  4998. /**
  4999. * dp_reset_monitor_mode() - Disable monitor mode
  5000. * @pdev_handle: Datapath PDEV handle
  5001. *
  5002. * Return: 0 on success, not 0 on failure
  5003. */
  5004. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  5005. {
  5006. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5007. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5008. struct dp_soc *soc = pdev->soc;
  5009. uint8_t pdev_id;
  5010. int mac_id;
  5011. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5012. pdev_id = pdev->pdev_id;
  5013. soc = pdev->soc;
  5014. qdf_spin_lock_bh(&pdev->mon_lock);
  5015. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5016. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5017. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5018. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5019. pdev, mac_id,
  5020. htt_tlv_filter);
  5021. if (status != QDF_STATUS_SUCCESS) {
  5022. dp_err("Failed to send tlv filter for monitor mode rings");
  5023. return status;
  5024. }
  5025. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5026. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5027. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  5028. &htt_tlv_filter);
  5029. }
  5030. pdev->monitor_vdev = NULL;
  5031. pdev->mcopy_mode = 0;
  5032. pdev->monitor_configured = false;
  5033. qdf_spin_unlock_bh(&pdev->mon_lock);
  5034. return QDF_STATUS_SUCCESS;
  5035. }
  5036. /**
  5037. * dp_set_nac() - set peer_nac
  5038. * @peer_handle: Datapath PEER handle
  5039. *
  5040. * Return: void
  5041. */
  5042. static void dp_set_nac(struct cdp_peer *peer_handle)
  5043. {
  5044. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5045. peer->nac = 1;
  5046. }
  5047. /**
  5048. * dp_get_tx_pending() - read pending tx
  5049. * @pdev_handle: Datapath PDEV handle
  5050. *
  5051. * Return: outstanding tx
  5052. */
  5053. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  5054. {
  5055. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5056. return qdf_atomic_read(&pdev->num_tx_outstanding);
  5057. }
  5058. /**
  5059. * dp_get_peer_mac_from_peer_id() - get peer mac
  5060. * @pdev_handle: Datapath PDEV handle
  5061. * @peer_id: Peer ID
  5062. * @peer_mac: MAC addr of PEER
  5063. *
  5064. * Return: void
  5065. */
  5066. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  5067. uint32_t peer_id, uint8_t *peer_mac)
  5068. {
  5069. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5070. struct dp_peer *peer;
  5071. if (pdev && peer_mac) {
  5072. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  5073. if (peer) {
  5074. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  5075. QDF_MAC_ADDR_SIZE);
  5076. dp_peer_unref_del_find_by_id(peer);
  5077. }
  5078. }
  5079. }
  5080. /**
  5081. * dp_pdev_configure_monitor_rings() - configure monitor rings
  5082. * @vdev_handle: Datapath VDEV handle
  5083. *
  5084. * Return: void
  5085. */
  5086. static QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  5087. {
  5088. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5089. struct dp_soc *soc;
  5090. uint8_t pdev_id;
  5091. int mac_id;
  5092. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5093. pdev_id = pdev->pdev_id;
  5094. soc = pdev->soc;
  5095. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5096. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5097. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5098. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5099. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5100. pdev->mo_data_filter);
  5101. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5102. htt_tlv_filter.mpdu_start = 1;
  5103. htt_tlv_filter.msdu_start = 1;
  5104. htt_tlv_filter.packet = 1;
  5105. htt_tlv_filter.msdu_end = 1;
  5106. htt_tlv_filter.mpdu_end = 1;
  5107. htt_tlv_filter.packet_header = 1;
  5108. htt_tlv_filter.attention = 1;
  5109. htt_tlv_filter.ppdu_start = 0;
  5110. htt_tlv_filter.ppdu_end = 0;
  5111. htt_tlv_filter.ppdu_end_user_stats = 0;
  5112. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5113. htt_tlv_filter.ppdu_end_status_done = 0;
  5114. htt_tlv_filter.header_per_msdu = 1;
  5115. htt_tlv_filter.enable_fp =
  5116. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5117. htt_tlv_filter.enable_md = 0;
  5118. htt_tlv_filter.enable_mo =
  5119. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5120. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5121. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5122. if (pdev->mcopy_mode)
  5123. htt_tlv_filter.fp_data_filter = 0;
  5124. else
  5125. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5126. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5127. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5128. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5129. htt_tlv_filter.offset_valid = false;
  5130. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5131. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5132. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5133. pdev, mac_id,
  5134. htt_tlv_filter);
  5135. if (status != QDF_STATUS_SUCCESS) {
  5136. dp_err("Failed to send tlv filter for monitor mode rings");
  5137. return status;
  5138. }
  5139. }
  5140. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5141. htt_tlv_filter.mpdu_start = 1;
  5142. htt_tlv_filter.msdu_start = 0;
  5143. htt_tlv_filter.packet = 0;
  5144. htt_tlv_filter.msdu_end = 0;
  5145. htt_tlv_filter.mpdu_end = 0;
  5146. htt_tlv_filter.attention = 0;
  5147. htt_tlv_filter.ppdu_start = 1;
  5148. htt_tlv_filter.ppdu_end = 1;
  5149. htt_tlv_filter.ppdu_end_user_stats = 1;
  5150. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5151. htt_tlv_filter.ppdu_end_status_done = 1;
  5152. htt_tlv_filter.enable_fp = 1;
  5153. htt_tlv_filter.enable_md = 0;
  5154. htt_tlv_filter.enable_mo = 1;
  5155. if (pdev->mcopy_mode) {
  5156. htt_tlv_filter.packet_header = 1;
  5157. }
  5158. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5159. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5160. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5161. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5162. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5163. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5164. htt_tlv_filter.offset_valid = false;
  5165. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5166. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5167. pdev->pdev_id);
  5168. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5169. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5170. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5171. }
  5172. return status;
  5173. }
  5174. /**
  5175. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  5176. * @vdev_handle: Datapath VDEV handle
  5177. * @smart_monitor: Flag to denote if its smart monitor mode
  5178. *
  5179. * Return: 0 on success, not 0 on failure
  5180. */
  5181. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  5182. uint8_t special_monitor)
  5183. {
  5184. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5185. struct dp_pdev *pdev;
  5186. qdf_assert(vdev);
  5187. pdev = vdev->pdev;
  5188. pdev->monitor_vdev = vdev;
  5189. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5190. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  5191. pdev, pdev->pdev_id, pdev->soc, vdev);
  5192. /*
  5193. * do not configure monitor buf ring and filter for smart and
  5194. * lite monitor
  5195. * for smart monitor filters are added along with first NAC
  5196. * for lite monitor required configuration done through
  5197. * dp_set_pdev_param
  5198. */
  5199. if (special_monitor)
  5200. return QDF_STATUS_SUCCESS;
  5201. /*Check if current pdev's monitor_vdev exists */
  5202. if (pdev->monitor_configured) {
  5203. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5204. "monitor vap already created vdev=%pK\n", vdev);
  5205. qdf_assert(vdev);
  5206. return QDF_STATUS_E_RESOURCES;
  5207. }
  5208. pdev->monitor_configured = true;
  5209. return dp_pdev_configure_monitor_rings(pdev);
  5210. }
  5211. /**
  5212. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  5213. * @pdev_handle: Datapath PDEV handle
  5214. * @filter_val: Flag to select Filter for monitor mode
  5215. * Return: 0 on success, not 0 on failure
  5216. */
  5217. static QDF_STATUS
  5218. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  5219. struct cdp_monitor_filter *filter_val)
  5220. {
  5221. /* Many monitor VAPs can exists in a system but only one can be up at
  5222. * anytime
  5223. */
  5224. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5225. struct dp_vdev *vdev = pdev->monitor_vdev;
  5226. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5227. struct dp_soc *soc;
  5228. uint8_t pdev_id;
  5229. int mac_id;
  5230. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5231. pdev_id = pdev->pdev_id;
  5232. soc = pdev->soc;
  5233. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5234. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  5235. pdev, pdev_id, soc, vdev);
  5236. /*Check if current pdev's monitor_vdev exists */
  5237. if (!pdev->monitor_vdev) {
  5238. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5239. "vdev=%pK", vdev);
  5240. qdf_assert(vdev);
  5241. }
  5242. /* update filter mode, type in pdev structure */
  5243. pdev->mon_filter_mode = filter_val->mode;
  5244. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  5245. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  5246. pdev->fp_data_filter = filter_val->fp_data;
  5247. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  5248. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  5249. pdev->mo_data_filter = filter_val->mo_data;
  5250. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5251. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5252. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5253. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5254. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5255. pdev->mo_data_filter);
  5256. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5257. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5258. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5259. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5260. pdev, mac_id,
  5261. htt_tlv_filter);
  5262. if (status != QDF_STATUS_SUCCESS) {
  5263. dp_err("Failed to send tlv filter for monitor mode rings");
  5264. return status;
  5265. }
  5266. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5267. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5268. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5269. }
  5270. htt_tlv_filter.mpdu_start = 1;
  5271. htt_tlv_filter.msdu_start = 1;
  5272. htt_tlv_filter.packet = 1;
  5273. htt_tlv_filter.msdu_end = 1;
  5274. htt_tlv_filter.mpdu_end = 1;
  5275. htt_tlv_filter.packet_header = 1;
  5276. htt_tlv_filter.attention = 1;
  5277. htt_tlv_filter.ppdu_start = 0;
  5278. htt_tlv_filter.ppdu_end = 0;
  5279. htt_tlv_filter.ppdu_end_user_stats = 0;
  5280. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5281. htt_tlv_filter.ppdu_end_status_done = 0;
  5282. htt_tlv_filter.header_per_msdu = 1;
  5283. htt_tlv_filter.enable_fp =
  5284. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5285. htt_tlv_filter.enable_md = 0;
  5286. htt_tlv_filter.enable_mo =
  5287. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5288. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5289. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5290. if (pdev->mcopy_mode)
  5291. htt_tlv_filter.fp_data_filter = 0;
  5292. else
  5293. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5294. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5295. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5296. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5297. htt_tlv_filter.offset_valid = false;
  5298. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5299. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5300. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5301. pdev, mac_id,
  5302. htt_tlv_filter);
  5303. if (status != QDF_STATUS_SUCCESS) {
  5304. dp_err("Failed to send tlv filter for monitor mode rings");
  5305. return status;
  5306. }
  5307. }
  5308. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5309. htt_tlv_filter.mpdu_start = 1;
  5310. htt_tlv_filter.msdu_start = 0;
  5311. htt_tlv_filter.packet = 0;
  5312. htt_tlv_filter.msdu_end = 0;
  5313. htt_tlv_filter.mpdu_end = 0;
  5314. htt_tlv_filter.attention = 0;
  5315. htt_tlv_filter.ppdu_start = 1;
  5316. htt_tlv_filter.ppdu_end = 1;
  5317. htt_tlv_filter.ppdu_end_user_stats = 1;
  5318. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5319. htt_tlv_filter.ppdu_end_status_done = 1;
  5320. htt_tlv_filter.enable_fp = 1;
  5321. htt_tlv_filter.enable_md = 0;
  5322. htt_tlv_filter.enable_mo = 1;
  5323. if (pdev->mcopy_mode) {
  5324. htt_tlv_filter.packet_header = 1;
  5325. }
  5326. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5327. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5328. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5329. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5330. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5331. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5332. htt_tlv_filter.offset_valid = false;
  5333. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5334. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5335. pdev->pdev_id);
  5336. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5337. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5338. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5339. }
  5340. return QDF_STATUS_SUCCESS;
  5341. }
  5342. /**
  5343. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5344. * @pdev_handle: Datapath PDEV handle
  5345. *
  5346. * Return: pdev_id
  5347. */
  5348. static
  5349. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5350. {
  5351. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5352. return pdev->pdev_id;
  5353. }
  5354. /**
  5355. * dp_get_delay_stats_flag() - get delay stats flag
  5356. * @pdev_handle: Datapath PDEV handle
  5357. *
  5358. * Return: 0 if flag is disabled else 1
  5359. */
  5360. static
  5361. bool dp_get_delay_stats_flag(struct cdp_pdev *pdev_handle)
  5362. {
  5363. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5364. return pdev->delay_stats_flag;
  5365. }
  5366. /**
  5367. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5368. * @pdev_handle: Datapath PDEV handle
  5369. * @chan_noise_floor: Channel Noise Floor
  5370. *
  5371. * Return: void
  5372. */
  5373. static
  5374. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5375. int16_t chan_noise_floor)
  5376. {
  5377. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5378. pdev->chan_noise_floor = chan_noise_floor;
  5379. }
  5380. /**
  5381. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5382. * @vdev_handle: Datapath VDEV handle
  5383. * Return: true on ucast filter flag set
  5384. */
  5385. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5386. {
  5387. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5388. struct dp_pdev *pdev;
  5389. pdev = vdev->pdev;
  5390. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5391. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5392. return true;
  5393. return false;
  5394. }
  5395. /**
  5396. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5397. * @vdev_handle: Datapath VDEV handle
  5398. * Return: true on mcast filter flag set
  5399. */
  5400. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5401. {
  5402. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5403. struct dp_pdev *pdev;
  5404. pdev = vdev->pdev;
  5405. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5406. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5407. return true;
  5408. return false;
  5409. }
  5410. /**
  5411. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5412. * @vdev_handle: Datapath VDEV handle
  5413. * Return: true on non data filter flag set
  5414. */
  5415. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5416. {
  5417. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5418. struct dp_pdev *pdev;
  5419. pdev = vdev->pdev;
  5420. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5421. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5422. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5423. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5424. return true;
  5425. }
  5426. }
  5427. return false;
  5428. }
  5429. #ifdef MESH_MODE_SUPPORT
  5430. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5431. {
  5432. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5433. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5434. FL("val %d"), val);
  5435. vdev->mesh_vdev = val;
  5436. }
  5437. /*
  5438. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5439. * @vdev_hdl: virtual device object
  5440. * @val: value to be set
  5441. *
  5442. * Return: void
  5443. */
  5444. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5445. {
  5446. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5447. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5448. FL("val %d"), val);
  5449. vdev->mesh_rx_filter = val;
  5450. }
  5451. #endif
  5452. /*
  5453. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5454. * Current scope is bar received count
  5455. *
  5456. * @pdev_handle: DP_PDEV handle
  5457. *
  5458. * Return: void
  5459. */
  5460. #define STATS_PROC_TIMEOUT (HZ/1000)
  5461. static void
  5462. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5463. {
  5464. struct dp_vdev *vdev;
  5465. struct dp_peer *peer;
  5466. uint32_t waitcnt;
  5467. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5468. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5469. if (!peer) {
  5470. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5471. FL("DP Invalid Peer refernce"));
  5472. return;
  5473. }
  5474. if (peer->delete_in_progress) {
  5475. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5476. FL("DP Peer deletion in progress"));
  5477. continue;
  5478. }
  5479. qdf_atomic_inc(&peer->ref_cnt);
  5480. waitcnt = 0;
  5481. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5482. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5483. && waitcnt < 10) {
  5484. schedule_timeout_interruptible(
  5485. STATS_PROC_TIMEOUT);
  5486. waitcnt++;
  5487. }
  5488. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5489. dp_peer_unref_delete(peer);
  5490. }
  5491. }
  5492. }
  5493. /**
  5494. * dp_rx_bar_stats_cb(): BAR received stats callback
  5495. * @soc: SOC handle
  5496. * @cb_ctxt: Call back context
  5497. * @reo_status: Reo status
  5498. *
  5499. * return: void
  5500. */
  5501. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5502. union hal_reo_status *reo_status)
  5503. {
  5504. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5505. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5506. if (!qdf_atomic_read(&soc->cmn_init_done))
  5507. return;
  5508. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5509. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5510. queue_status->header.status);
  5511. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5512. return;
  5513. }
  5514. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5515. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5516. }
  5517. /**
  5518. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5519. * @vdev: DP VDEV handle
  5520. *
  5521. * return: void
  5522. */
  5523. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5524. struct cdp_vdev_stats *vdev_stats)
  5525. {
  5526. struct dp_peer *peer = NULL;
  5527. struct dp_soc *soc = NULL;
  5528. if (!vdev || !vdev->pdev)
  5529. return;
  5530. soc = vdev->pdev->soc;
  5531. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5532. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5533. dp_update_vdev_stats(vdev_stats, peer);
  5534. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5535. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5536. vdev_stats, vdev->vdev_id,
  5537. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5538. #endif
  5539. }
  5540. /**
  5541. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5542. * @pdev: DP PDEV handle
  5543. *
  5544. * return: void
  5545. */
  5546. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5547. {
  5548. struct dp_vdev *vdev = NULL;
  5549. struct dp_soc *soc;
  5550. struct cdp_vdev_stats *vdev_stats =
  5551. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5552. if (!vdev_stats) {
  5553. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5554. "DP alloc failure - unable to get alloc vdev stats");
  5555. return;
  5556. }
  5557. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  5558. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  5559. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  5560. if (pdev->mcopy_mode)
  5561. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5562. soc = pdev->soc;
  5563. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5564. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5565. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5566. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5567. dp_update_pdev_stats(pdev, vdev_stats);
  5568. dp_update_pdev_ingress_stats(pdev, vdev);
  5569. }
  5570. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5571. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5572. qdf_mem_free(vdev_stats);
  5573. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5574. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5575. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5576. #endif
  5577. }
  5578. /**
  5579. * dp_vdev_getstats() - get vdev packet level stats
  5580. * @vdev_handle: Datapath VDEV handle
  5581. * @stats: cdp network device stats structure
  5582. *
  5583. * Return: void
  5584. */
  5585. static void dp_vdev_getstats(void *vdev_handle,
  5586. struct cdp_dev_stats *stats)
  5587. {
  5588. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5589. struct dp_pdev *pdev;
  5590. struct dp_soc *soc;
  5591. struct cdp_vdev_stats *vdev_stats;
  5592. if (!vdev)
  5593. return;
  5594. pdev = vdev->pdev;
  5595. if (!pdev)
  5596. return;
  5597. soc = pdev->soc;
  5598. vdev_stats = qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5599. if (!vdev_stats) {
  5600. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5601. "DP alloc failure - unable to get alloc vdev stats");
  5602. return;
  5603. }
  5604. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5605. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5606. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5607. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5608. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5609. stats->tx_errors = vdev_stats->tx.tx_failed +
  5610. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5611. stats->tx_dropped = stats->tx_errors;
  5612. stats->rx_packets = vdev_stats->rx.unicast.num +
  5613. vdev_stats->rx.multicast.num +
  5614. vdev_stats->rx.bcast.num;
  5615. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5616. vdev_stats->rx.multicast.bytes +
  5617. vdev_stats->rx.bcast.bytes;
  5618. }
  5619. /**
  5620. * dp_pdev_getstats() - get pdev packet level stats
  5621. * @pdev_handle: Datapath PDEV handle
  5622. * @stats: cdp network device stats structure
  5623. *
  5624. * Return: void
  5625. */
  5626. static void dp_pdev_getstats(void *pdev_handle,
  5627. struct cdp_dev_stats *stats)
  5628. {
  5629. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5630. dp_aggregate_pdev_stats(pdev);
  5631. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5632. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5633. stats->tx_errors = pdev->stats.tx.tx_failed +
  5634. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5635. stats->tx_dropped = stats->tx_errors;
  5636. stats->rx_packets = pdev->stats.rx.unicast.num +
  5637. pdev->stats.rx.multicast.num +
  5638. pdev->stats.rx.bcast.num;
  5639. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5640. pdev->stats.rx.multicast.bytes +
  5641. pdev->stats.rx.bcast.bytes;
  5642. }
  5643. /**
  5644. * dp_get_device_stats() - get interface level packet stats
  5645. * @handle: device handle
  5646. * @stats: cdp network device stats structure
  5647. * @type: device type pdev/vdev
  5648. *
  5649. * Return: void
  5650. */
  5651. static void dp_get_device_stats(void *handle,
  5652. struct cdp_dev_stats *stats, uint8_t type)
  5653. {
  5654. switch (type) {
  5655. case UPDATE_VDEV_STATS:
  5656. dp_vdev_getstats(handle, stats);
  5657. break;
  5658. case UPDATE_PDEV_STATS:
  5659. dp_pdev_getstats(handle, stats);
  5660. break;
  5661. default:
  5662. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5663. "apstats cannot be updated for this input "
  5664. "type %d", type);
  5665. break;
  5666. }
  5667. }
  5668. /**
  5669. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5670. * @pdev: DP_PDEV Handle
  5671. *
  5672. * Return:void
  5673. */
  5674. static inline void
  5675. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5676. {
  5677. uint8_t i = 0, index = 0;
  5678. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5679. DP_PRINT_STATS("Received From Stack:");
  5680. DP_PRINT_STATS(" Packets = %d",
  5681. pdev->stats.tx_i.rcvd.num);
  5682. DP_PRINT_STATS(" Bytes = %llu",
  5683. pdev->stats.tx_i.rcvd.bytes);
  5684. DP_PRINT_STATS("Processed:");
  5685. DP_PRINT_STATS(" Packets = %d",
  5686. pdev->stats.tx_i.processed.num);
  5687. DP_PRINT_STATS(" Bytes = %llu",
  5688. pdev->stats.tx_i.processed.bytes);
  5689. DP_PRINT_STATS("Total Completions:");
  5690. DP_PRINT_STATS(" Packets = %u",
  5691. pdev->stats.tx.comp_pkt.num);
  5692. DP_PRINT_STATS(" Bytes = %llu",
  5693. pdev->stats.tx.comp_pkt.bytes);
  5694. DP_PRINT_STATS("Successful Completions:");
  5695. DP_PRINT_STATS(" Packets = %u",
  5696. pdev->stats.tx.tx_success.num);
  5697. DP_PRINT_STATS(" Bytes = %llu",
  5698. pdev->stats.tx.tx_success.bytes);
  5699. DP_PRINT_STATS("Dropped:");
  5700. DP_PRINT_STATS(" Total = %d",
  5701. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5702. DP_PRINT_STATS(" Dma_map_error = %d",
  5703. pdev->stats.tx_i.dropped.dma_error);
  5704. DP_PRINT_STATS(" Ring Full = %d",
  5705. pdev->stats.tx_i.dropped.ring_full);
  5706. DP_PRINT_STATS(" Descriptor Not available = %d",
  5707. pdev->stats.tx_i.dropped.desc_na.num);
  5708. DP_PRINT_STATS(" HW enqueue failed= %d",
  5709. pdev->stats.tx_i.dropped.enqueue_fail);
  5710. DP_PRINT_STATS(" Resources Full = %d",
  5711. pdev->stats.tx_i.dropped.res_full);
  5712. DP_PRINT_STATS(" FW removed Pkts = %u",
  5713. pdev->stats.tx.dropped.fw_rem.num);
  5714. DP_PRINT_STATS(" FW removed bytes= %llu",
  5715. pdev->stats.tx.dropped.fw_rem.bytes);
  5716. DP_PRINT_STATS(" FW removed transmitted = %d",
  5717. pdev->stats.tx.dropped.fw_rem_tx);
  5718. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5719. pdev->stats.tx.dropped.fw_rem_notx);
  5720. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5721. pdev->stats.tx.dropped.fw_reason1);
  5722. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5723. pdev->stats.tx.dropped.fw_reason2);
  5724. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5725. pdev->stats.tx.dropped.fw_reason3);
  5726. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5727. pdev->stats.tx.dropped.age_out);
  5728. DP_PRINT_STATS(" headroom insufficient = %d",
  5729. pdev->stats.tx_i.dropped.headroom_insufficient);
  5730. DP_PRINT_STATS(" Multicast:");
  5731. DP_PRINT_STATS(" Packets: %u",
  5732. pdev->stats.tx.mcast.num);
  5733. DP_PRINT_STATS(" Bytes: %llu",
  5734. pdev->stats.tx.mcast.bytes);
  5735. DP_PRINT_STATS("Scatter Gather:");
  5736. DP_PRINT_STATS(" Packets = %d",
  5737. pdev->stats.tx_i.sg.sg_pkt.num);
  5738. DP_PRINT_STATS(" Bytes = %llu",
  5739. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5740. DP_PRINT_STATS(" Dropped By Host = %d",
  5741. pdev->stats.tx_i.sg.dropped_host.num);
  5742. DP_PRINT_STATS(" Dropped By Target = %d",
  5743. pdev->stats.tx_i.sg.dropped_target);
  5744. DP_PRINT_STATS("TSO:");
  5745. DP_PRINT_STATS(" Number of Segments = %d",
  5746. pdev->stats.tx_i.tso.num_seg);
  5747. DP_PRINT_STATS(" Packets = %d",
  5748. pdev->stats.tx_i.tso.tso_pkt.num);
  5749. DP_PRINT_STATS(" Bytes = %llu",
  5750. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5751. DP_PRINT_STATS(" Dropped By Host = %d",
  5752. pdev->stats.tx_i.tso.dropped_host.num);
  5753. DP_PRINT_STATS("Mcast Enhancement:");
  5754. DP_PRINT_STATS(" Packets = %d",
  5755. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5756. DP_PRINT_STATS(" Bytes = %llu",
  5757. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5758. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5759. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5760. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5761. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5762. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5763. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5764. DP_PRINT_STATS(" Unicast sent = %d",
  5765. pdev->stats.tx_i.mcast_en.ucast);
  5766. DP_PRINT_STATS("Raw:");
  5767. DP_PRINT_STATS(" Packets = %d",
  5768. pdev->stats.tx_i.raw.raw_pkt.num);
  5769. DP_PRINT_STATS(" Bytes = %llu",
  5770. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5771. DP_PRINT_STATS(" DMA map error = %d",
  5772. pdev->stats.tx_i.raw.dma_map_error);
  5773. DP_PRINT_STATS("Reinjected:");
  5774. DP_PRINT_STATS(" Packets = %d",
  5775. pdev->stats.tx_i.reinject_pkts.num);
  5776. DP_PRINT_STATS(" Bytes = %llu\n",
  5777. pdev->stats.tx_i.reinject_pkts.bytes);
  5778. DP_PRINT_STATS("Inspected:");
  5779. DP_PRINT_STATS(" Packets = %d",
  5780. pdev->stats.tx_i.inspect_pkts.num);
  5781. DP_PRINT_STATS(" Bytes = %llu",
  5782. pdev->stats.tx_i.inspect_pkts.bytes);
  5783. DP_PRINT_STATS("Nawds Multicast:");
  5784. DP_PRINT_STATS(" Packets = %d",
  5785. pdev->stats.tx_i.nawds_mcast.num);
  5786. DP_PRINT_STATS(" Bytes = %llu",
  5787. pdev->stats.tx_i.nawds_mcast.bytes);
  5788. DP_PRINT_STATS("CCE Classified:");
  5789. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5790. pdev->stats.tx_i.cce_classified);
  5791. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5792. pdev->stats.tx_i.cce_classified_raw);
  5793. DP_PRINT_STATS("Mesh stats:");
  5794. DP_PRINT_STATS(" frames to firmware: %u",
  5795. pdev->stats.tx_i.mesh.exception_fw);
  5796. DP_PRINT_STATS(" completions from fw: %u",
  5797. pdev->stats.tx_i.mesh.completion_fw);
  5798. DP_PRINT_STATS("PPDU stats counter");
  5799. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5800. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5801. pdev->stats.ppdu_stats_counter[index]);
  5802. }
  5803. for (i = 0; i < CDP_WDI_NUM_EVENTS; i++) {
  5804. if (!pdev->stats.wdi_event[i])
  5805. DP_PRINT_STATS("Wdi msgs received from fw[%d]:%d",
  5806. i, pdev->stats.wdi_event[i]);
  5807. }
  5808. }
  5809. /**
  5810. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5811. * @pdev: DP_PDEV Handle
  5812. *
  5813. * Return: void
  5814. */
  5815. static inline void
  5816. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5817. {
  5818. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5819. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5820. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5821. pdev->stats.rx.rcvd_reo[0].num,
  5822. pdev->stats.rx.rcvd_reo[1].num,
  5823. pdev->stats.rx.rcvd_reo[2].num,
  5824. pdev->stats.rx.rcvd_reo[3].num);
  5825. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5826. pdev->stats.rx.rcvd_reo[0].bytes,
  5827. pdev->stats.rx.rcvd_reo[1].bytes,
  5828. pdev->stats.rx.rcvd_reo[2].bytes,
  5829. pdev->stats.rx.rcvd_reo[3].bytes);
  5830. DP_PRINT_STATS("Replenished:");
  5831. DP_PRINT_STATS(" Packets = %d",
  5832. pdev->stats.replenish.pkts.num);
  5833. DP_PRINT_STATS(" Bytes = %llu",
  5834. pdev->stats.replenish.pkts.bytes);
  5835. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5836. pdev->stats.buf_freelist);
  5837. DP_PRINT_STATS(" Low threshold intr = %d",
  5838. pdev->stats.replenish.low_thresh_intrs);
  5839. DP_PRINT_STATS("Dropped:");
  5840. DP_PRINT_STATS(" msdu_not_done = %d",
  5841. pdev->stats.dropped.msdu_not_done);
  5842. DP_PRINT_STATS(" wifi parse = %d",
  5843. pdev->stats.dropped.wifi_parse);
  5844. DP_PRINT_STATS(" mon_rx_drop = %d",
  5845. pdev->stats.dropped.mon_rx_drop);
  5846. DP_PRINT_STATS(" mec_drop = %d",
  5847. pdev->stats.rx.mec_drop.num);
  5848. DP_PRINT_STATS(" Bytes = %llu",
  5849. pdev->stats.rx.mec_drop.bytes);
  5850. DP_PRINT_STATS("Sent To Stack:");
  5851. DP_PRINT_STATS(" Packets = %d",
  5852. pdev->stats.rx.to_stack.num);
  5853. DP_PRINT_STATS(" Bytes = %llu",
  5854. pdev->stats.rx.to_stack.bytes);
  5855. DP_PRINT_STATS(" vlan_tag_stp_cnt = %d",
  5856. pdev->stats.vlan_tag_stp_cnt);
  5857. DP_PRINT_STATS("Multicast/Broadcast:");
  5858. DP_PRINT_STATS(" Packets = %d",
  5859. pdev->stats.rx.multicast.num);
  5860. DP_PRINT_STATS(" Bytes = %llu",
  5861. pdev->stats.rx.multicast.bytes);
  5862. DP_PRINT_STATS("Errors:");
  5863. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5864. pdev->stats.replenish.rxdma_err);
  5865. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5866. pdev->stats.err.desc_alloc_fail);
  5867. DP_PRINT_STATS(" IP checksum error = %d",
  5868. pdev->stats.err.ip_csum_err);
  5869. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5870. pdev->stats.err.tcp_udp_csum_err);
  5871. /* Get bar_recv_cnt */
  5872. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5873. DP_PRINT_STATS("BAR Received Count: = %d",
  5874. pdev->stats.rx.bar_recv_cnt);
  5875. }
  5876. /**
  5877. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5878. * @pdev: DP_PDEV Handle
  5879. *
  5880. * Return: void
  5881. */
  5882. static inline void
  5883. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5884. {
  5885. struct cdp_pdev_mon_stats *rx_mon_stats;
  5886. rx_mon_stats = &pdev->rx_mon_stats;
  5887. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5888. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5889. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5890. rx_mon_stats->status_ppdu_done);
  5891. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5892. rx_mon_stats->dest_ppdu_done);
  5893. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5894. rx_mon_stats->dest_mpdu_done);
  5895. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5896. rx_mon_stats->dest_mpdu_drop);
  5897. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5898. rx_mon_stats->dup_mon_linkdesc_cnt);
  5899. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5900. rx_mon_stats->dup_mon_buf_cnt);
  5901. }
  5902. /**
  5903. * dp_print_soc_tx_stats(): Print SOC level stats
  5904. * @soc DP_SOC Handle
  5905. *
  5906. * Return: void
  5907. */
  5908. static inline void
  5909. dp_print_soc_tx_stats(struct dp_soc *soc)
  5910. {
  5911. uint8_t desc_pool_id;
  5912. soc->stats.tx.desc_in_use = 0;
  5913. DP_PRINT_STATS("SOC Tx Stats:\n");
  5914. for (desc_pool_id = 0;
  5915. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5916. desc_pool_id++)
  5917. soc->stats.tx.desc_in_use +=
  5918. soc->tx_desc[desc_pool_id].num_allocated;
  5919. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5920. soc->stats.tx.desc_in_use);
  5921. DP_PRINT_STATS("Tx Invalid peer:");
  5922. DP_PRINT_STATS(" Packets = %d",
  5923. soc->stats.tx.tx_invalid_peer.num);
  5924. DP_PRINT_STATS(" Bytes = %llu",
  5925. soc->stats.tx.tx_invalid_peer.bytes);
  5926. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5927. soc->stats.tx.tcl_ring_full[0],
  5928. soc->stats.tx.tcl_ring_full[1],
  5929. soc->stats.tx.tcl_ring_full[2]);
  5930. }
  5931. /**
  5932. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5933. * @soc: DP_SOC Handle
  5934. *
  5935. * Return:void
  5936. */
  5937. static inline void
  5938. dp_print_soc_rx_stats(struct dp_soc *soc)
  5939. {
  5940. uint32_t i;
  5941. char reo_error[DP_REO_ERR_LENGTH];
  5942. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5943. uint8_t index = 0;
  5944. DP_PRINT_STATS("No of AST Entries = %d", soc->num_ast_entries);
  5945. DP_PRINT_STATS("SOC Rx Stats:\n");
  5946. DP_PRINT_STATS("Fragmented packets: %u",
  5947. soc->stats.rx.rx_frags);
  5948. DP_PRINT_STATS("Reo reinjected packets: %u",
  5949. soc->stats.rx.reo_reinject);
  5950. DP_PRINT_STATS("Errors:\n");
  5951. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5952. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5953. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5954. DP_PRINT_STATS("Invalid RBM = %d",
  5955. soc->stats.rx.err.invalid_rbm);
  5956. DP_PRINT_STATS("Invalid Vdev = %d",
  5957. soc->stats.rx.err.invalid_vdev);
  5958. DP_PRINT_STATS("Invalid sa_idx or da_idx = %d",
  5959. soc->stats.rx.err.invalid_sa_da_idx);
  5960. DP_PRINT_STATS("Invalid Pdev = %d",
  5961. soc->stats.rx.err.invalid_pdev);
  5962. DP_PRINT_STATS("Invalid Peer = %d",
  5963. soc->stats.rx.err.rx_invalid_peer.num);
  5964. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5965. soc->stats.rx.err.hal_ring_access_fail);
  5966. DP_PRINT_STATS("MSDU Done failures = %d",
  5967. soc->stats.rx.err.msdu_done_fail);
  5968. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5969. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5970. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5971. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5972. DP_PRINT_STATS("RX DESC invalid magic: %u",
  5973. soc->stats.rx.err.rx_desc_invalid_magic);
  5974. DP_PRINT_STATS("RX DUP DESC: %d",
  5975. soc->stats.rx.err.hal_reo_dest_dup);
  5976. DP_PRINT_STATS("RX REL DUP DESC: %d",
  5977. soc->stats.rx.err.hal_wbm_rel_dup);
  5978. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5979. index += qdf_snprint(&rxdma_error[index],
  5980. DP_RXDMA_ERR_LENGTH - index,
  5981. " %d", soc->stats.rx.err.rxdma_error[i]);
  5982. }
  5983. DP_PRINT_STATS("RXDMA Error (0-31):%s", rxdma_error);
  5984. index = 0;
  5985. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5986. index += qdf_snprint(&reo_error[index],
  5987. DP_REO_ERR_LENGTH - index,
  5988. " %d", soc->stats.rx.err.reo_error[i]);
  5989. }
  5990. DP_PRINT_STATS("REO Error(0-14):%s", reo_error);
  5991. }
  5992. /**
  5993. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5994. * @ring_type: Ring
  5995. *
  5996. * Return: char const pointer
  5997. */
  5998. static inline const
  5999. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  6000. {
  6001. switch (ring_type) {
  6002. case REO_DST:
  6003. return "Reo_dst";
  6004. case REO_EXCEPTION:
  6005. return "Reo_exception";
  6006. case REO_CMD:
  6007. return "Reo_cmd";
  6008. case REO_REINJECT:
  6009. return "Reo_reinject";
  6010. case REO_STATUS:
  6011. return "Reo_status";
  6012. case WBM2SW_RELEASE:
  6013. return "wbm2sw_release";
  6014. case TCL_DATA:
  6015. return "tcl_data";
  6016. case TCL_CMD:
  6017. return "tcl_cmd";
  6018. case TCL_STATUS:
  6019. return "tcl_status";
  6020. case SW2WBM_RELEASE:
  6021. return "sw2wbm_release";
  6022. case RXDMA_BUF:
  6023. return "Rxdma_buf";
  6024. case RXDMA_DST:
  6025. return "Rxdma_dst";
  6026. case RXDMA_MONITOR_BUF:
  6027. return "Rxdma_monitor_buf";
  6028. case RXDMA_MONITOR_DESC:
  6029. return "Rxdma_monitor_desc";
  6030. case RXDMA_MONITOR_STATUS:
  6031. return "Rxdma_monitor_status";
  6032. default:
  6033. dp_err("Invalid ring type");
  6034. break;
  6035. }
  6036. return "Invalid";
  6037. }
  6038. /**
  6039. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  6040. * @soc: DP_SOC handle
  6041. * @srng: DP_SRNG handle
  6042. * @ring_name: SRNG name
  6043. * @ring_type: srng src/dst ring
  6044. *
  6045. * Return: void
  6046. */
  6047. static void
  6048. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  6049. enum hal_ring_type ring_type)
  6050. {
  6051. uint32_t tailp;
  6052. uint32_t headp;
  6053. int32_t hw_headp = -1;
  6054. int32_t hw_tailp = -1;
  6055. const char *ring_name;
  6056. struct hal_soc *hal_soc;
  6057. if (soc && srng && srng->hal_srng) {
  6058. hal_soc = (struct hal_soc *)soc->hal_soc;
  6059. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  6060. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  6061. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  6062. ring_name, headp, tailp);
  6063. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_headp,
  6064. &hw_tailp, ring_type);
  6065. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  6066. ring_name, hw_headp, hw_tailp);
  6067. }
  6068. }
  6069. /**
  6070. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  6071. * on target
  6072. * @pdev: physical device handle
  6073. * @mac_id: mac id
  6074. *
  6075. * Return: void
  6076. */
  6077. static inline
  6078. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  6079. {
  6080. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  6081. dp_print_ring_stat_from_hal(pdev->soc,
  6082. &pdev->rxdma_mon_buf_ring[mac_id],
  6083. RXDMA_MONITOR_BUF);
  6084. dp_print_ring_stat_from_hal(pdev->soc,
  6085. &pdev->rxdma_mon_dst_ring[mac_id],
  6086. RXDMA_MONITOR_DST);
  6087. dp_print_ring_stat_from_hal(pdev->soc,
  6088. &pdev->rxdma_mon_desc_ring[mac_id],
  6089. RXDMA_MONITOR_DESC);
  6090. }
  6091. dp_print_ring_stat_from_hal(pdev->soc,
  6092. &pdev->rxdma_mon_status_ring[mac_id],
  6093. RXDMA_MONITOR_STATUS);
  6094. }
  6095. /**
  6096. * dp_print_ring_stats(): Print tail and head pointer
  6097. * @pdev: DP_PDEV handle
  6098. *
  6099. * Return:void
  6100. */
  6101. static inline void
  6102. dp_print_ring_stats(struct dp_pdev *pdev)
  6103. {
  6104. uint32_t i;
  6105. int mac_id;
  6106. dp_print_ring_stat_from_hal(pdev->soc,
  6107. &pdev->soc->reo_exception_ring,
  6108. REO_EXCEPTION);
  6109. dp_print_ring_stat_from_hal(pdev->soc,
  6110. &pdev->soc->reo_reinject_ring,
  6111. REO_REINJECT);
  6112. dp_print_ring_stat_from_hal(pdev->soc,
  6113. &pdev->soc->reo_cmd_ring,
  6114. REO_CMD);
  6115. dp_print_ring_stat_from_hal(pdev->soc,
  6116. &pdev->soc->reo_status_ring,
  6117. REO_STATUS);
  6118. dp_print_ring_stat_from_hal(pdev->soc,
  6119. &pdev->soc->rx_rel_ring,
  6120. WBM2SW_RELEASE);
  6121. dp_print_ring_stat_from_hal(pdev->soc,
  6122. &pdev->soc->tcl_cmd_ring,
  6123. TCL_CMD);
  6124. dp_print_ring_stat_from_hal(pdev->soc,
  6125. &pdev->soc->tcl_status_ring,
  6126. TCL_STATUS);
  6127. dp_print_ring_stat_from_hal(pdev->soc,
  6128. &pdev->soc->wbm_desc_rel_ring,
  6129. SW2WBM_RELEASE);
  6130. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  6131. dp_print_ring_stat_from_hal(pdev->soc,
  6132. &pdev->soc->reo_dest_ring[i],
  6133. REO_DST);
  6134. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  6135. dp_print_ring_stat_from_hal(pdev->soc,
  6136. &pdev->soc->tcl_data_ring[i],
  6137. TCL_DATA);
  6138. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  6139. dp_print_ring_stat_from_hal(pdev->soc,
  6140. &pdev->soc->tx_comp_ring[i],
  6141. WBM2SW_RELEASE);
  6142. dp_print_ring_stat_from_hal(pdev->soc,
  6143. &pdev->rx_refill_buf_ring,
  6144. RXDMA_BUF);
  6145. dp_print_ring_stat_from_hal(pdev->soc,
  6146. &pdev->rx_refill_buf_ring2,
  6147. RXDMA_BUF);
  6148. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  6149. dp_print_ring_stat_from_hal(pdev->soc,
  6150. &pdev->rx_mac_buf_ring[i],
  6151. RXDMA_BUF);
  6152. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  6153. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  6154. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  6155. dp_print_ring_stat_from_hal(pdev->soc,
  6156. &pdev->rxdma_err_dst_ring[i],
  6157. RXDMA_DST);
  6158. }
  6159. /**
  6160. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  6161. * @vdev: DP_VDEV handle
  6162. *
  6163. * Return:void
  6164. */
  6165. static inline void
  6166. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  6167. {
  6168. struct dp_peer *peer = NULL;
  6169. if (!vdev || !vdev->pdev)
  6170. return;
  6171. DP_STATS_CLR(vdev->pdev);
  6172. DP_STATS_CLR(vdev->pdev->soc);
  6173. DP_STATS_CLR(vdev);
  6174. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6175. if (!peer)
  6176. return;
  6177. DP_STATS_CLR(peer);
  6178. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6179. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6180. &peer->stats, peer->peer_ids[0],
  6181. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  6182. #endif
  6183. }
  6184. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6185. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6186. &vdev->stats, vdev->vdev_id,
  6187. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  6188. #endif
  6189. }
  6190. /**
  6191. * dp_print_common_rates_info(): Print common rate for tx or rx
  6192. * @pkt_type_array: rate type array contains rate info
  6193. *
  6194. * Return:void
  6195. */
  6196. static inline void
  6197. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  6198. {
  6199. uint8_t mcs, pkt_type;
  6200. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  6201. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  6202. if (!dp_rate_string[pkt_type][mcs].valid)
  6203. continue;
  6204. DP_PRINT_STATS(" %s = %d",
  6205. dp_rate_string[pkt_type][mcs].mcs_type,
  6206. pkt_type_array[pkt_type].mcs_count[mcs]);
  6207. }
  6208. DP_PRINT_STATS("\n");
  6209. }
  6210. }
  6211. /**
  6212. * dp_print_rx_rates(): Print Rx rate stats
  6213. * @vdev: DP_VDEV handle
  6214. *
  6215. * Return:void
  6216. */
  6217. static inline void
  6218. dp_print_rx_rates(struct dp_vdev *vdev)
  6219. {
  6220. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6221. uint8_t i;
  6222. uint8_t index = 0;
  6223. char nss[DP_NSS_LENGTH];
  6224. DP_PRINT_STATS("Rx Rate Info:\n");
  6225. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  6226. index = 0;
  6227. for (i = 0; i < SS_COUNT; i++) {
  6228. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6229. " %d", pdev->stats.rx.nss[i]);
  6230. }
  6231. DP_PRINT_STATS("NSS(1-8) = %s",
  6232. nss);
  6233. DP_PRINT_STATS("SGI ="
  6234. " 0.8us %d,"
  6235. " 0.4us %d,"
  6236. " 1.6us %d,"
  6237. " 3.2us %d,",
  6238. pdev->stats.rx.sgi_count[0],
  6239. pdev->stats.rx.sgi_count[1],
  6240. pdev->stats.rx.sgi_count[2],
  6241. pdev->stats.rx.sgi_count[3]);
  6242. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6243. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  6244. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  6245. DP_PRINT_STATS("Reception Type ="
  6246. " SU: %d,"
  6247. " MU_MIMO:%d,"
  6248. " MU_OFDMA:%d,"
  6249. " MU_OFDMA_MIMO:%d\n",
  6250. pdev->stats.rx.reception_type[0],
  6251. pdev->stats.rx.reception_type[1],
  6252. pdev->stats.rx.reception_type[2],
  6253. pdev->stats.rx.reception_type[3]);
  6254. DP_PRINT_STATS("Aggregation:\n");
  6255. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  6256. pdev->stats.rx.ampdu_cnt);
  6257. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  6258. pdev->stats.rx.non_ampdu_cnt);
  6259. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  6260. pdev->stats.rx.amsdu_cnt);
  6261. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  6262. pdev->stats.rx.non_amsdu_cnt);
  6263. }
  6264. /**
  6265. * dp_print_tx_rates(): Print tx rates
  6266. * @vdev: DP_VDEV handle
  6267. *
  6268. * Return:void
  6269. */
  6270. static inline void
  6271. dp_print_tx_rates(struct dp_vdev *vdev)
  6272. {
  6273. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6274. DP_PRINT_STATS("Tx Rate Info:\n");
  6275. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  6276. DP_PRINT_STATS("SGI ="
  6277. " 0.8us %d"
  6278. " 0.4us %d"
  6279. " 1.6us %d"
  6280. " 3.2us %d",
  6281. pdev->stats.tx.sgi_count[0],
  6282. pdev->stats.tx.sgi_count[1],
  6283. pdev->stats.tx.sgi_count[2],
  6284. pdev->stats.tx.sgi_count[3]);
  6285. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6286. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  6287. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  6288. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  6289. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  6290. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  6291. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  6292. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  6293. DP_PRINT_STATS("Aggregation:\n");
  6294. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  6295. pdev->stats.tx.amsdu_cnt);
  6296. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  6297. pdev->stats.tx.non_amsdu_cnt);
  6298. }
  6299. /**
  6300. * dp_print_peer_stats():print peer stats
  6301. * @peer: DP_PEER handle
  6302. *
  6303. * return void
  6304. */
  6305. static inline void dp_print_peer_stats(struct dp_peer *peer)
  6306. {
  6307. uint8_t i;
  6308. uint32_t index;
  6309. uint32_t j;
  6310. char nss[DP_NSS_LENGTH];
  6311. char mu_group_id[DP_MU_GROUP_LENGTH];
  6312. DP_PRINT_STATS("Node Tx Stats:\n");
  6313. DP_PRINT_STATS("Total Packet Completions = %d",
  6314. peer->stats.tx.comp_pkt.num);
  6315. DP_PRINT_STATS("Total Bytes Completions = %llu",
  6316. peer->stats.tx.comp_pkt.bytes);
  6317. DP_PRINT_STATS("Success Packets = %d",
  6318. peer->stats.tx.tx_success.num);
  6319. DP_PRINT_STATS("Success Bytes = %llu",
  6320. peer->stats.tx.tx_success.bytes);
  6321. DP_PRINT_STATS("Unicast Success Packets = %d",
  6322. peer->stats.tx.ucast.num);
  6323. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  6324. peer->stats.tx.ucast.bytes);
  6325. DP_PRINT_STATS("Multicast Success Packets = %d",
  6326. peer->stats.tx.mcast.num);
  6327. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  6328. peer->stats.tx.mcast.bytes);
  6329. DP_PRINT_STATS("Broadcast Success Packets = %d",
  6330. peer->stats.tx.bcast.num);
  6331. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  6332. peer->stats.tx.bcast.bytes);
  6333. DP_PRINT_STATS("Packets Failed = %d",
  6334. peer->stats.tx.tx_failed);
  6335. DP_PRINT_STATS("Packets In OFDMA = %d",
  6336. peer->stats.tx.ofdma);
  6337. DP_PRINT_STATS("Packets In STBC = %d",
  6338. peer->stats.tx.stbc);
  6339. DP_PRINT_STATS("Packets In LDPC = %d",
  6340. peer->stats.tx.ldpc);
  6341. DP_PRINT_STATS("Packet Retries = %d",
  6342. peer->stats.tx.retries);
  6343. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  6344. peer->stats.tx.amsdu_cnt);
  6345. DP_PRINT_STATS("Last Packet RSSI = %d",
  6346. peer->stats.tx.last_ack_rssi);
  6347. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  6348. peer->stats.tx.dropped.fw_rem.num);
  6349. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  6350. peer->stats.tx.dropped.fw_rem.bytes);
  6351. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  6352. peer->stats.tx.dropped.fw_rem_tx);
  6353. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  6354. peer->stats.tx.dropped.fw_rem_notx);
  6355. DP_PRINT_STATS("Dropped : Age Out = %d",
  6356. peer->stats.tx.dropped.age_out);
  6357. DP_PRINT_STATS("NAWDS : ");
  6358. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  6359. peer->stats.tx.nawds_mcast_drop);
  6360. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  6361. peer->stats.tx.nawds_mcast.num);
  6362. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  6363. peer->stats.tx.nawds_mcast.bytes);
  6364. DP_PRINT_STATS("Rate Info:");
  6365. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  6366. DP_PRINT_STATS("SGI = "
  6367. " 0.8us %d"
  6368. " 0.4us %d"
  6369. " 1.6us %d"
  6370. " 3.2us %d",
  6371. peer->stats.tx.sgi_count[0],
  6372. peer->stats.tx.sgi_count[1],
  6373. peer->stats.tx.sgi_count[2],
  6374. peer->stats.tx.sgi_count[3]);
  6375. DP_PRINT_STATS("Excess Retries per AC ");
  6376. DP_PRINT_STATS(" Best effort = %d",
  6377. peer->stats.tx.excess_retries_per_ac[0]);
  6378. DP_PRINT_STATS(" Background= %d",
  6379. peer->stats.tx.excess_retries_per_ac[1]);
  6380. DP_PRINT_STATS(" Video = %d",
  6381. peer->stats.tx.excess_retries_per_ac[2]);
  6382. DP_PRINT_STATS(" Voice = %d",
  6383. peer->stats.tx.excess_retries_per_ac[3]);
  6384. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  6385. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  6386. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  6387. index = 0;
  6388. for (i = 0; i < SS_COUNT; i++) {
  6389. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6390. " %d", peer->stats.tx.nss[i]);
  6391. }
  6392. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6393. DP_PRINT_STATS("Transmit Type :");
  6394. DP_PRINT_STATS("SU %d, MU_MIMO %d, MU_OFDMA %d, MU_MIMO_OFDMA %d",
  6395. peer->stats.tx.transmit_type[0],
  6396. peer->stats.tx.transmit_type[1],
  6397. peer->stats.tx.transmit_type[2],
  6398. peer->stats.tx.transmit_type[3]);
  6399. for (i = 0; i < MAX_MU_GROUP_ID;) {
  6400. index = 0;
  6401. for (j = 0; j < DP_MU_GROUP_SHOW && i < MAX_MU_GROUP_ID;
  6402. j++) {
  6403. index += qdf_snprint(&mu_group_id[index],
  6404. DP_MU_GROUP_LENGTH - index,
  6405. " %d",
  6406. peer->stats.tx.mu_group_id[i]);
  6407. i++;
  6408. }
  6409. DP_PRINT_STATS("User position list for GID %02d->%d: [%s]",
  6410. i - DP_MU_GROUP_SHOW, i - 1, mu_group_id);
  6411. }
  6412. DP_PRINT_STATS("Last Packet RU index [%d], Size [%d]",
  6413. peer->stats.tx.ru_start, peer->stats.tx.ru_tones);
  6414. DP_PRINT_STATS("RU Locations RU[26 52 106 242 484 996]:");
  6415. DP_PRINT_STATS("RU_26: %d", peer->stats.tx.ru_loc[0]);
  6416. DP_PRINT_STATS("RU 52: %d", peer->stats.tx.ru_loc[1]);
  6417. DP_PRINT_STATS("RU 106: %d", peer->stats.tx.ru_loc[2]);
  6418. DP_PRINT_STATS("RU 242: %d", peer->stats.tx.ru_loc[3]);
  6419. DP_PRINT_STATS("RU 484: %d", peer->stats.tx.ru_loc[4]);
  6420. DP_PRINT_STATS("RU 996: %d", peer->stats.tx.ru_loc[5]);
  6421. DP_PRINT_STATS("Aggregation:");
  6422. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6423. peer->stats.tx.amsdu_cnt);
  6424. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6425. peer->stats.tx.non_amsdu_cnt);
  6426. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6427. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6428. peer->stats.tx.tx_byte_rate);
  6429. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6430. peer->stats.tx.tx_data_rate);
  6431. DP_PRINT_STATS("Node Rx Stats:");
  6432. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6433. peer->stats.rx.to_stack.num);
  6434. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6435. peer->stats.rx.to_stack.bytes);
  6436. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6437. DP_PRINT_STATS("Ring Id = %d", i);
  6438. DP_PRINT_STATS(" Packets Received = %d",
  6439. peer->stats.rx.rcvd_reo[i].num);
  6440. DP_PRINT_STATS(" Bytes Received = %llu",
  6441. peer->stats.rx.rcvd_reo[i].bytes);
  6442. }
  6443. DP_PRINT_STATS("Multicast Packets Received = %d",
  6444. peer->stats.rx.multicast.num);
  6445. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6446. peer->stats.rx.multicast.bytes);
  6447. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6448. peer->stats.rx.bcast.num);
  6449. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6450. peer->stats.rx.bcast.bytes);
  6451. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6452. peer->stats.rx.intra_bss.pkts.num);
  6453. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6454. peer->stats.rx.intra_bss.pkts.bytes);
  6455. DP_PRINT_STATS("Raw Packets Received = %d",
  6456. peer->stats.rx.raw.num);
  6457. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6458. peer->stats.rx.raw.bytes);
  6459. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6460. peer->stats.rx.err.mic_err);
  6461. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6462. peer->stats.rx.err.decrypt_err);
  6463. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6464. peer->stats.rx.non_ampdu_cnt);
  6465. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6466. peer->stats.rx.ampdu_cnt);
  6467. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6468. peer->stats.rx.non_amsdu_cnt);
  6469. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6470. peer->stats.rx.amsdu_cnt);
  6471. DP_PRINT_STATS("NAWDS : ");
  6472. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6473. peer->stats.rx.nawds_mcast_drop);
  6474. DP_PRINT_STATS("SGI ="
  6475. " 0.8us %d"
  6476. " 0.4us %d"
  6477. " 1.6us %d"
  6478. " 3.2us %d",
  6479. peer->stats.rx.sgi_count[0],
  6480. peer->stats.rx.sgi_count[1],
  6481. peer->stats.rx.sgi_count[2],
  6482. peer->stats.rx.sgi_count[3]);
  6483. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6484. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6485. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6486. DP_PRINT_STATS("Reception Type ="
  6487. " SU %d,"
  6488. " MU_MIMO %d,"
  6489. " MU_OFDMA %d,"
  6490. " MU_OFDMA_MIMO %d",
  6491. peer->stats.rx.reception_type[0],
  6492. peer->stats.rx.reception_type[1],
  6493. peer->stats.rx.reception_type[2],
  6494. peer->stats.rx.reception_type[3]);
  6495. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6496. index = 0;
  6497. for (i = 0; i < SS_COUNT; i++) {
  6498. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6499. " %d", peer->stats.rx.nss[i]);
  6500. }
  6501. DP_PRINT_STATS("NSS(1-8) = %s",
  6502. nss);
  6503. DP_PRINT_STATS("Aggregation:");
  6504. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6505. peer->stats.rx.ampdu_cnt);
  6506. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6507. peer->stats.rx.non_ampdu_cnt);
  6508. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6509. peer->stats.rx.amsdu_cnt);
  6510. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6511. peer->stats.rx.non_amsdu_cnt);
  6512. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6513. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6514. peer->stats.rx.rx_byte_rate);
  6515. DP_PRINT_STATS(" Data received in last sec: %d",
  6516. peer->stats.rx.rx_data_rate);
  6517. }
  6518. /*
  6519. * dp_get_host_peer_stats()- function to print peer stats
  6520. * @pdev_handle: DP_PDEV handle
  6521. * @mac_addr: mac address of the peer
  6522. *
  6523. * Return: void
  6524. */
  6525. static void
  6526. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6527. {
  6528. struct dp_peer *peer;
  6529. uint8_t local_id;
  6530. if (!mac_addr) {
  6531. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6532. "Invalid MAC address\n");
  6533. return;
  6534. }
  6535. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6536. &local_id);
  6537. if (!peer) {
  6538. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6539. "%s: Invalid peer\n", __func__);
  6540. return;
  6541. }
  6542. /* Making sure the peer is for the specific pdev */
  6543. if ((struct dp_pdev *)pdev_handle != peer->vdev->pdev) {
  6544. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6545. "%s: Peer is not for this pdev\n", __func__);
  6546. return;
  6547. }
  6548. dp_print_peer_stats(peer);
  6549. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6550. }
  6551. /**
  6552. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6553. * @soc_handle: Soc handle
  6554. *
  6555. * Return: void
  6556. */
  6557. static void
  6558. dp_print_soc_cfg_params(struct dp_soc *soc)
  6559. {
  6560. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6561. uint8_t index = 0, i = 0;
  6562. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6563. int num_of_int_contexts;
  6564. if (!soc) {
  6565. dp_err("Context is null");
  6566. return;
  6567. }
  6568. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6569. if (!soc_cfg_ctx) {
  6570. dp_err("Context is null");
  6571. return;
  6572. }
  6573. num_of_int_contexts =
  6574. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6575. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6576. soc_cfg_ctx->num_int_ctxts);
  6577. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6578. soc_cfg_ctx->max_clients);
  6579. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6580. soc_cfg_ctx->max_alloc_size);
  6581. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6582. soc_cfg_ctx->per_pdev_tx_ring);
  6583. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6584. soc_cfg_ctx->num_tcl_data_rings);
  6585. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6586. soc_cfg_ctx->per_pdev_rx_ring);
  6587. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6588. soc_cfg_ctx->per_pdev_lmac_ring);
  6589. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6590. soc_cfg_ctx->num_reo_dest_rings);
  6591. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6592. soc_cfg_ctx->num_tx_desc_pool);
  6593. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6594. soc_cfg_ctx->num_tx_ext_desc_pool);
  6595. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6596. soc_cfg_ctx->num_tx_desc);
  6597. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6598. soc_cfg_ctx->num_tx_ext_desc);
  6599. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6600. soc_cfg_ctx->htt_packet_type);
  6601. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6602. soc_cfg_ctx->max_peer_id);
  6603. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6604. soc_cfg_ctx->tx_ring_size);
  6605. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6606. soc_cfg_ctx->tx_comp_ring_size);
  6607. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6608. soc_cfg_ctx->tx_comp_ring_size_nss);
  6609. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6610. soc_cfg_ctx->int_batch_threshold_tx);
  6611. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6612. soc_cfg_ctx->int_timer_threshold_tx);
  6613. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6614. soc_cfg_ctx->int_batch_threshold_rx);
  6615. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6616. soc_cfg_ctx->int_timer_threshold_rx);
  6617. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6618. soc_cfg_ctx->int_batch_threshold_other);
  6619. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6620. soc_cfg_ctx->int_timer_threshold_other);
  6621. for (i = 0; i < num_of_int_contexts; i++) {
  6622. index += qdf_snprint(&ring_mask[index],
  6623. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6624. " %d",
  6625. soc_cfg_ctx->int_tx_ring_mask[i]);
  6626. }
  6627. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6628. num_of_int_contexts, ring_mask);
  6629. index = 0;
  6630. for (i = 0; i < num_of_int_contexts; i++) {
  6631. index += qdf_snprint(&ring_mask[index],
  6632. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6633. " %d",
  6634. soc_cfg_ctx->int_rx_ring_mask[i]);
  6635. }
  6636. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6637. num_of_int_contexts, ring_mask);
  6638. index = 0;
  6639. for (i = 0; i < num_of_int_contexts; i++) {
  6640. index += qdf_snprint(&ring_mask[index],
  6641. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6642. " %d",
  6643. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6644. }
  6645. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6646. num_of_int_contexts, ring_mask);
  6647. index = 0;
  6648. for (i = 0; i < num_of_int_contexts; i++) {
  6649. index += qdf_snprint(&ring_mask[index],
  6650. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6651. " %d",
  6652. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6653. }
  6654. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6655. num_of_int_contexts, ring_mask);
  6656. index = 0;
  6657. for (i = 0; i < num_of_int_contexts; i++) {
  6658. index += qdf_snprint(&ring_mask[index],
  6659. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6660. " %d",
  6661. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6662. }
  6663. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6664. num_of_int_contexts, ring_mask);
  6665. index = 0;
  6666. for (i = 0; i < num_of_int_contexts; i++) {
  6667. index += qdf_snprint(&ring_mask[index],
  6668. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6669. " %d",
  6670. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6671. }
  6672. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6673. num_of_int_contexts, ring_mask);
  6674. index = 0;
  6675. for (i = 0; i < num_of_int_contexts; i++) {
  6676. index += qdf_snprint(&ring_mask[index],
  6677. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6678. " %d",
  6679. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6680. }
  6681. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6682. num_of_int_contexts, ring_mask);
  6683. index = 0;
  6684. for (i = 0; i < num_of_int_contexts; i++) {
  6685. index += qdf_snprint(&ring_mask[index],
  6686. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6687. " %d",
  6688. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6689. }
  6690. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6691. num_of_int_contexts, ring_mask);
  6692. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6693. soc_cfg_ctx->rx_hash);
  6694. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6695. soc_cfg_ctx->tso_enabled);
  6696. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6697. soc_cfg_ctx->lro_enabled);
  6698. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6699. soc_cfg_ctx->sg_enabled);
  6700. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6701. soc_cfg_ctx->gro_enabled);
  6702. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6703. soc_cfg_ctx->rawmode_enabled);
  6704. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6705. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6706. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6707. soc_cfg_ctx->napi_enabled);
  6708. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6709. soc_cfg_ctx->tcp_udp_checksumoffload);
  6710. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6711. soc_cfg_ctx->defrag_timeout_check);
  6712. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6713. soc_cfg_ctx->rx_defrag_min_timeout);
  6714. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6715. soc_cfg_ctx->wbm_release_ring);
  6716. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6717. soc_cfg_ctx->tcl_cmd_ring);
  6718. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6719. soc_cfg_ctx->tcl_status_ring);
  6720. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6721. soc_cfg_ctx->reo_reinject_ring);
  6722. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6723. soc_cfg_ctx->rx_release_ring);
  6724. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6725. soc_cfg_ctx->reo_exception_ring);
  6726. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6727. soc_cfg_ctx->reo_cmd_ring);
  6728. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6729. soc_cfg_ctx->reo_status_ring);
  6730. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6731. soc_cfg_ctx->rxdma_refill_ring);
  6732. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6733. soc_cfg_ctx->rxdma_err_dst_ring);
  6734. }
  6735. /**
  6736. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6737. * @pdev_handle: DP pdev handle
  6738. *
  6739. * Return - void
  6740. */
  6741. static void
  6742. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6743. {
  6744. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6745. if (!pdev) {
  6746. dp_err("Context is null");
  6747. return;
  6748. }
  6749. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6750. if (!pdev_cfg_ctx) {
  6751. dp_err("Context is null");
  6752. return;
  6753. }
  6754. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6755. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6756. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6757. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6758. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6759. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6760. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6761. pdev_cfg_ctx->dma_mon_status_ring_size);
  6762. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6763. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6764. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6765. pdev_cfg_ctx->num_mac_rings);
  6766. }
  6767. /**
  6768. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6769. *
  6770. * Return: None
  6771. */
  6772. static void dp_txrx_stats_help(void)
  6773. {
  6774. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6775. dp_info("stats_option:");
  6776. dp_info(" 1 -- HTT Tx Statistics");
  6777. dp_info(" 2 -- HTT Rx Statistics");
  6778. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6779. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6780. dp_info(" 5 -- HTT Error Statistics");
  6781. dp_info(" 6 -- HTT TQM Statistics");
  6782. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6783. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6784. dp_info(" 9 -- HTT Tx Rate Statistics");
  6785. dp_info(" 10 -- HTT Rx Rate Statistics");
  6786. dp_info(" 11 -- HTT Peer Statistics");
  6787. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6788. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6789. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6790. dp_info(" 15 -- HTT SRNG Statistics");
  6791. dp_info(" 16 -- HTT SFM Info Statistics");
  6792. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6793. dp_info(" 18 -- HTT Peer List Details");
  6794. dp_info(" 20 -- Clear Host Statistics");
  6795. dp_info(" 21 -- Host Rx Rate Statistics");
  6796. dp_info(" 22 -- Host Tx Rate Statistics");
  6797. dp_info(" 23 -- Host Tx Statistics");
  6798. dp_info(" 24 -- Host Rx Statistics");
  6799. dp_info(" 25 -- Host AST Statistics");
  6800. dp_info(" 26 -- Host SRNG PTR Statistics");
  6801. dp_info(" 27 -- Host Mon Statistics");
  6802. dp_info(" 28 -- Host REO Queue Statistics");
  6803. dp_info(" 29 -- Host Soc cfg param Statistics");
  6804. dp_info(" 30 -- Host pdev cfg param Statistics");
  6805. }
  6806. /**
  6807. * dp_print_host_stats()- Function to print the stats aggregated at host
  6808. * @vdev_handle: DP_VDEV handle
  6809. * @type: host stats type
  6810. *
  6811. * Return: 0 on success, print error message in case of failure
  6812. */
  6813. static int
  6814. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6815. struct cdp_txrx_stats_req *req)
  6816. {
  6817. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6818. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6819. enum cdp_host_txrx_stats type =
  6820. dp_stats_mapping_table[req->stats][STATS_HOST];
  6821. dp_aggregate_pdev_stats(pdev);
  6822. switch (type) {
  6823. case TXRX_CLEAR_STATS:
  6824. dp_txrx_host_stats_clr(vdev);
  6825. break;
  6826. case TXRX_RX_RATE_STATS:
  6827. dp_print_rx_rates(vdev);
  6828. break;
  6829. case TXRX_TX_RATE_STATS:
  6830. dp_print_tx_rates(vdev);
  6831. break;
  6832. case TXRX_TX_HOST_STATS:
  6833. dp_print_pdev_tx_stats(pdev);
  6834. dp_print_soc_tx_stats(pdev->soc);
  6835. break;
  6836. case TXRX_RX_HOST_STATS:
  6837. dp_print_pdev_rx_stats(pdev);
  6838. dp_print_soc_rx_stats(pdev->soc);
  6839. break;
  6840. case TXRX_AST_STATS:
  6841. dp_print_ast_stats(pdev->soc);
  6842. dp_print_peer_table(vdev);
  6843. break;
  6844. case TXRX_SRNG_PTR_STATS:
  6845. dp_print_ring_stats(pdev);
  6846. break;
  6847. case TXRX_RX_MON_STATS:
  6848. dp_print_pdev_rx_mon_stats(pdev);
  6849. break;
  6850. case TXRX_REO_QUEUE_STATS:
  6851. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6852. break;
  6853. case TXRX_SOC_CFG_PARAMS:
  6854. dp_print_soc_cfg_params(pdev->soc);
  6855. break;
  6856. case TXRX_PDEV_CFG_PARAMS:
  6857. dp_print_pdev_cfg_params(pdev);
  6858. break;
  6859. default:
  6860. dp_info("Wrong Input For TxRx Host Stats");
  6861. dp_txrx_stats_help();
  6862. break;
  6863. }
  6864. return 0;
  6865. }
  6866. /*
  6867. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6868. * @pdev: DP_PDEV handle
  6869. *
  6870. * Return: void
  6871. */
  6872. static void
  6873. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6874. {
  6875. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6876. int mac_id;
  6877. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  6878. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6879. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6880. pdev->pdev_id);
  6881. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6882. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6883. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6884. }
  6885. }
  6886. /*
  6887. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6888. * @pdev: DP_PDEV handle
  6889. *
  6890. * Return: void
  6891. */
  6892. static void
  6893. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6894. {
  6895. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6896. int mac_id;
  6897. htt_tlv_filter.mpdu_start = 1;
  6898. htt_tlv_filter.msdu_start = 0;
  6899. htt_tlv_filter.packet = 0;
  6900. htt_tlv_filter.msdu_end = 0;
  6901. htt_tlv_filter.mpdu_end = 0;
  6902. htt_tlv_filter.attention = 0;
  6903. htt_tlv_filter.ppdu_start = 1;
  6904. htt_tlv_filter.ppdu_end = 1;
  6905. htt_tlv_filter.ppdu_end_user_stats = 1;
  6906. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6907. htt_tlv_filter.ppdu_end_status_done = 1;
  6908. htt_tlv_filter.enable_fp = 1;
  6909. htt_tlv_filter.enable_md = 0;
  6910. if (pdev->neighbour_peers_added &&
  6911. pdev->soc->hw_nac_monitor_support) {
  6912. htt_tlv_filter.enable_md = 1;
  6913. htt_tlv_filter.packet_header = 1;
  6914. }
  6915. if (pdev->mcopy_mode) {
  6916. htt_tlv_filter.packet_header = 1;
  6917. htt_tlv_filter.enable_mo = 1;
  6918. }
  6919. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6920. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6921. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6922. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6923. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6924. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6925. if (pdev->neighbour_peers_added &&
  6926. pdev->soc->hw_nac_monitor_support)
  6927. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6928. htt_tlv_filter.offset_valid = false;
  6929. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6930. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6931. pdev->pdev_id);
  6932. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6933. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6934. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6935. }
  6936. }
  6937. /*
  6938. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6939. * modes are enabled or not.
  6940. * @dp_pdev: dp pdev handle.
  6941. *
  6942. * Return: bool
  6943. */
  6944. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6945. {
  6946. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6947. !pdev->mcopy_mode)
  6948. return true;
  6949. else
  6950. return false;
  6951. }
  6952. /*
  6953. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6954. *@pdev_handle: DP_PDEV handle.
  6955. *@val: Provided value.
  6956. *
  6957. *Return: 0 for success. nonzero for failure.
  6958. */
  6959. static QDF_STATUS
  6960. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6961. {
  6962. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6963. switch (val) {
  6964. case CDP_BPR_DISABLE:
  6965. pdev->bpr_enable = CDP_BPR_DISABLE;
  6966. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6967. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6968. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6969. } else if (pdev->enhanced_stats_en &&
  6970. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6971. !pdev->pktlog_ppdu_stats) {
  6972. dp_h2t_cfg_stats_msg_send(pdev,
  6973. DP_PPDU_STATS_CFG_ENH_STATS,
  6974. pdev->pdev_id);
  6975. }
  6976. break;
  6977. case CDP_BPR_ENABLE:
  6978. pdev->bpr_enable = CDP_BPR_ENABLE;
  6979. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6980. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6981. dp_h2t_cfg_stats_msg_send(pdev,
  6982. DP_PPDU_STATS_CFG_BPR,
  6983. pdev->pdev_id);
  6984. } else if (pdev->enhanced_stats_en &&
  6985. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6986. !pdev->pktlog_ppdu_stats) {
  6987. dp_h2t_cfg_stats_msg_send(pdev,
  6988. DP_PPDU_STATS_CFG_BPR_ENH,
  6989. pdev->pdev_id);
  6990. } else if (pdev->pktlog_ppdu_stats) {
  6991. dp_h2t_cfg_stats_msg_send(pdev,
  6992. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6993. pdev->pdev_id);
  6994. }
  6995. break;
  6996. default:
  6997. break;
  6998. }
  6999. return QDF_STATUS_SUCCESS;
  7000. }
  7001. /*
  7002. * dp_pdev_tid_stats_ingress_inc
  7003. * @pdev: pdev handle
  7004. * @val: increase in value
  7005. *
  7006. * Return: void
  7007. */
  7008. static void
  7009. dp_pdev_tid_stats_ingress_inc(struct cdp_pdev *pdev, uint32_t val)
  7010. {
  7011. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  7012. dp_pdev->stats.tid_stats.ingress_stack += val;
  7013. }
  7014. /*
  7015. * dp_pdev_tid_stats_osif_drop
  7016. * @pdev: pdev handle
  7017. * @val: increase in value
  7018. *
  7019. * Return: void
  7020. */
  7021. static void
  7022. dp_pdev_tid_stats_osif_drop(struct cdp_pdev *pdev, uint32_t val)
  7023. {
  7024. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  7025. dp_pdev->stats.tid_stats.osif_drop += val;
  7026. }
  7027. /*
  7028. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  7029. * @pdev_handle: DP_PDEV handle
  7030. * @val: user provided value
  7031. *
  7032. * Return: 0 for success. nonzero for failure.
  7033. */
  7034. static QDF_STATUS
  7035. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  7036. {
  7037. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7038. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7039. if (pdev->mcopy_mode)
  7040. dp_reset_monitor_mode(pdev_handle);
  7041. switch (val) {
  7042. case 0:
  7043. pdev->tx_sniffer_enable = 0;
  7044. pdev->mcopy_mode = 0;
  7045. pdev->monitor_configured = false;
  7046. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  7047. !pdev->bpr_enable) {
  7048. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  7049. dp_ppdu_ring_reset(pdev);
  7050. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  7051. dp_h2t_cfg_stats_msg_send(pdev,
  7052. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  7053. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  7054. dp_h2t_cfg_stats_msg_send(pdev,
  7055. DP_PPDU_STATS_CFG_BPR_ENH,
  7056. pdev->pdev_id);
  7057. } else {
  7058. dp_h2t_cfg_stats_msg_send(pdev,
  7059. DP_PPDU_STATS_CFG_BPR,
  7060. pdev->pdev_id);
  7061. }
  7062. break;
  7063. case 1:
  7064. pdev->tx_sniffer_enable = 1;
  7065. pdev->mcopy_mode = 0;
  7066. pdev->monitor_configured = false;
  7067. if (!pdev->pktlog_ppdu_stats)
  7068. dp_h2t_cfg_stats_msg_send(pdev,
  7069. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  7070. break;
  7071. case 2:
  7072. if (pdev->monitor_vdev) {
  7073. status = QDF_STATUS_E_RESOURCES;
  7074. break;
  7075. }
  7076. pdev->mcopy_mode = 1;
  7077. dp_pdev_configure_monitor_rings(pdev);
  7078. pdev->monitor_configured = true;
  7079. pdev->tx_sniffer_enable = 0;
  7080. if (!pdev->pktlog_ppdu_stats)
  7081. dp_h2t_cfg_stats_msg_send(pdev,
  7082. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  7083. break;
  7084. default:
  7085. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7086. "Invalid value");
  7087. break;
  7088. }
  7089. return status;
  7090. }
  7091. /*
  7092. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  7093. * @pdev_handle: DP_PDEV handle
  7094. *
  7095. * Return: void
  7096. */
  7097. static void
  7098. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  7099. {
  7100. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7101. if (pdev->enhanced_stats_en == 0)
  7102. dp_cal_client_timer_start(pdev->cal_client_ctx);
  7103. pdev->enhanced_stats_en = 1;
  7104. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  7105. !pdev->monitor_vdev)
  7106. dp_ppdu_ring_cfg(pdev);
  7107. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  7108. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  7109. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  7110. dp_h2t_cfg_stats_msg_send(pdev,
  7111. DP_PPDU_STATS_CFG_BPR_ENH,
  7112. pdev->pdev_id);
  7113. }
  7114. }
  7115. /*
  7116. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  7117. * @pdev_handle: DP_PDEV handle
  7118. *
  7119. * Return: void
  7120. */
  7121. static void
  7122. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  7123. {
  7124. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7125. if (pdev->enhanced_stats_en == 1)
  7126. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  7127. pdev->enhanced_stats_en = 0;
  7128. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  7129. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  7130. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  7131. dp_h2t_cfg_stats_msg_send(pdev,
  7132. DP_PPDU_STATS_CFG_BPR,
  7133. pdev->pdev_id);
  7134. }
  7135. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  7136. !pdev->monitor_vdev)
  7137. dp_ppdu_ring_reset(pdev);
  7138. }
  7139. /*
  7140. * dp_get_fw_peer_stats()- function to print peer stats
  7141. * @pdev_handle: DP_PDEV handle
  7142. * @mac_addr: mac address of the peer
  7143. * @cap: Type of htt stats requested
  7144. * @is_wait: if set, wait on completion from firmware response
  7145. *
  7146. * Currently Supporting only MAC ID based requests Only
  7147. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  7148. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  7149. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  7150. *
  7151. * Return: void
  7152. */
  7153. static void
  7154. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  7155. uint32_t cap, uint32_t is_wait)
  7156. {
  7157. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7158. int i;
  7159. uint32_t config_param0 = 0;
  7160. uint32_t config_param1 = 0;
  7161. uint32_t config_param2 = 0;
  7162. uint32_t config_param3 = 0;
  7163. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  7164. config_param0 |= (1 << (cap + 1));
  7165. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  7166. config_param1 |= (1 << i);
  7167. }
  7168. config_param2 |= (mac_addr[0] & 0x000000ff);
  7169. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  7170. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  7171. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  7172. config_param3 |= (mac_addr[4] & 0x000000ff);
  7173. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  7174. if (is_wait) {
  7175. qdf_event_reset(&pdev->fw_peer_stats_event);
  7176. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  7177. config_param0, config_param1,
  7178. config_param2, config_param3,
  7179. 0, 1, 0);
  7180. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  7181. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  7182. } else {
  7183. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  7184. config_param0, config_param1,
  7185. config_param2, config_param3,
  7186. 0, 0, 0);
  7187. }
  7188. }
  7189. /* This struct definition will be removed from here
  7190. * once it get added in FW headers*/
  7191. struct httstats_cmd_req {
  7192. uint32_t config_param0;
  7193. uint32_t config_param1;
  7194. uint32_t config_param2;
  7195. uint32_t config_param3;
  7196. int cookie;
  7197. u_int8_t stats_id;
  7198. };
  7199. /*
  7200. * dp_get_htt_stats: function to process the httstas request
  7201. * @pdev_handle: DP pdev handle
  7202. * @data: pointer to request data
  7203. * @data_len: length for request data
  7204. *
  7205. * return: void
  7206. */
  7207. static void
  7208. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  7209. {
  7210. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7211. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  7212. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  7213. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  7214. req->config_param0, req->config_param1,
  7215. req->config_param2, req->config_param3,
  7216. req->cookie, 0, 0);
  7217. }
  7218. /*
  7219. * dp_set_pdev_param: function to set parameters in pdev
  7220. * @pdev_handle: DP pdev handle
  7221. * @param: parameter type to be set
  7222. * @val: value of parameter to be set
  7223. *
  7224. * Return: 0 for success. nonzero for failure.
  7225. */
  7226. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  7227. enum cdp_pdev_param_type param,
  7228. uint8_t val)
  7229. {
  7230. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7231. switch (param) {
  7232. case CDP_CONFIG_DEBUG_SNIFFER:
  7233. return dp_config_debug_sniffer(pdev_handle, val);
  7234. case CDP_CONFIG_BPR_ENABLE:
  7235. return dp_set_bpr_enable(pdev_handle, val);
  7236. case CDP_CONFIG_PRIMARY_RADIO:
  7237. pdev->is_primary = val;
  7238. break;
  7239. case CDP_CONFIG_CAPTURE_LATENCY:
  7240. if (val == 1)
  7241. pdev->latency_capture_enable = true;
  7242. else
  7243. pdev->latency_capture_enable = false;
  7244. break;
  7245. case CDP_INGRESS_STATS:
  7246. dp_pdev_tid_stats_ingress_inc(pdev_handle, val);
  7247. break;
  7248. case CDP_OSIF_DROP:
  7249. dp_pdev_tid_stats_osif_drop(pdev_handle, val);
  7250. break;
  7251. default:
  7252. return QDF_STATUS_E_INVAL;
  7253. }
  7254. return QDF_STATUS_SUCCESS;
  7255. }
  7256. /*
  7257. * dp_calculate_delay_stats: function to get rx delay stats
  7258. * @vdev_handle: DP vdev handle
  7259. * @nbuf: skb
  7260. *
  7261. * Return: void
  7262. */
  7263. static void dp_calculate_delay_stats(struct cdp_vdev *vdev_handle,
  7264. qdf_nbuf_t nbuf)
  7265. {
  7266. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7267. dp_rx_compute_delay(vdev, nbuf);
  7268. }
  7269. /*
  7270. * dp_get_vdev_param: function to get parameters from vdev
  7271. * @param: parameter type to get value
  7272. *
  7273. * return: void
  7274. */
  7275. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  7276. enum cdp_vdev_param_type param)
  7277. {
  7278. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7279. uint32_t val;
  7280. switch (param) {
  7281. case CDP_ENABLE_WDS:
  7282. val = vdev->wds_enabled;
  7283. break;
  7284. case CDP_ENABLE_MEC:
  7285. val = vdev->mec_enabled;
  7286. break;
  7287. case CDP_ENABLE_DA_WAR:
  7288. val = vdev->pdev->soc->da_war_enabled;
  7289. break;
  7290. default:
  7291. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7292. "param value %d is wrong\n",
  7293. param);
  7294. val = -1;
  7295. break;
  7296. }
  7297. return val;
  7298. }
  7299. /*
  7300. * dp_set_vdev_param: function to set parameters in vdev
  7301. * @param: parameter type to be set
  7302. * @val: value of parameter to be set
  7303. *
  7304. * return: void
  7305. */
  7306. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  7307. enum cdp_vdev_param_type param, uint32_t val)
  7308. {
  7309. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7310. switch (param) {
  7311. case CDP_ENABLE_WDS:
  7312. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7313. "wds_enable %d for vdev(%p) id(%d)\n",
  7314. val, vdev, vdev->vdev_id);
  7315. vdev->wds_enabled = val;
  7316. break;
  7317. case CDP_ENABLE_MEC:
  7318. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7319. "mec_enable %d for vdev(%p) id(%d)\n",
  7320. val, vdev, vdev->vdev_id);
  7321. vdev->mec_enabled = val;
  7322. break;
  7323. case CDP_ENABLE_DA_WAR:
  7324. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7325. "da_war_enable %d for vdev(%p) id(%d)\n",
  7326. val, vdev, vdev->vdev_id);
  7327. vdev->pdev->soc->da_war_enabled = val;
  7328. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  7329. vdev->pdev->soc));
  7330. break;
  7331. case CDP_ENABLE_NAWDS:
  7332. vdev->nawds_enabled = val;
  7333. break;
  7334. case CDP_ENABLE_MCAST_EN:
  7335. vdev->mcast_enhancement_en = val;
  7336. break;
  7337. case CDP_ENABLE_PROXYSTA:
  7338. vdev->proxysta_vdev = val;
  7339. break;
  7340. case CDP_UPDATE_TDLS_FLAGS:
  7341. vdev->tdls_link_connected = val;
  7342. break;
  7343. case CDP_CFG_WDS_AGING_TIMER:
  7344. if (val == 0)
  7345. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  7346. else if (val != vdev->wds_aging_timer_val)
  7347. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  7348. vdev->wds_aging_timer_val = val;
  7349. break;
  7350. case CDP_ENABLE_AP_BRIDGE:
  7351. if (wlan_op_mode_sta != vdev->opmode)
  7352. vdev->ap_bridge_enabled = val;
  7353. else
  7354. vdev->ap_bridge_enabled = false;
  7355. break;
  7356. case CDP_ENABLE_CIPHER:
  7357. vdev->sec_type = val;
  7358. break;
  7359. case CDP_ENABLE_QWRAP_ISOLATION:
  7360. vdev->isolation_vdev = val;
  7361. break;
  7362. default:
  7363. break;
  7364. }
  7365. dp_tx_vdev_update_search_flags(vdev);
  7366. }
  7367. /**
  7368. * dp_peer_set_nawds: set nawds bit in peer
  7369. * @peer_handle: pointer to peer
  7370. * @value: enable/disable nawds
  7371. *
  7372. * return: void
  7373. */
  7374. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  7375. {
  7376. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7377. peer->nawds_enabled = value;
  7378. }
  7379. /*
  7380. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  7381. * @vdev_handle: DP_VDEV handle
  7382. * @map_id:ID of map that needs to be updated
  7383. *
  7384. * Return: void
  7385. */
  7386. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  7387. uint8_t map_id)
  7388. {
  7389. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7390. vdev->dscp_tid_map_id = map_id;
  7391. return;
  7392. }
  7393. #ifdef DP_RATETABLE_SUPPORT
  7394. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7395. int htflag, int gintval)
  7396. {
  7397. uint32_t rix;
  7398. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  7399. (uint8_t)preamb, 1, &rix);
  7400. }
  7401. #else
  7402. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7403. int htflag, int gintval)
  7404. {
  7405. return 0;
  7406. }
  7407. #endif
  7408. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  7409. * @peer_handle: DP pdev handle
  7410. *
  7411. * return : cdp_pdev_stats pointer
  7412. */
  7413. static struct cdp_pdev_stats*
  7414. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  7415. {
  7416. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7417. dp_aggregate_pdev_stats(pdev);
  7418. return &pdev->stats;
  7419. }
  7420. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  7421. * @peer_handle: DP_PEER handle
  7422. *
  7423. * return : cdp_peer_stats pointer
  7424. */
  7425. static struct cdp_peer_stats*
  7426. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  7427. {
  7428. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7429. qdf_assert(peer);
  7430. return &peer->stats;
  7431. }
  7432. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  7433. * @peer_handle: DP_PEER handle
  7434. *
  7435. * return : void
  7436. */
  7437. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  7438. {
  7439. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7440. qdf_assert(peer);
  7441. qdf_mem_zero(&peer->stats, sizeof(peer->stats));
  7442. }
  7443. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  7444. * @vdev_handle: DP_VDEV handle
  7445. * @buf: buffer for vdev stats
  7446. *
  7447. * return : int
  7448. */
  7449. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  7450. bool is_aggregate)
  7451. {
  7452. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7453. struct cdp_vdev_stats *vdev_stats;
  7454. struct dp_pdev *pdev;
  7455. struct dp_soc *soc;
  7456. if (!vdev)
  7457. return 1;
  7458. pdev = vdev->pdev;
  7459. if (!pdev)
  7460. return 1;
  7461. soc = pdev->soc;
  7462. vdev_stats = (struct cdp_vdev_stats *)buf;
  7463. if (is_aggregate) {
  7464. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7465. dp_aggregate_vdev_stats(vdev, buf);
  7466. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7467. } else {
  7468. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  7469. }
  7470. return 0;
  7471. }
  7472. /*
  7473. * dp_get_total_per(): get total per
  7474. * @pdev_handle: DP_PDEV handle
  7475. *
  7476. * Return: % error rate using retries per packet and success packets
  7477. */
  7478. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  7479. {
  7480. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7481. dp_aggregate_pdev_stats(pdev);
  7482. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  7483. return 0;
  7484. return ((pdev->stats.tx.retries * 100) /
  7485. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  7486. }
  7487. /*
  7488. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  7489. * @pdev_handle: DP_PDEV handle
  7490. * @buf: to hold pdev_stats
  7491. *
  7492. * Return: int
  7493. */
  7494. static int
  7495. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  7496. {
  7497. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7498. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  7499. struct cdp_txrx_stats_req req = {0,};
  7500. dp_aggregate_pdev_stats(pdev);
  7501. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7502. req.cookie_val = 1;
  7503. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7504. req.param1, req.param2, req.param3, 0,
  7505. req.cookie_val, 0);
  7506. msleep(DP_MAX_SLEEP_TIME);
  7507. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7508. req.cookie_val = 1;
  7509. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7510. req.param1, req.param2, req.param3, 0,
  7511. req.cookie_val, 0);
  7512. msleep(DP_MAX_SLEEP_TIME);
  7513. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7514. return TXRX_STATS_LEVEL;
  7515. }
  7516. /**
  7517. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7518. * @pdev: DP_PDEV handle
  7519. * @map_id: ID of map that needs to be updated
  7520. * @tos: index value in map
  7521. * @tid: tid value passed by the user
  7522. *
  7523. * Return: void
  7524. */
  7525. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7526. uint8_t map_id, uint8_t tos, uint8_t tid)
  7527. {
  7528. uint8_t dscp;
  7529. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7530. struct dp_soc *soc = pdev->soc;
  7531. if (!soc)
  7532. return;
  7533. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7534. pdev->dscp_tid_map[map_id][dscp] = tid;
  7535. if (map_id < soc->num_hw_dscp_tid_map)
  7536. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7537. map_id, dscp);
  7538. return;
  7539. }
  7540. /**
  7541. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7542. * @pdev_handle: pdev handle
  7543. * @val: hmmc-dscp flag value
  7544. *
  7545. * Return: void
  7546. */
  7547. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7548. bool val)
  7549. {
  7550. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7551. pdev->hmmc_tid_override_en = val;
  7552. }
  7553. /**
  7554. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7555. * @pdev_handle: pdev handle
  7556. * @tid: tid value
  7557. *
  7558. * Return: void
  7559. */
  7560. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7561. uint8_t tid)
  7562. {
  7563. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7564. pdev->hmmc_tid = tid;
  7565. }
  7566. /**
  7567. * dp_fw_stats_process(): Process TxRX FW stats request
  7568. * @vdev_handle: DP VDEV handle
  7569. * @req: stats request
  7570. *
  7571. * return: int
  7572. */
  7573. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7574. struct cdp_txrx_stats_req *req)
  7575. {
  7576. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7577. struct dp_pdev *pdev = NULL;
  7578. uint32_t stats = req->stats;
  7579. uint8_t mac_id = req->mac_id;
  7580. if (!vdev) {
  7581. DP_TRACE(NONE, "VDEV not found");
  7582. return 1;
  7583. }
  7584. pdev = vdev->pdev;
  7585. /*
  7586. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7587. * from param0 to param3 according to below rule:
  7588. *
  7589. * PARAM:
  7590. * - config_param0 : start_offset (stats type)
  7591. * - config_param1 : stats bmask from start offset
  7592. * - config_param2 : stats bmask from start offset + 32
  7593. * - config_param3 : stats bmask from start offset + 64
  7594. */
  7595. if (req->stats == CDP_TXRX_STATS_0) {
  7596. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7597. req->param1 = 0xFFFFFFFF;
  7598. req->param2 = 0xFFFFFFFF;
  7599. req->param3 = 0xFFFFFFFF;
  7600. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7601. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7602. }
  7603. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7604. req->param1, req->param2, req->param3,
  7605. 0, 0, mac_id);
  7606. }
  7607. /**
  7608. * dp_txrx_stats_request - function to map to firmware and host stats
  7609. * @vdev: virtual handle
  7610. * @req: stats request
  7611. *
  7612. * Return: QDF_STATUS
  7613. */
  7614. static
  7615. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7616. struct cdp_txrx_stats_req *req)
  7617. {
  7618. int host_stats;
  7619. int fw_stats;
  7620. enum cdp_stats stats;
  7621. int num_stats;
  7622. if (!vdev || !req) {
  7623. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7624. "Invalid vdev/req instance");
  7625. return QDF_STATUS_E_INVAL;
  7626. }
  7627. stats = req->stats;
  7628. if (stats >= CDP_TXRX_MAX_STATS)
  7629. return QDF_STATUS_E_INVAL;
  7630. /*
  7631. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7632. * has to be updated if new FW HTT stats added
  7633. */
  7634. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7635. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7636. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7637. if (stats >= num_stats) {
  7638. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7639. "%s: Invalid stats option: %d", __func__, stats);
  7640. return QDF_STATUS_E_INVAL;
  7641. }
  7642. req->stats = stats;
  7643. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7644. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7645. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  7646. stats, fw_stats, host_stats);
  7647. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7648. /* update request with FW stats type */
  7649. req->stats = fw_stats;
  7650. return dp_fw_stats_process(vdev, req);
  7651. }
  7652. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7653. (host_stats <= TXRX_HOST_STATS_MAX))
  7654. return dp_print_host_stats(vdev, req);
  7655. else
  7656. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7657. "Wrong Input for TxRx Stats");
  7658. return QDF_STATUS_SUCCESS;
  7659. }
  7660. /*
  7661. * dp_print_napi_stats(): NAPI stats
  7662. * @soc - soc handle
  7663. */
  7664. static void dp_print_napi_stats(struct dp_soc *soc)
  7665. {
  7666. hif_print_napi_stats(soc->hif_handle);
  7667. }
  7668. /*
  7669. * dp_print_per_ring_stats(): Packet count per ring
  7670. * @soc - soc handle
  7671. */
  7672. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7673. {
  7674. uint8_t ring;
  7675. uint16_t core;
  7676. uint64_t total_packets;
  7677. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7678. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7679. total_packets = 0;
  7680. DP_TRACE_STATS(INFO_HIGH,
  7681. "Packets on ring %u:", ring);
  7682. for (core = 0; core < NR_CPUS; core++) {
  7683. DP_TRACE_STATS(INFO_HIGH,
  7684. "Packets arriving on core %u: %llu",
  7685. core,
  7686. soc->stats.rx.ring_packets[core][ring]);
  7687. total_packets += soc->stats.rx.ring_packets[core][ring];
  7688. }
  7689. DP_TRACE_STATS(INFO_HIGH,
  7690. "Total packets on ring %u: %llu",
  7691. ring, total_packets);
  7692. }
  7693. }
  7694. /*
  7695. * dp_txrx_path_stats() - Function to display dump stats
  7696. * @soc - soc handle
  7697. *
  7698. * return: none
  7699. */
  7700. static void dp_txrx_path_stats(struct dp_soc *soc)
  7701. {
  7702. uint8_t error_code;
  7703. uint8_t loop_pdev;
  7704. struct dp_pdev *pdev;
  7705. uint8_t i;
  7706. if (!soc) {
  7707. DP_TRACE(ERROR, "%s: Invalid access",
  7708. __func__);
  7709. return;
  7710. }
  7711. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7712. pdev = soc->pdev_list[loop_pdev];
  7713. dp_aggregate_pdev_stats(pdev);
  7714. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7715. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7716. pdev->stats.tx_i.rcvd.num,
  7717. pdev->stats.tx_i.rcvd.bytes);
  7718. DP_TRACE_STATS(INFO_HIGH,
  7719. "processed from host: %u msdus (%llu bytes)",
  7720. pdev->stats.tx_i.processed.num,
  7721. pdev->stats.tx_i.processed.bytes);
  7722. DP_TRACE_STATS(INFO_HIGH,
  7723. "successfully transmitted: %u msdus (%llu bytes)",
  7724. pdev->stats.tx.tx_success.num,
  7725. pdev->stats.tx.tx_success.bytes);
  7726. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7727. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7728. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7729. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7730. pdev->stats.tx_i.dropped.desc_na.num);
  7731. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7732. pdev->stats.tx_i.dropped.ring_full);
  7733. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7734. pdev->stats.tx_i.dropped.enqueue_fail);
  7735. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7736. pdev->stats.tx_i.dropped.dma_error);
  7737. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7738. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7739. pdev->stats.tx.tx_failed);
  7740. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7741. pdev->stats.tx.dropped.age_out);
  7742. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7743. pdev->stats.tx.dropped.fw_rem.num);
  7744. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7745. pdev->stats.tx.dropped.fw_rem.bytes);
  7746. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7747. pdev->stats.tx.dropped.fw_rem_tx);
  7748. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7749. pdev->stats.tx.dropped.fw_rem_notx);
  7750. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on tx path: %u",
  7751. pdev->soc->stats.tx.tx_invalid_peer.num);
  7752. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7753. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7754. pdev->stats.tx_comp_histogram.pkts_1);
  7755. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7756. pdev->stats.tx_comp_histogram.pkts_2_20);
  7757. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7758. pdev->stats.tx_comp_histogram.pkts_21_40);
  7759. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7760. pdev->stats.tx_comp_histogram.pkts_41_60);
  7761. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7762. pdev->stats.tx_comp_histogram.pkts_61_80);
  7763. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7764. pdev->stats.tx_comp_histogram.pkts_81_100);
  7765. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7766. pdev->stats.tx_comp_histogram.pkts_101_200);
  7767. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7768. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7769. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7770. DP_TRACE_STATS(INFO_HIGH,
  7771. "delivered %u msdus ( %llu bytes),",
  7772. pdev->stats.rx.to_stack.num,
  7773. pdev->stats.rx.to_stack.bytes);
  7774. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7775. DP_TRACE_STATS(INFO_HIGH,
  7776. "received on reo[%d] %u msdus( %llu bytes),",
  7777. i, pdev->stats.rx.rcvd_reo[i].num,
  7778. pdev->stats.rx.rcvd_reo[i].bytes);
  7779. DP_TRACE_STATS(INFO_HIGH,
  7780. "intra-bss packets %u msdus ( %llu bytes),",
  7781. pdev->stats.rx.intra_bss.pkts.num,
  7782. pdev->stats.rx.intra_bss.pkts.bytes);
  7783. DP_TRACE_STATS(INFO_HIGH,
  7784. "intra-bss fails %u msdus ( %llu bytes),",
  7785. pdev->stats.rx.intra_bss.fail.num,
  7786. pdev->stats.rx.intra_bss.fail.bytes);
  7787. DP_TRACE_STATS(INFO_HIGH,
  7788. "raw packets %u msdus ( %llu bytes),",
  7789. pdev->stats.rx.raw.num,
  7790. pdev->stats.rx.raw.bytes);
  7791. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7792. pdev->stats.rx.err.mic_err);
  7793. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on rx path: %u",
  7794. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7795. DP_TRACE_STATS(INFO_HIGH, "sw_peer_id invalid %u",
  7796. pdev->soc->stats.rx.err.rx_invalid_peer_id.num);
  7797. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7798. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7799. pdev->soc->stats.rx.err.invalid_rbm);
  7800. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7801. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7802. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7803. error_code++) {
  7804. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7805. continue;
  7806. DP_TRACE_STATS(INFO_HIGH,
  7807. "Reo error number (%u): %u msdus",
  7808. error_code,
  7809. pdev->soc->stats.rx.err
  7810. .reo_error[error_code]);
  7811. }
  7812. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7813. error_code++) {
  7814. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7815. continue;
  7816. DP_TRACE_STATS(INFO_HIGH,
  7817. "Rxdma error number (%u): %u msdus",
  7818. error_code,
  7819. pdev->soc->stats.rx.err
  7820. .rxdma_error[error_code]);
  7821. }
  7822. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7823. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7824. pdev->stats.rx_ind_histogram.pkts_1);
  7825. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7826. pdev->stats.rx_ind_histogram.pkts_2_20);
  7827. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7828. pdev->stats.rx_ind_histogram.pkts_21_40);
  7829. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7830. pdev->stats.rx_ind_histogram.pkts_41_60);
  7831. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7832. pdev->stats.rx_ind_histogram.pkts_61_80);
  7833. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7834. pdev->stats.rx_ind_histogram.pkts_81_100);
  7835. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7836. pdev->stats.rx_ind_histogram.pkts_101_200);
  7837. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7838. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7839. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7840. __func__,
  7841. pdev->soc->wlan_cfg_ctx
  7842. ->tso_enabled,
  7843. pdev->soc->wlan_cfg_ctx
  7844. ->lro_enabled,
  7845. pdev->soc->wlan_cfg_ctx
  7846. ->rx_hash,
  7847. pdev->soc->wlan_cfg_ctx
  7848. ->napi_enabled);
  7849. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7850. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7851. __func__,
  7852. pdev->soc->wlan_cfg_ctx
  7853. ->tx_flow_stop_queue_threshold,
  7854. pdev->soc->wlan_cfg_ctx
  7855. ->tx_flow_start_queue_offset);
  7856. #endif
  7857. }
  7858. }
  7859. /*
  7860. * dp_txrx_dump_stats() - Dump statistics
  7861. * @value - Statistics option
  7862. */
  7863. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7864. enum qdf_stats_verbosity_level level)
  7865. {
  7866. struct dp_soc *soc =
  7867. (struct dp_soc *)psoc;
  7868. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7869. if (!soc) {
  7870. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7871. "%s: soc is NULL", __func__);
  7872. return QDF_STATUS_E_INVAL;
  7873. }
  7874. switch (value) {
  7875. case CDP_TXRX_PATH_STATS:
  7876. dp_txrx_path_stats(soc);
  7877. break;
  7878. case CDP_RX_RING_STATS:
  7879. dp_print_per_ring_stats(soc);
  7880. break;
  7881. case CDP_TXRX_TSO_STATS:
  7882. /* TODO: NOT IMPLEMENTED */
  7883. break;
  7884. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7885. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7886. break;
  7887. case CDP_DP_NAPI_STATS:
  7888. dp_print_napi_stats(soc);
  7889. break;
  7890. case CDP_TXRX_DESC_STATS:
  7891. /* TODO: NOT IMPLEMENTED */
  7892. break;
  7893. default:
  7894. status = QDF_STATUS_E_INVAL;
  7895. break;
  7896. }
  7897. return status;
  7898. }
  7899. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7900. /**
  7901. * dp_update_flow_control_parameters() - API to store datapath
  7902. * config parameters
  7903. * @soc: soc handle
  7904. * @cfg: ini parameter handle
  7905. *
  7906. * Return: void
  7907. */
  7908. static inline
  7909. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7910. struct cdp_config_params *params)
  7911. {
  7912. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7913. params->tx_flow_stop_queue_threshold;
  7914. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7915. params->tx_flow_start_queue_offset;
  7916. }
  7917. #else
  7918. static inline
  7919. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7920. struct cdp_config_params *params)
  7921. {
  7922. }
  7923. #endif
  7924. /**
  7925. * dp_update_config_parameters() - API to store datapath
  7926. * config parameters
  7927. * @soc: soc handle
  7928. * @cfg: ini parameter handle
  7929. *
  7930. * Return: status
  7931. */
  7932. static
  7933. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7934. struct cdp_config_params *params)
  7935. {
  7936. struct dp_soc *soc = (struct dp_soc *)psoc;
  7937. if (!(soc)) {
  7938. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7939. "%s: Invalid handle", __func__);
  7940. return QDF_STATUS_E_INVAL;
  7941. }
  7942. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7943. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7944. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7945. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7946. params->tcp_udp_checksumoffload;
  7947. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7948. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7949. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7950. dp_update_flow_control_parameters(soc, params);
  7951. return QDF_STATUS_SUCCESS;
  7952. }
  7953. /**
  7954. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7955. * config parameters
  7956. * @vdev_handle - datapath vdev handle
  7957. * @cfg: ini parameter handle
  7958. *
  7959. * Return: status
  7960. */
  7961. #ifdef WDS_VENDOR_EXTENSION
  7962. void
  7963. dp_txrx_set_wds_rx_policy(
  7964. struct cdp_vdev *vdev_handle,
  7965. u_int32_t val)
  7966. {
  7967. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7968. struct dp_peer *peer;
  7969. if (vdev->opmode == wlan_op_mode_ap) {
  7970. /* for ap, set it on bss_peer */
  7971. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7972. if (peer->bss_peer) {
  7973. peer->wds_ecm.wds_rx_filter = 1;
  7974. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7975. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7976. break;
  7977. }
  7978. }
  7979. } else if (vdev->opmode == wlan_op_mode_sta) {
  7980. peer = TAILQ_FIRST(&vdev->peer_list);
  7981. peer->wds_ecm.wds_rx_filter = 1;
  7982. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7983. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7984. }
  7985. }
  7986. /**
  7987. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7988. *
  7989. * @peer_handle - datapath peer handle
  7990. * @wds_tx_ucast: policy for unicast transmission
  7991. * @wds_tx_mcast: policy for multicast transmission
  7992. *
  7993. * Return: void
  7994. */
  7995. void
  7996. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7997. int wds_tx_ucast, int wds_tx_mcast)
  7998. {
  7999. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  8000. if (wds_tx_ucast || wds_tx_mcast) {
  8001. peer->wds_enabled = 1;
  8002. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  8003. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  8004. } else {
  8005. peer->wds_enabled = 0;
  8006. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  8007. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  8008. }
  8009. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8010. FL("Policy Update set to :\
  8011. peer->wds_enabled %d\
  8012. peer->wds_ecm.wds_tx_ucast_4addr %d\
  8013. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  8014. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  8015. peer->wds_ecm.wds_tx_mcast_4addr);
  8016. return;
  8017. }
  8018. #endif
  8019. static struct cdp_wds_ops dp_ops_wds = {
  8020. .vdev_set_wds = dp_vdev_set_wds,
  8021. #ifdef WDS_VENDOR_EXTENSION
  8022. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  8023. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  8024. #endif
  8025. };
  8026. /*
  8027. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  8028. * @vdev_handle - datapath vdev handle
  8029. * @callback - callback function
  8030. * @ctxt: callback context
  8031. *
  8032. */
  8033. static void
  8034. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  8035. ol_txrx_data_tx_cb callback, void *ctxt)
  8036. {
  8037. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8038. vdev->tx_non_std_data_callback.func = callback;
  8039. vdev->tx_non_std_data_callback.ctxt = ctxt;
  8040. }
  8041. /**
  8042. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  8043. * @pdev_hdl: datapath pdev handle
  8044. *
  8045. * Return: opaque pointer to dp txrx handle
  8046. */
  8047. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  8048. {
  8049. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8050. return pdev->dp_txrx_handle;
  8051. }
  8052. /**
  8053. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  8054. * @pdev_hdl: datapath pdev handle
  8055. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  8056. *
  8057. * Return: void
  8058. */
  8059. static void
  8060. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  8061. {
  8062. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8063. pdev->dp_txrx_handle = dp_txrx_hdl;
  8064. }
  8065. /**
  8066. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  8067. * @soc_handle: datapath soc handle
  8068. *
  8069. * Return: opaque pointer to external dp (non-core DP)
  8070. */
  8071. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  8072. {
  8073. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8074. return soc->external_txrx_handle;
  8075. }
  8076. /**
  8077. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  8078. * @soc_handle: datapath soc handle
  8079. * @txrx_handle: opaque pointer to external dp (non-core DP)
  8080. *
  8081. * Return: void
  8082. */
  8083. static void
  8084. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  8085. {
  8086. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8087. soc->external_txrx_handle = txrx_handle;
  8088. }
  8089. /**
  8090. * dp_get_cfg_capabilities() - get dp capabilities
  8091. * @soc_handle: datapath soc handle
  8092. * @dp_caps: enum for dp capabilities
  8093. *
  8094. * Return: bool to determine if dp caps is enabled
  8095. */
  8096. static bool
  8097. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  8098. enum cdp_capabilities dp_caps)
  8099. {
  8100. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8101. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  8102. }
  8103. #ifdef FEATURE_AST
  8104. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  8105. {
  8106. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  8107. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  8108. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  8109. /*
  8110. * For BSS peer, new peer is not created on alloc_node if the
  8111. * peer with same address already exists , instead refcnt is
  8112. * increased for existing peer. Correspondingly in delete path,
  8113. * only refcnt is decreased; and peer is only deleted , when all
  8114. * references are deleted. So delete_in_progress should not be set
  8115. * for bss_peer, unless only 2 reference remains (peer map reference
  8116. * and peer hash table reference).
  8117. */
  8118. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  8119. return;
  8120. }
  8121. qdf_spin_lock_bh(&soc->ast_lock);
  8122. peer->delete_in_progress = true;
  8123. dp_peer_delete_ast_entries(soc, peer);
  8124. qdf_spin_unlock_bh(&soc->ast_lock);
  8125. }
  8126. #endif
  8127. #ifdef ATH_SUPPORT_NAC_RSSI
  8128. /**
  8129. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  8130. * @vdev_hdl: DP vdev handle
  8131. * @rssi: rssi value
  8132. *
  8133. * Return: 0 for success. nonzero for failure.
  8134. */
  8135. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  8136. char *mac_addr,
  8137. uint8_t *rssi)
  8138. {
  8139. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8140. struct dp_pdev *pdev = vdev->pdev;
  8141. struct dp_neighbour_peer *peer = NULL;
  8142. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  8143. *rssi = 0;
  8144. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  8145. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  8146. neighbour_peer_list_elem) {
  8147. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  8148. mac_addr, QDF_MAC_ADDR_SIZE) == 0) {
  8149. *rssi = peer->rssi;
  8150. status = QDF_STATUS_SUCCESS;
  8151. break;
  8152. }
  8153. }
  8154. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  8155. return status;
  8156. }
  8157. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  8158. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  8159. uint8_t chan_num)
  8160. {
  8161. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8162. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  8163. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  8164. pdev->nac_rssi_filtering = 1;
  8165. /* Store address of NAC (neighbour peer) which will be checked
  8166. * against TA of received packets.
  8167. */
  8168. if (cmd == CDP_NAC_PARAM_ADD) {
  8169. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  8170. client_macaddr);
  8171. } else if (cmd == CDP_NAC_PARAM_DEL) {
  8172. dp_update_filter_neighbour_peers(vdev_handle,
  8173. DP_NAC_PARAM_DEL,
  8174. client_macaddr);
  8175. }
  8176. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  8177. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  8178. ((void *)vdev->pdev->ctrl_pdev,
  8179. vdev->vdev_id, cmd, bssid);
  8180. return QDF_STATUS_SUCCESS;
  8181. }
  8182. #endif
  8183. /**
  8184. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  8185. * for pktlog
  8186. * @txrx_pdev_handle: cdp_pdev handle
  8187. * @enb_dsb: Enable or disable peer based filtering
  8188. *
  8189. * Return: QDF_STATUS
  8190. */
  8191. static int
  8192. dp_enable_peer_based_pktlog(
  8193. struct cdp_pdev *txrx_pdev_handle,
  8194. char *mac_addr, uint8_t enb_dsb)
  8195. {
  8196. struct dp_peer *peer;
  8197. uint8_t local_id;
  8198. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  8199. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  8200. mac_addr, &local_id);
  8201. if (!peer) {
  8202. dp_err("Invalid Peer");
  8203. return QDF_STATUS_E_FAILURE;
  8204. }
  8205. peer->peer_based_pktlog_filter = enb_dsb;
  8206. pdev->dp_peer_based_pktlog = enb_dsb;
  8207. return QDF_STATUS_SUCCESS;
  8208. }
  8209. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  8210. uint32_t max_peers,
  8211. uint32_t max_ast_index,
  8212. bool peer_map_unmap_v2)
  8213. {
  8214. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  8215. soc->max_peers = max_peers;
  8216. qdf_print ("%s max_peers %u, max_ast_index: %u\n",
  8217. __func__, max_peers, max_ast_index);
  8218. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  8219. if (dp_peer_find_attach(soc))
  8220. return QDF_STATUS_E_FAILURE;
  8221. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  8222. return QDF_STATUS_SUCCESS;
  8223. }
  8224. /**
  8225. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  8226. * @dp_pdev: dp pdev handle
  8227. * @ctrl_pdev: UMAC ctrl pdev handle
  8228. *
  8229. * Return: void
  8230. */
  8231. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  8232. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  8233. {
  8234. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  8235. pdev->ctrl_pdev = ctrl_pdev;
  8236. }
  8237. static void dp_set_rate_stats_cap(struct cdp_soc_t *soc_hdl,
  8238. uint8_t val)
  8239. {
  8240. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  8241. soc->wlanstats_enabled = val;
  8242. }
  8243. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  8244. void *stats_ctx)
  8245. {
  8246. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8247. soc->rate_stats_ctx = stats_ctx;
  8248. }
  8249. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8250. static void dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  8251. struct cdp_pdev *pdev_hdl)
  8252. {
  8253. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8254. struct dp_soc *soc = (struct dp_soc *)pdev->soc;
  8255. struct dp_vdev *vdev = NULL;
  8256. struct dp_peer *peer = NULL;
  8257. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  8258. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  8259. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  8260. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  8261. if (peer)
  8262. dp_wdi_event_handler(
  8263. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  8264. pdev->soc, peer->wlanstats_ctx,
  8265. peer->peer_ids[0],
  8266. WDI_NO_VAL, pdev->pdev_id);
  8267. }
  8268. }
  8269. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  8270. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  8271. }
  8272. #else
  8273. static inline void
  8274. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  8275. struct cdp_pdev *pdev_hdl)
  8276. {
  8277. }
  8278. #endif
  8279. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8280. static void dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  8281. struct cdp_pdev *pdev_handle,
  8282. void *buf)
  8283. {
  8284. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8285. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  8286. pdev->soc, buf, HTT_INVALID_PEER,
  8287. WDI_NO_VAL, pdev->pdev_id);
  8288. }
  8289. #else
  8290. static inline void
  8291. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  8292. struct cdp_pdev *pdev_handle,
  8293. void *buf)
  8294. {
  8295. }
  8296. #endif
  8297. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  8298. {
  8299. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8300. return soc->rate_stats_ctx;
  8301. }
  8302. /*
  8303. * dp_get_cfg() - get dp cfg
  8304. * @soc: cdp soc handle
  8305. * @cfg: cfg enum
  8306. *
  8307. * Return: cfg value
  8308. */
  8309. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  8310. {
  8311. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  8312. uint32_t value = 0;
  8313. switch (cfg) {
  8314. case cfg_dp_enable_data_stall:
  8315. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  8316. break;
  8317. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  8318. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  8319. break;
  8320. case cfg_dp_tso_enable:
  8321. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  8322. break;
  8323. case cfg_dp_lro_enable:
  8324. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  8325. break;
  8326. case cfg_dp_gro_enable:
  8327. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  8328. break;
  8329. case cfg_dp_tx_flow_start_queue_offset:
  8330. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  8331. break;
  8332. case cfg_dp_tx_flow_stop_queue_threshold:
  8333. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  8334. break;
  8335. case cfg_dp_disable_intra_bss_fwd:
  8336. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  8337. break;
  8338. default:
  8339. value = 0;
  8340. }
  8341. return value;
  8342. }
  8343. #ifdef CONFIG_WIN
  8344. /**
  8345. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  8346. * @pdev_hdl: datapath pdev handle
  8347. * @param: ol ath params
  8348. * @value: value of the flag
  8349. * @buff: Buffer to be passed
  8350. *
  8351. * Implemented this function same as legacy function. In legacy code, single
  8352. * function is used to display stats and update pdev params.
  8353. *
  8354. * Return: 0 for success. nonzero for failure.
  8355. */
  8356. static uint32_t dp_tx_flow_ctrl_configure_pdev(void *pdev_handle,
  8357. enum _ol_ath_param_t param,
  8358. uint32_t value, void *buff)
  8359. {
  8360. struct dp_soc *soc = NULL;
  8361. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8362. if (qdf_unlikely(!pdev))
  8363. return 1;
  8364. soc = pdev->soc;
  8365. if (!soc)
  8366. return 1;
  8367. switch (param) {
  8368. case OL_ATH_PARAM_VIDEO_DELAY_STATS_FC:
  8369. if (value)
  8370. pdev->delay_stats_flag = true;
  8371. else
  8372. pdev->delay_stats_flag = false;
  8373. break;
  8374. case OL_ATH_PARAM_VIDEO_STATS_FC:
  8375. qdf_print("------- TID Stats ------\n");
  8376. dp_pdev_print_tid_stats(pdev);
  8377. qdf_print("------ Delay Stats ------\n");
  8378. dp_pdev_print_delay_stats(pdev);
  8379. break;
  8380. case OL_ATH_PARAM_TOTAL_Q_SIZE:
  8381. {
  8382. uint32_t tx_min, tx_max;
  8383. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  8384. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  8385. if (!buff) {
  8386. if ((value >= tx_min) && (value <= tx_max)) {
  8387. pdev->num_tx_allowed = value;
  8388. } else {
  8389. QDF_TRACE(QDF_MODULE_ID_DP,
  8390. QDF_TRACE_LEVEL_INFO,
  8391. "Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  8392. tx_min, tx_max);
  8393. break;
  8394. }
  8395. } else {
  8396. *(int *)buff = pdev->num_tx_allowed;
  8397. }
  8398. }
  8399. break;
  8400. default:
  8401. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8402. "%s: not handled param %d ", __func__, param);
  8403. break;
  8404. }
  8405. return 0;
  8406. }
  8407. #endif
  8408. /**
  8409. * dp_set_pdev_pcp_tid_map_wifi3(): update pcp tid map in pdev
  8410. * @vdev: DP_PDEV handle
  8411. * @pcp: pcp value
  8412. * @tid: tid value passed by the user
  8413. *
  8414. * Return: QDF_STATUS_SUCCESS on success
  8415. */
  8416. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  8417. uint8_t pcp, uint8_t tid)
  8418. {
  8419. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8420. struct dp_soc *soc = pdev->soc;
  8421. soc->pcp_tid_map[pcp] = tid;
  8422. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  8423. return QDF_STATUS_SUCCESS;
  8424. }
  8425. /**
  8426. * dp_set_pdev_tidmap_prty_wifi3(): update tidmap priority in pdev
  8427. * @vdev: DP_PDEV handle
  8428. * @prio: tidmap priority value passed by the user
  8429. *
  8430. * Return: QDF_STATUS_SUCCESS on success
  8431. */
  8432. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct cdp_pdev *pdev_handle,
  8433. uint8_t prio)
  8434. {
  8435. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8436. struct dp_soc *soc = pdev->soc;
  8437. soc->tidmap_prty = prio;
  8438. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  8439. return QDF_STATUS_SUCCESS;
  8440. }
  8441. /**
  8442. * dp_set_vdev_pcp_tid_map_wifi3(): update pcp tid map in vdev
  8443. * @vdev: DP_VDEV handle
  8444. * @pcp: pcp value
  8445. * @tid: tid value passed by the user
  8446. *
  8447. * Return: QDF_STATUS_SUCCESS on success
  8448. */
  8449. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  8450. uint8_t pcp, uint8_t tid)
  8451. {
  8452. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8453. vdev->pcp_tid_map[pcp] = tid;
  8454. return QDF_STATUS_SUCCESS;
  8455. }
  8456. /**
  8457. * dp_set_vdev_tidmap_tbl_id_wifi3(): update tidmapi tbl id in vdev
  8458. * @vdev: DP_VDEV handle
  8459. * @mapid: map_id value passed by the user
  8460. *
  8461. * Return: QDF_STATUS_SUCCESS on success
  8462. */
  8463. static QDF_STATUS dp_set_vdev_tidmap_tbl_id_wifi3(struct cdp_vdev *vdev_handle,
  8464. uint8_t mapid)
  8465. {
  8466. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8467. vdev->tidmap_tbl_id = mapid;
  8468. return QDF_STATUS_SUCCESS;
  8469. }
  8470. /**
  8471. * dp_set_vdev_tidmap_prty_wifi3(): update tidmap priority in vdev
  8472. * @vdev: DP_VDEV handle
  8473. * @prio: tidmap priority value passed by the user
  8474. *
  8475. * Return: QDF_STATUS_SUCCESS on success
  8476. */
  8477. static QDF_STATUS dp_set_vdev_tidmap_prty_wifi3(struct cdp_vdev *vdev_handle,
  8478. uint8_t prio)
  8479. {
  8480. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8481. vdev->tidmap_prty = prio;
  8482. return QDF_STATUS_SUCCESS;
  8483. }
  8484. static struct cdp_cmn_ops dp_ops_cmn = {
  8485. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  8486. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  8487. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  8488. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  8489. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  8490. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  8491. .txrx_peer_create = dp_peer_create_wifi3,
  8492. .txrx_peer_setup = dp_peer_setup_wifi3,
  8493. #ifdef FEATURE_AST
  8494. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  8495. #else
  8496. .txrx_peer_teardown = NULL,
  8497. #endif
  8498. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  8499. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  8500. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  8501. .txrx_peer_get_ast_info_by_pdev =
  8502. dp_peer_get_ast_info_by_pdevid_wifi3,
  8503. .txrx_peer_ast_delete_by_soc =
  8504. dp_peer_ast_entry_del_by_soc,
  8505. .txrx_peer_ast_delete_by_pdev =
  8506. dp_peer_ast_entry_del_by_pdev,
  8507. .txrx_peer_delete = dp_peer_delete_wifi3,
  8508. .txrx_vdev_register = dp_vdev_register_wifi3,
  8509. .txrx_vdev_flush_peers = dp_vdev_flush_peers,
  8510. .txrx_soc_detach = dp_soc_detach_wifi3,
  8511. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  8512. .txrx_soc_init = dp_soc_init_wifi3,
  8513. .txrx_tso_soc_attach = dp_tso_soc_attach,
  8514. .txrx_tso_soc_detach = dp_tso_soc_detach,
  8515. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  8516. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  8517. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  8518. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  8519. .txrx_ath_getstats = dp_get_device_stats,
  8520. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  8521. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  8522. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  8523. .delba_process = dp_delba_process_wifi3,
  8524. .set_addba_response = dp_set_addba_response,
  8525. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  8526. .flush_cache_rx_queue = NULL,
  8527. /* TODO: get API's for dscp-tid need to be added*/
  8528. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  8529. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  8530. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  8531. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  8532. .txrx_get_total_per = dp_get_total_per,
  8533. .txrx_stats_request = dp_txrx_stats_request,
  8534. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  8535. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  8536. .txrx_get_vow_config_frm_pdev = dp_get_delay_stats_flag,
  8537. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  8538. .txrx_set_nac = dp_set_nac,
  8539. .txrx_get_tx_pending = dp_get_tx_pending,
  8540. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  8541. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  8542. .display_stats = dp_txrx_dump_stats,
  8543. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  8544. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  8545. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  8546. .txrx_intr_detach = dp_soc_interrupt_detach,
  8547. .set_pn_check = dp_set_pn_check_wifi3,
  8548. .update_config_parameters = dp_update_config_parameters,
  8549. /* TODO: Add other functions */
  8550. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  8551. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  8552. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  8553. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  8554. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  8555. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  8556. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  8557. .tx_send = dp_tx_send,
  8558. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  8559. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  8560. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  8561. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  8562. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  8563. .txrx_get_os_rx_handles_from_vdev =
  8564. dp_get_os_rx_handles_from_vdev_wifi3,
  8565. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  8566. .get_dp_capabilities = dp_get_cfg_capabilities,
  8567. .txrx_get_cfg = dp_get_cfg,
  8568. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  8569. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  8570. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  8571. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  8572. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  8573. .set_pdev_tidmap_prty = dp_set_pdev_tidmap_prty_wifi3,
  8574. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  8575. .set_vdev_tidmap_prty = dp_set_vdev_tidmap_prty_wifi3,
  8576. .set_vdev_tidmap_tbl_id = dp_set_vdev_tidmap_tbl_id_wifi3,
  8577. };
  8578. static struct cdp_ctrl_ops dp_ops_ctrl = {
  8579. .txrx_peer_authorize = dp_peer_authorize,
  8580. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  8581. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  8582. #ifdef MESH_MODE_SUPPORT
  8583. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  8584. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  8585. #endif
  8586. .txrx_set_vdev_param = dp_set_vdev_param,
  8587. .txrx_peer_set_nawds = dp_peer_set_nawds,
  8588. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  8589. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  8590. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  8591. .txrx_update_filter_neighbour_peers =
  8592. dp_update_filter_neighbour_peers,
  8593. .txrx_get_sec_type = dp_get_sec_type,
  8594. /* TODO: Add other functions */
  8595. .txrx_wdi_event_sub = dp_wdi_event_sub,
  8596. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  8597. #ifdef WDI_EVENT_ENABLE
  8598. .txrx_get_pldev = dp_get_pldev,
  8599. #endif
  8600. .txrx_set_pdev_param = dp_set_pdev_param,
  8601. #ifdef ATH_SUPPORT_NAC_RSSI
  8602. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  8603. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  8604. #endif
  8605. .set_key = dp_set_michael_key,
  8606. .txrx_get_vdev_param = dp_get_vdev_param,
  8607. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  8608. .calculate_delay_stats = dp_calculate_delay_stats,
  8609. };
  8610. static struct cdp_me_ops dp_ops_me = {
  8611. #ifdef ATH_SUPPORT_IQUE
  8612. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  8613. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  8614. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  8615. #endif
  8616. };
  8617. static struct cdp_mon_ops dp_ops_mon = {
  8618. .txrx_monitor_set_filter_ucast_data = NULL,
  8619. .txrx_monitor_set_filter_mcast_data = NULL,
  8620. .txrx_monitor_set_filter_non_data = NULL,
  8621. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  8622. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  8623. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  8624. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  8625. /* Added support for HK advance filter */
  8626. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  8627. };
  8628. static struct cdp_host_stats_ops dp_ops_host_stats = {
  8629. .txrx_per_peer_stats = dp_get_host_peer_stats,
  8630. .get_fw_peer_stats = dp_get_fw_peer_stats,
  8631. .get_htt_stats = dp_get_htt_stats,
  8632. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  8633. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  8634. .txrx_stats_publish = dp_txrx_stats_publish,
  8635. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  8636. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  8637. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  8638. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  8639. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  8640. .configure_rate_stats = dp_set_rate_stats_cap,
  8641. /* TODO */
  8642. };
  8643. static struct cdp_raw_ops dp_ops_raw = {
  8644. /* TODO */
  8645. };
  8646. #ifdef CONFIG_WIN
  8647. static struct cdp_pflow_ops dp_ops_pflow = {
  8648. dp_tx_flow_ctrl_configure_pdev,
  8649. };
  8650. #endif /* CONFIG_WIN */
  8651. #ifdef FEATURE_RUNTIME_PM
  8652. /**
  8653. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8654. * @opaque_pdev: DP pdev context
  8655. *
  8656. * DP is ready to runtime suspend if there are no pending TX packets.
  8657. *
  8658. * Return: QDF_STATUS
  8659. */
  8660. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8661. {
  8662. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8663. struct dp_soc *soc = pdev->soc;
  8664. /* Abort if there are any pending TX packets */
  8665. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8666. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8667. FL("Abort suspend due to pending TX packets"));
  8668. return QDF_STATUS_E_AGAIN;
  8669. }
  8670. if (soc->intr_mode == DP_INTR_POLL)
  8671. qdf_timer_stop(&soc->int_timer);
  8672. return QDF_STATUS_SUCCESS;
  8673. }
  8674. /**
  8675. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8676. * @opaque_pdev: DP pdev context
  8677. *
  8678. * Resume DP for runtime PM.
  8679. *
  8680. * Return: QDF_STATUS
  8681. */
  8682. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8683. {
  8684. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8685. struct dp_soc *soc = pdev->soc;
  8686. void *hal_srng;
  8687. int i;
  8688. if (soc->intr_mode == DP_INTR_POLL)
  8689. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8690. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8691. hal_srng = soc->tcl_data_ring[i].hal_srng;
  8692. if (hal_srng) {
  8693. /* We actually only need to acquire the lock */
  8694. hal_srng_access_start(soc->hal_soc, hal_srng);
  8695. /* Update SRC ring head pointer for HW to send
  8696. all pending packets */
  8697. hal_srng_access_end(soc->hal_soc, hal_srng);
  8698. }
  8699. }
  8700. return QDF_STATUS_SUCCESS;
  8701. }
  8702. #endif /* FEATURE_RUNTIME_PM */
  8703. #ifndef CONFIG_WIN
  8704. static struct cdp_misc_ops dp_ops_misc = {
  8705. #ifdef FEATURE_WLAN_TDLS
  8706. .tx_non_std = dp_tx_non_std,
  8707. #endif /* FEATURE_WLAN_TDLS */
  8708. .get_opmode = dp_get_opmode,
  8709. #ifdef FEATURE_RUNTIME_PM
  8710. .runtime_suspend = dp_runtime_suspend,
  8711. .runtime_resume = dp_runtime_resume,
  8712. #endif /* FEATURE_RUNTIME_PM */
  8713. .pkt_log_init = dp_pkt_log_init,
  8714. .pkt_log_con_service = dp_pkt_log_con_service,
  8715. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8716. };
  8717. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8718. /* WIFI 3.0 DP implement as required. */
  8719. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8720. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8721. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8722. .register_pause_cb = dp_txrx_register_pause_cb,
  8723. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8724. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8725. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8726. };
  8727. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8728. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8729. };
  8730. #ifdef IPA_OFFLOAD
  8731. static struct cdp_ipa_ops dp_ops_ipa = {
  8732. .ipa_get_resource = dp_ipa_get_resource,
  8733. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8734. .ipa_op_response = dp_ipa_op_response,
  8735. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8736. .ipa_get_stat = dp_ipa_get_stat,
  8737. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8738. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8739. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8740. .ipa_setup = dp_ipa_setup,
  8741. .ipa_cleanup = dp_ipa_cleanup,
  8742. .ipa_setup_iface = dp_ipa_setup_iface,
  8743. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8744. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8745. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8746. .ipa_set_perf_level = dp_ipa_set_perf_level
  8747. };
  8748. #endif
  8749. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  8750. {
  8751. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8752. struct dp_soc *soc = pdev->soc;
  8753. int timeout = SUSPEND_DRAIN_WAIT;
  8754. int drain_wait_delay = 50; /* 50 ms */
  8755. /* Abort if there are any pending TX packets */
  8756. while (dp_get_tx_pending(opaque_pdev) > 0) {
  8757. qdf_sleep(drain_wait_delay);
  8758. if (timeout <= 0) {
  8759. dp_err("TX frames are pending, abort suspend");
  8760. return QDF_STATUS_E_TIMEOUT;
  8761. }
  8762. timeout = timeout - drain_wait_delay;
  8763. }
  8764. if (soc->intr_mode == DP_INTR_POLL)
  8765. qdf_timer_stop(&soc->int_timer);
  8766. return QDF_STATUS_SUCCESS;
  8767. }
  8768. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8769. {
  8770. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8771. struct dp_soc *soc = pdev->soc;
  8772. if (soc->intr_mode == DP_INTR_POLL)
  8773. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8774. return QDF_STATUS_SUCCESS;
  8775. }
  8776. static struct cdp_bus_ops dp_ops_bus = {
  8777. .bus_suspend = dp_bus_suspend,
  8778. .bus_resume = dp_bus_resume
  8779. };
  8780. static struct cdp_ocb_ops dp_ops_ocb = {
  8781. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8782. };
  8783. static struct cdp_throttle_ops dp_ops_throttle = {
  8784. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8785. };
  8786. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8787. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8788. };
  8789. static struct cdp_cfg_ops dp_ops_cfg = {
  8790. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8791. };
  8792. /*
  8793. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8794. * @dev: physical device instance
  8795. * @peer_mac_addr: peer mac address
  8796. * @local_id: local id for the peer
  8797. * @debug_id: to track enum peer access
  8798. *
  8799. * Return: peer instance pointer
  8800. */
  8801. static inline void *
  8802. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8803. uint8_t *local_id,
  8804. enum peer_debug_id_type debug_id)
  8805. {
  8806. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8807. struct dp_peer *peer;
  8808. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8809. if (!peer)
  8810. return NULL;
  8811. *local_id = peer->local_id;
  8812. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8813. return peer;
  8814. }
  8815. /*
  8816. * dp_peer_release_ref - release peer ref count
  8817. * @peer: peer handle
  8818. * @debug_id: to track enum peer access
  8819. *
  8820. * Return: None
  8821. */
  8822. static inline
  8823. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8824. {
  8825. dp_peer_unref_delete(peer);
  8826. }
  8827. static struct cdp_peer_ops dp_ops_peer = {
  8828. .register_peer = dp_register_peer,
  8829. .clear_peer = dp_clear_peer,
  8830. .find_peer_by_addr = dp_find_peer_by_addr,
  8831. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8832. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8833. .peer_release_ref = dp_peer_release_ref,
  8834. .local_peer_id = dp_local_peer_id,
  8835. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8836. .peer_state_update = dp_peer_state_update,
  8837. .get_vdevid = dp_get_vdevid,
  8838. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8839. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8840. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8841. .get_peer_state = dp_get_peer_state,
  8842. };
  8843. #endif
  8844. static struct cdp_ops dp_txrx_ops = {
  8845. .cmn_drv_ops = &dp_ops_cmn,
  8846. .ctrl_ops = &dp_ops_ctrl,
  8847. .me_ops = &dp_ops_me,
  8848. .mon_ops = &dp_ops_mon,
  8849. .host_stats_ops = &dp_ops_host_stats,
  8850. .wds_ops = &dp_ops_wds,
  8851. .raw_ops = &dp_ops_raw,
  8852. #ifdef CONFIG_WIN
  8853. .pflow_ops = &dp_ops_pflow,
  8854. #endif /* CONFIG_WIN */
  8855. #ifndef CONFIG_WIN
  8856. .misc_ops = &dp_ops_misc,
  8857. .cfg_ops = &dp_ops_cfg,
  8858. .flowctl_ops = &dp_ops_flowctl,
  8859. .l_flowctl_ops = &dp_ops_l_flowctl,
  8860. #ifdef IPA_OFFLOAD
  8861. .ipa_ops = &dp_ops_ipa,
  8862. #endif
  8863. .bus_ops = &dp_ops_bus,
  8864. .ocb_ops = &dp_ops_ocb,
  8865. .peer_ops = &dp_ops_peer,
  8866. .throttle_ops = &dp_ops_throttle,
  8867. .mob_stats_ops = &dp_ops_mob_stats,
  8868. #endif
  8869. };
  8870. /*
  8871. * dp_soc_set_txrx_ring_map()
  8872. * @dp_soc: DP handler for soc
  8873. *
  8874. * Return: Void
  8875. */
  8876. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8877. {
  8878. uint32_t i;
  8879. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8880. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8881. }
  8882. }
  8883. #ifdef QCA_WIFI_QCA8074
  8884. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8885. /**
  8886. * dp_soc_attach_wifi3() - Attach txrx SOC
  8887. * @ctrl_psoc: Opaque SOC handle from control plane
  8888. * @htc_handle: Opaque HTC handle
  8889. * @hif_handle: Opaque HIF handle
  8890. * @qdf_osdev: QDF device
  8891. * @ol_ops: Offload Operations
  8892. * @device_id: Device ID
  8893. *
  8894. * Return: DP SOC handle on success, NULL on failure
  8895. */
  8896. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8897. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8898. struct ol_if_ops *ol_ops, uint16_t device_id)
  8899. {
  8900. struct dp_soc *dp_soc = NULL;
  8901. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8902. ol_ops, device_id);
  8903. if (!dp_soc)
  8904. return NULL;
  8905. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8906. return NULL;
  8907. return (void *)dp_soc;
  8908. }
  8909. #else
  8910. /**
  8911. * dp_soc_attach_wifi3() - Attach txrx SOC
  8912. * @ctrl_psoc: Opaque SOC handle from control plane
  8913. * @htc_handle: Opaque HTC handle
  8914. * @hif_handle: Opaque HIF handle
  8915. * @qdf_osdev: QDF device
  8916. * @ol_ops: Offload Operations
  8917. * @device_id: Device ID
  8918. *
  8919. * Return: DP SOC handle on success, NULL on failure
  8920. */
  8921. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8922. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8923. struct ol_if_ops *ol_ops, uint16_t device_id)
  8924. {
  8925. struct dp_soc *dp_soc = NULL;
  8926. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8927. ol_ops, device_id);
  8928. return (void *)dp_soc;
  8929. }
  8930. #endif
  8931. /**
  8932. * dp_soc_attach() - Attach txrx SOC
  8933. * @ctrl_psoc: Opaque SOC handle from control plane
  8934. * @htc_handle: Opaque HTC handle
  8935. * @qdf_osdev: QDF device
  8936. * @ol_ops: Offload Operations
  8937. * @device_id: Device ID
  8938. *
  8939. * Return: DP SOC handle on success, NULL on failure
  8940. */
  8941. static struct dp_soc *
  8942. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8943. struct ol_if_ops *ol_ops, uint16_t device_id)
  8944. {
  8945. int int_ctx;
  8946. struct dp_soc *soc = NULL;
  8947. struct htt_soc *htt_soc = NULL;
  8948. soc = qdf_mem_malloc(sizeof(*soc));
  8949. if (!soc) {
  8950. dp_err("DP SOC memory allocation failed");
  8951. goto fail0;
  8952. }
  8953. int_ctx = 0;
  8954. soc->device_id = device_id;
  8955. soc->cdp_soc.ops = &dp_txrx_ops;
  8956. soc->cdp_soc.ol_ops = ol_ops;
  8957. soc->ctrl_psoc = ctrl_psoc;
  8958. soc->osdev = qdf_osdev;
  8959. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8960. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8961. if (!soc->wlan_cfg_ctx) {
  8962. dp_err("wlan_cfg_ctx failed\n");
  8963. goto fail1;
  8964. }
  8965. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8966. if (!htt_soc) {
  8967. dp_err("HTT attach failed");
  8968. goto fail1;
  8969. }
  8970. soc->htt_handle = htt_soc;
  8971. htt_soc->dp_soc = soc;
  8972. htt_soc->htc_soc = htc_handle;
  8973. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8974. goto fail2;
  8975. return (void *)soc;
  8976. fail2:
  8977. qdf_mem_free(htt_soc);
  8978. fail1:
  8979. qdf_mem_free(soc);
  8980. fail0:
  8981. return NULL;
  8982. }
  8983. /**
  8984. * dp_soc_init() - Initialize txrx SOC
  8985. * @dp_soc: Opaque DP SOC handle
  8986. * @htc_handle: Opaque HTC handle
  8987. * @hif_handle: Opaque HIF handle
  8988. *
  8989. * Return: DP SOC handle on success, NULL on failure
  8990. */
  8991. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8992. {
  8993. int target_type;
  8994. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8995. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8996. htt_soc->htc_soc = htc_handle;
  8997. soc->hif_handle = hif_handle;
  8998. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8999. if (!soc->hal_soc)
  9000. return NULL;
  9001. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  9002. soc->hal_soc, soc->osdev);
  9003. target_type = hal_get_target_type(soc->hal_soc);
  9004. switch (target_type) {
  9005. case TARGET_TYPE_QCA6290:
  9006. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9007. REO_DST_RING_SIZE_QCA6290);
  9008. soc->ast_override_support = 1;
  9009. soc->da_war_enabled = false;
  9010. break;
  9011. #ifdef QCA_WIFI_QCA6390
  9012. case TARGET_TYPE_QCA6390:
  9013. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9014. REO_DST_RING_SIZE_QCA6290);
  9015. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  9016. soc->ast_override_support = 1;
  9017. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  9018. int int_ctx;
  9019. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  9020. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  9021. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  9022. }
  9023. }
  9024. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  9025. break;
  9026. #endif
  9027. case TARGET_TYPE_QCA8074:
  9028. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9029. REO_DST_RING_SIZE_QCA8074);
  9030. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  9031. soc->hw_nac_monitor_support = 1;
  9032. soc->da_war_enabled = true;
  9033. break;
  9034. case TARGET_TYPE_QCA8074V2:
  9035. case TARGET_TYPE_QCA6018:
  9036. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9037. REO_DST_RING_SIZE_QCA8074);
  9038. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  9039. soc->hw_nac_monitor_support = 1;
  9040. soc->ast_override_support = 1;
  9041. soc->per_tid_basize_max_tid = 8;
  9042. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  9043. soc->da_war_enabled = false;
  9044. break;
  9045. default:
  9046. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  9047. qdf_assert_always(0);
  9048. break;
  9049. }
  9050. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  9051. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  9052. soc->cce_disable = false;
  9053. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  9054. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  9055. CDP_CFG_MAX_PEER_ID);
  9056. if (ret != -EINVAL) {
  9057. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  9058. }
  9059. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  9060. CDP_CFG_CCE_DISABLE);
  9061. if (ret == 1)
  9062. soc->cce_disable = true;
  9063. }
  9064. qdf_spinlock_create(&soc->peer_ref_mutex);
  9065. qdf_spinlock_create(&soc->ast_lock);
  9066. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  9067. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  9068. /* fill the tx/rx cpu ring map*/
  9069. dp_soc_set_txrx_ring_map(soc);
  9070. qdf_spinlock_create(&soc->htt_stats.lock);
  9071. /* initialize work queue for stats processing */
  9072. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  9073. return soc;
  9074. }
  9075. /**
  9076. * dp_soc_init_wifi3() - Initialize txrx SOC
  9077. * @dp_soc: Opaque DP SOC handle
  9078. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  9079. * @hif_handle: Opaque HIF handle
  9080. * @htc_handle: Opaque HTC handle
  9081. * @qdf_osdev: QDF device (Unused)
  9082. * @ol_ops: Offload Operations (Unused)
  9083. * @device_id: Device ID (Unused)
  9084. *
  9085. * Return: DP SOC handle on success, NULL on failure
  9086. */
  9087. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  9088. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  9089. struct ol_if_ops *ol_ops, uint16_t device_id)
  9090. {
  9091. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  9092. }
  9093. #endif
  9094. /*
  9095. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  9096. *
  9097. * @soc: handle to DP soc
  9098. * @mac_id: MAC id
  9099. *
  9100. * Return: Return pdev corresponding to MAC
  9101. */
  9102. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  9103. {
  9104. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  9105. return soc->pdev_list[mac_id];
  9106. /* Typically for MCL as there only 1 PDEV*/
  9107. return soc->pdev_list[0];
  9108. }
  9109. /*
  9110. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  9111. * @soc: DP SoC context
  9112. * @max_mac_rings: No of MAC rings
  9113. *
  9114. * Return: None
  9115. */
  9116. static
  9117. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  9118. int *max_mac_rings)
  9119. {
  9120. bool dbs_enable = false;
  9121. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  9122. dbs_enable = soc->cdp_soc.ol_ops->
  9123. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  9124. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  9125. }
  9126. /*
  9127. * dp_is_soc_reinit() - Check if soc reinit is true
  9128. * @soc: DP SoC context
  9129. *
  9130. * Return: true or false
  9131. */
  9132. bool dp_is_soc_reinit(struct dp_soc *soc)
  9133. {
  9134. return soc->dp_soc_reinit;
  9135. }
  9136. /*
  9137. * dp_set_pktlog_wifi3() - attach txrx vdev
  9138. * @pdev: Datapath PDEV handle
  9139. * @event: which event's notifications are being subscribed to
  9140. * @enable: WDI event subscribe or not. (True or False)
  9141. *
  9142. * Return: Success, NULL on failure
  9143. */
  9144. #ifdef WDI_EVENT_ENABLE
  9145. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  9146. bool enable)
  9147. {
  9148. struct dp_soc *soc = NULL;
  9149. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  9150. int max_mac_rings = wlan_cfg_get_num_mac_rings
  9151. (pdev->wlan_cfg_ctx);
  9152. uint8_t mac_id = 0;
  9153. soc = pdev->soc;
  9154. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  9155. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  9156. FL("Max_mac_rings %d "),
  9157. max_mac_rings);
  9158. if (enable) {
  9159. switch (event) {
  9160. case WDI_EVENT_RX_DESC:
  9161. if (pdev->monitor_vdev) {
  9162. /* Nothing needs to be done if monitor mode is
  9163. * enabled
  9164. */
  9165. return 0;
  9166. }
  9167. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  9168. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  9169. htt_tlv_filter.mpdu_start = 1;
  9170. htt_tlv_filter.msdu_start = 1;
  9171. htt_tlv_filter.msdu_end = 1;
  9172. htt_tlv_filter.mpdu_end = 1;
  9173. htt_tlv_filter.packet_header = 1;
  9174. htt_tlv_filter.attention = 1;
  9175. htt_tlv_filter.ppdu_start = 1;
  9176. htt_tlv_filter.ppdu_end = 1;
  9177. htt_tlv_filter.ppdu_end_user_stats = 1;
  9178. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  9179. htt_tlv_filter.ppdu_end_status_done = 1;
  9180. htt_tlv_filter.enable_fp = 1;
  9181. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  9182. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  9183. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  9184. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  9185. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  9186. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  9187. htt_tlv_filter.offset_valid = false;
  9188. for (mac_id = 0; mac_id < max_mac_rings;
  9189. mac_id++) {
  9190. int mac_for_pdev =
  9191. dp_get_mac_id_for_pdev(mac_id,
  9192. pdev->pdev_id);
  9193. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9194. mac_for_pdev,
  9195. pdev->rxdma_mon_status_ring[mac_id]
  9196. .hal_srng,
  9197. RXDMA_MONITOR_STATUS,
  9198. RX_BUFFER_SIZE,
  9199. &htt_tlv_filter);
  9200. }
  9201. if (soc->reap_timer_init)
  9202. qdf_timer_mod(&soc->mon_reap_timer,
  9203. DP_INTR_POLL_TIMER_MS);
  9204. }
  9205. break;
  9206. case WDI_EVENT_LITE_RX:
  9207. if (pdev->monitor_vdev) {
  9208. /* Nothing needs to be done if monitor mode is
  9209. * enabled
  9210. */
  9211. return 0;
  9212. }
  9213. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  9214. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  9215. htt_tlv_filter.ppdu_start = 1;
  9216. htt_tlv_filter.ppdu_end = 1;
  9217. htt_tlv_filter.ppdu_end_user_stats = 1;
  9218. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  9219. htt_tlv_filter.ppdu_end_status_done = 1;
  9220. htt_tlv_filter.mpdu_start = 1;
  9221. htt_tlv_filter.enable_fp = 1;
  9222. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  9223. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  9224. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  9225. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  9226. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  9227. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  9228. htt_tlv_filter.offset_valid = false;
  9229. for (mac_id = 0; mac_id < max_mac_rings;
  9230. mac_id++) {
  9231. int mac_for_pdev =
  9232. dp_get_mac_id_for_pdev(mac_id,
  9233. pdev->pdev_id);
  9234. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9235. mac_for_pdev,
  9236. pdev->rxdma_mon_status_ring[mac_id]
  9237. .hal_srng,
  9238. RXDMA_MONITOR_STATUS,
  9239. RX_BUFFER_SIZE_PKTLOG_LITE,
  9240. &htt_tlv_filter);
  9241. }
  9242. if (soc->reap_timer_init)
  9243. qdf_timer_mod(&soc->mon_reap_timer,
  9244. DP_INTR_POLL_TIMER_MS);
  9245. }
  9246. break;
  9247. case WDI_EVENT_LITE_T2H:
  9248. if (pdev->monitor_vdev) {
  9249. /* Nothing needs to be done if monitor mode is
  9250. * enabled
  9251. */
  9252. return 0;
  9253. }
  9254. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  9255. int mac_for_pdev = dp_get_mac_id_for_pdev(
  9256. mac_id, pdev->pdev_id);
  9257. pdev->pktlog_ppdu_stats = true;
  9258. dp_h2t_cfg_stats_msg_send(pdev,
  9259. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  9260. mac_for_pdev);
  9261. }
  9262. break;
  9263. default:
  9264. /* Nothing needs to be done for other pktlog types */
  9265. break;
  9266. }
  9267. } else {
  9268. switch (event) {
  9269. case WDI_EVENT_RX_DESC:
  9270. case WDI_EVENT_LITE_RX:
  9271. if (pdev->monitor_vdev) {
  9272. /* Nothing needs to be done if monitor mode is
  9273. * enabled
  9274. */
  9275. return 0;
  9276. }
  9277. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  9278. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  9279. for (mac_id = 0; mac_id < max_mac_rings;
  9280. mac_id++) {
  9281. int mac_for_pdev =
  9282. dp_get_mac_id_for_pdev(mac_id,
  9283. pdev->pdev_id);
  9284. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9285. mac_for_pdev,
  9286. pdev->rxdma_mon_status_ring[mac_id]
  9287. .hal_srng,
  9288. RXDMA_MONITOR_STATUS,
  9289. RX_BUFFER_SIZE,
  9290. &htt_tlv_filter);
  9291. }
  9292. if (soc->reap_timer_init)
  9293. qdf_timer_stop(&soc->mon_reap_timer);
  9294. }
  9295. break;
  9296. case WDI_EVENT_LITE_T2H:
  9297. if (pdev->monitor_vdev) {
  9298. /* Nothing needs to be done if monitor mode is
  9299. * enabled
  9300. */
  9301. return 0;
  9302. }
  9303. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  9304. * passing value 0. Once these macros will define in htt
  9305. * header file will use proper macros
  9306. */
  9307. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  9308. int mac_for_pdev =
  9309. dp_get_mac_id_for_pdev(mac_id,
  9310. pdev->pdev_id);
  9311. pdev->pktlog_ppdu_stats = false;
  9312. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  9313. dp_h2t_cfg_stats_msg_send(pdev, 0,
  9314. mac_for_pdev);
  9315. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  9316. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  9317. mac_for_pdev);
  9318. } else if (pdev->enhanced_stats_en) {
  9319. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  9320. mac_for_pdev);
  9321. }
  9322. }
  9323. break;
  9324. default:
  9325. /* Nothing needs to be done for other pktlog types */
  9326. break;
  9327. }
  9328. }
  9329. return 0;
  9330. }
  9331. #endif
  9332. /**
  9333. * dp_bucket_index() - Return index from array
  9334. *
  9335. * @delay: delay measured
  9336. * @array: array used to index corresponding delay
  9337. *
  9338. * Return: index
  9339. */
  9340. static uint8_t dp_bucket_index(uint32_t delay, uint16_t *array)
  9341. {
  9342. uint8_t i = CDP_DELAY_BUCKET_0;
  9343. for (; i < CDP_DELAY_BUCKET_MAX; i++) {
  9344. if (delay >= array[i] && delay <= array[i + 1])
  9345. return i;
  9346. }
  9347. return (CDP_DELAY_BUCKET_MAX - 1);
  9348. }
  9349. /**
  9350. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  9351. * type of delay
  9352. *
  9353. * @pdev: pdev handle
  9354. * @delay: delay in ms
  9355. * @t: tid value
  9356. * @mode: type of tx delay mode
  9357. * Return: pointer to cdp_delay_stats structure
  9358. */
  9359. static struct cdp_delay_stats *
  9360. dp_fill_delay_buckets(struct dp_pdev *pdev, uint32_t delay,
  9361. uint8_t tid, uint8_t mode)
  9362. {
  9363. uint8_t delay_index = 0;
  9364. struct cdp_tid_tx_stats *tstats =
  9365. &pdev->stats.tid_stats.tid_tx_stats[tid];
  9366. struct cdp_tid_rx_stats *rstats =
  9367. &pdev->stats.tid_stats.tid_rx_stats[tid];
  9368. /*
  9369. * cdp_fw_to_hw_delay_range
  9370. * Fw to hw delay ranges in milliseconds
  9371. */
  9372. uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  9373. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  9374. /*
  9375. * cdp_sw_enq_delay_range
  9376. * Software enqueue delay ranges in milliseconds
  9377. */
  9378. uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  9379. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  9380. /*
  9381. * cdp_intfrm_delay_range
  9382. * Interframe delay ranges in milliseconds
  9383. */
  9384. uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  9385. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  9386. /*
  9387. * Update delay stats in proper bucket
  9388. */
  9389. switch (mode) {
  9390. /* Software Enqueue delay ranges */
  9391. case CDP_DELAY_STATS_SW_ENQ:
  9392. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay);
  9393. tstats->swq_delay.delay_bucket[delay_index]++;
  9394. return &tstats->swq_delay;
  9395. /* Tx Completion delay ranges */
  9396. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  9397. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay);
  9398. tstats->hwtx_delay.delay_bucket[delay_index]++;
  9399. return &tstats->hwtx_delay;
  9400. /* Interframe tx delay ranges */
  9401. case CDP_DELAY_STATS_TX_INTERFRAME:
  9402. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9403. tstats->intfrm_delay.delay_bucket[delay_index]++;
  9404. return &tstats->intfrm_delay;
  9405. /* Interframe rx delay ranges */
  9406. case CDP_DELAY_STATS_RX_INTERFRAME:
  9407. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9408. rstats->intfrm_delay.delay_bucket[delay_index]++;
  9409. return &rstats->intfrm_delay;
  9410. /* Ring reap to indication to network stack */
  9411. case CDP_DELAY_STATS_REAP_STACK:
  9412. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9413. rstats->to_stack_delay.delay_bucket[delay_index]++;
  9414. return &rstats->to_stack_delay;
  9415. default:
  9416. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  9417. "%s Incorrect delay mode: %d", __func__, mode);
  9418. }
  9419. return NULL;
  9420. }
  9421. /**
  9422. * dp_update_delay_stats() - Update delay statistics in structure
  9423. * and fill min, max and avg delay
  9424. *
  9425. * @pdev: pdev handle
  9426. * @delay: delay in ms
  9427. * @tid: tid value
  9428. * @mode: type of tx delay mode
  9429. * Return: none
  9430. */
  9431. void dp_update_delay_stats(struct dp_pdev *pdev, uint32_t delay,
  9432. uint8_t tid, uint8_t mode)
  9433. {
  9434. struct cdp_delay_stats *dstats = NULL;
  9435. /*
  9436. * Delay ranges are different for different delay modes
  9437. * Get the correct index to update delay bucket
  9438. */
  9439. dstats = dp_fill_delay_buckets(pdev, delay, tid, mode);
  9440. if (qdf_unlikely(!dstats))
  9441. return;
  9442. if (delay != 0) {
  9443. /*
  9444. * Compute minimum,average and maximum
  9445. * delay
  9446. */
  9447. if (delay < dstats->min_delay)
  9448. dstats->min_delay = delay;
  9449. if (delay > dstats->max_delay)
  9450. dstats->max_delay = delay;
  9451. /*
  9452. * Average over delay measured till now
  9453. */
  9454. if (!dstats->avg_delay)
  9455. dstats->avg_delay = delay;
  9456. else
  9457. dstats->avg_delay = ((delay + dstats->avg_delay) / 2);
  9458. }
  9459. }