dp_main.c 55 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <hal_api.h>
  21. #include <hif.h>
  22. #include <htt.h>
  23. #include <wdi_event.h>
  24. #include <queue.h>
  25. #include "dp_htt.h"
  26. #include "dp_types.h"
  27. #include "dp_internal.h"
  28. #include "dp_tx.h"
  29. #include "dp_rx.h"
  30. #include "../../wlan_cfg/wlan_cfg.h"
  31. #include <cdp_txrx_handle.h>
  32. #define DP_INTR_POLL_TIMER_MS 100
  33. /**
  34. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  35. */
  36. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  37. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  38. {
  39. void *hal_soc = soc->hal_soc;
  40. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  41. /* TODO: See if we should get align size from hal */
  42. uint32_t ring_base_align = 8;
  43. struct hal_srng_params ring_params;
  44. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  45. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  46. srng->hal_srng = NULL;
  47. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  48. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  49. soc->osdev, soc->osdev->dev, srng->alloc_size,
  50. &(srng->base_paddr_unaligned));
  51. if (!srng->base_vaddr_unaligned) {
  52. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  53. FL("alloc failed - ring_type: %d, ring_num %d"),
  54. ring_type, ring_num);
  55. return QDF_STATUS_E_NOMEM;
  56. }
  57. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  58. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  59. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  60. ((unsigned long)(ring_params.ring_base_vaddr) -
  61. (unsigned long)srng->base_vaddr_unaligned);
  62. ring_params.num_entries = num_entries;
  63. /* TODO: Check MSI support and get MSI settings from HIF layer */
  64. ring_params.msi_data = 0;
  65. ring_params.msi_addr = 0;
  66. /* TODO: Setup interrupt timer and batch counter thresholds for
  67. * interrupt mitigation based on ring type
  68. */
  69. ring_params.intr_timer_thres_us = 8;
  70. ring_params.intr_batch_cntr_thres_entries = 1;
  71. /* TODO: Currently hal layer takes care of endianness related settings.
  72. * See if these settings need to passed from DP layer
  73. */
  74. ring_params.flags = 0;
  75. /* Enable low threshold interrupts for rx buffer rings (regular and
  76. * monitor buffer rings.
  77. * TODO: See if this is required for any other ring
  78. */
  79. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  80. /* TODO: Setting low threshold to 1/8th of ring size
  81. * see if this needs to be configurable
  82. */
  83. ring_params.low_threshold = num_entries >> 3;
  84. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  85. }
  86. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  87. mac_id, &ring_params);
  88. return 0;
  89. }
  90. /**
  91. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  92. * Any buffers allocated and attached to ring entries are expected to be freed
  93. * before calling this function.
  94. */
  95. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  96. int ring_type, int ring_num)
  97. {
  98. if (!srng->hal_srng) {
  99. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  100. FL("Ring type: %d, num:%d not setup"),
  101. ring_type, ring_num);
  102. return;
  103. }
  104. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  105. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  106. srng->alloc_size,
  107. srng->base_vaddr_unaligned,
  108. srng->base_paddr_unaligned, 0);
  109. }
  110. /* TODO: Need this interface from HIF */
  111. void *hif_get_hal_handle(void *hif_handle);
  112. /*
  113. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  114. * @dp_ctx: DP SOC handle
  115. * @budget: Number of frames/descriptors that can be processed in one shot
  116. *
  117. * Return: remaining budget/quota for the soc device
  118. */
  119. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  120. {
  121. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  122. struct dp_soc *soc = int_ctx->soc;
  123. int ring = 0;
  124. uint32_t work_done = 0;
  125. uint32_t budget = dp_budget;
  126. uint8_t tx_mask = int_ctx->tx_ring_mask;
  127. uint8_t rx_mask = int_ctx->rx_ring_mask;
  128. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  129. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  130. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  131. /* Process Tx completion interrupts first to return back buffers */
  132. if (tx_mask) {
  133. for (ring = 0; ring < soc->num_tcl_data_rings; ring++) {
  134. if (tx_mask & (1 << ring)) {
  135. work_done =
  136. dp_tx_comp_handler(soc, ring, budget);
  137. budget -= work_done;
  138. if (work_done)
  139. QDF_TRACE(QDF_MODULE_ID_DP,
  140. QDF_TRACE_LEVEL_INFO,
  141. "tx mask 0x%x ring %d,"
  142. "budget %d",
  143. tx_mask, ring, budget);
  144. if (budget <= 0)
  145. goto budget_done;
  146. }
  147. }
  148. }
  149. /* Process REO Exception ring interrupt */
  150. if (rx_err_mask) {
  151. work_done = dp_rx_err_process(soc,
  152. soc->reo_exception_ring.hal_srng, budget);
  153. budget -= work_done;
  154. if (work_done)
  155. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  156. "REO Exception Ring: work_done %d budget %d",
  157. work_done, budget);
  158. if (budget <= 0) {
  159. goto budget_done;
  160. }
  161. }
  162. /* Process Rx WBM release ring interrupt */
  163. if (rx_wbm_rel_mask) {
  164. work_done = dp_rx_wbm_err_process(soc,
  165. soc->rx_rel_ring.hal_srng, budget);
  166. budget -= work_done;
  167. if (work_done)
  168. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  169. "WBM Release Ring: work_done %d budget %d",
  170. work_done, budget);
  171. if (budget <= 0) {
  172. goto budget_done;
  173. }
  174. }
  175. /* Process Rx interrupts */
  176. if (rx_mask) {
  177. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  178. if (rx_mask & (1 << ring)) {
  179. work_done =
  180. dp_rx_process(soc,
  181. soc->reo_dest_ring[ring].hal_srng,
  182. budget);
  183. budget -= work_done;
  184. if (work_done)
  185. QDF_TRACE(QDF_MODULE_ID_DP,
  186. QDF_TRACE_LEVEL_INFO,
  187. "rx mask 0x%x ring %d,"
  188. "budget %d",
  189. tx_mask, ring, budget);
  190. if (budget <= 0)
  191. goto budget_done;
  192. }
  193. }
  194. }
  195. if (reo_status_mask)
  196. dp_reo_status_ring_handler(soc);
  197. budget_done:
  198. return dp_budget - budget;
  199. }
  200. /* dp_interrupt_timer()- timer poll for interrupts
  201. *
  202. * @arg: SoC Handle
  203. *
  204. * Return:
  205. *
  206. */
  207. #ifdef DP_INTR_POLL_BASED
  208. static void dp_interrupt_timer(void *arg)
  209. {
  210. struct dp_soc *soc = (struct dp_soc *) arg;
  211. int i;
  212. for (i = 0 ; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  213. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  214. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  215. }
  216. /*
  217. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  218. * @txrx_soc: DP SOC handle
  219. *
  220. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  221. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  222. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  223. *
  224. * Return: 0 for success. nonzero for failure.
  225. */
  226. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  227. {
  228. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  229. int i;
  230. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  231. soc->intr_ctx[i].tx_ring_mask = 0xF;
  232. soc->intr_ctx[i].rx_ring_mask = 0xF;
  233. soc->intr_ctx[i].rx_mon_ring_mask = 0xF;
  234. soc->intr_ctx[i].rx_err_ring_mask = 0x1;
  235. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0x1;
  236. soc->intr_ctx[i].reo_status_ring_mask = 0x1;
  237. soc->intr_ctx[i].soc = soc;
  238. }
  239. qdf_timer_init(soc->osdev, &soc->int_timer,
  240. dp_interrupt_timer, (void *)soc,
  241. QDF_TIMER_TYPE_WAKE_APPS);
  242. return QDF_STATUS_SUCCESS;
  243. }
  244. /*
  245. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  246. * @txrx_soc: DP SOC handle
  247. *
  248. * Return: void
  249. */
  250. static void dp_soc_interrupt_detach(void *txrx_soc)
  251. {
  252. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  253. qdf_timer_stop(&soc->int_timer);
  254. qdf_timer_free(&soc->int_timer);
  255. }
  256. #else
  257. /*
  258. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  259. * @txrx_soc: DP SOC handle
  260. *
  261. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  262. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  263. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  264. *
  265. * Return: 0 for success. nonzero for failure.
  266. */
  267. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  268. {
  269. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  270. int i = 0;
  271. int num_irq = 0;
  272. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  273. int j = 0;
  274. int ret = 0;
  275. /* Map of IRQ ids registered with one interrupt context */
  276. int irq_id_map[HIF_MAX_GRP_IRQ];
  277. int tx_mask =
  278. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  279. int rx_mask =
  280. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  281. int rx_mon_mask =
  282. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  283. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  284. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  285. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  286. soc->intr_ctx[i].soc = soc;
  287. num_irq = 0;
  288. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  289. if (tx_mask & (1 << j)) {
  290. irq_id_map[num_irq++] =
  291. (wbm2host_tx_completions_ring1 - j);
  292. }
  293. if (rx_mask & (1 << j)) {
  294. irq_id_map[num_irq++] =
  295. (reo2host_destination_ring1 - j);
  296. }
  297. if (rx_mon_mask & (1 << j)) {
  298. irq_id_map[num_irq++] =
  299. (rxdma2host_monitor_destination_mac1
  300. - j);
  301. }
  302. }
  303. ret = hif_register_ext_group_int_handler(soc->hif_handle,
  304. num_irq, irq_id_map,
  305. dp_service_srngs,
  306. &soc->intr_ctx[i]);
  307. if (ret) {
  308. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  309. FL("failed, ret = %d"), ret);
  310. return QDF_STATUS_E_FAILURE;
  311. }
  312. }
  313. return QDF_STATUS_SUCCESS;
  314. }
  315. /*
  316. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  317. * @txrx_soc: DP SOC handle
  318. *
  319. * Return: void
  320. */
  321. static void dp_soc_interrupt_detach(void *txrx_soc)
  322. {
  323. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  324. int i;
  325. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  326. soc->intr_ctx[i].tx_ring_mask = 0;
  327. soc->intr_ctx[i].rx_ring_mask = 0;
  328. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  329. }
  330. }
  331. #endif
  332. #define AVG_MAX_MPDUS_PER_TID 128
  333. #define AVG_TIDS_PER_CLIENT 2
  334. #define AVG_FLOWS_PER_TID 2
  335. #define AVG_MSDUS_PER_FLOW 128
  336. #define AVG_MSDUS_PER_MPDU 4
  337. /*
  338. * Allocate and setup link descriptor pool that will be used by HW for
  339. * various link and queue descriptors and managed by WBM
  340. */
  341. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  342. {
  343. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  344. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  345. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  346. uint32_t num_mpdus_per_link_desc =
  347. hal_num_mpdus_per_link_desc(soc->hal_soc);
  348. uint32_t num_msdus_per_link_desc =
  349. hal_num_msdus_per_link_desc(soc->hal_soc);
  350. uint32_t num_mpdu_links_per_queue_desc =
  351. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  352. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  353. uint32_t total_link_descs, total_mem_size;
  354. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  355. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  356. uint32_t num_link_desc_banks;
  357. uint32_t last_bank_size = 0;
  358. uint32_t entry_size, num_entries;
  359. int i;
  360. /* Only Tx queue descriptors are allocated from common link descriptor
  361. * pool Rx queue descriptors are not included in this because (REO queue
  362. * extension descriptors) they are expected to be allocated contiguously
  363. * with REO queue descriptors
  364. */
  365. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  366. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  367. num_mpdu_queue_descs = num_mpdu_link_descs /
  368. num_mpdu_links_per_queue_desc;
  369. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  370. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  371. num_msdus_per_link_desc;
  372. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  373. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  374. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  375. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  376. /* Round up to power of 2 */
  377. total_link_descs = 1;
  378. while (total_link_descs < num_entries)
  379. total_link_descs <<= 1;
  380. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  381. FL("total_link_descs: %u, link_desc_size: %d"),
  382. total_link_descs, link_desc_size);
  383. total_mem_size = total_link_descs * link_desc_size;
  384. total_mem_size += link_desc_align;
  385. if (total_mem_size <= max_alloc_size) {
  386. num_link_desc_banks = 0;
  387. last_bank_size = total_mem_size;
  388. } else {
  389. num_link_desc_banks = (total_mem_size) /
  390. (max_alloc_size - link_desc_align);
  391. last_bank_size = total_mem_size %
  392. (max_alloc_size - link_desc_align);
  393. }
  394. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  395. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  396. total_mem_size, num_link_desc_banks);
  397. for (i = 0; i < num_link_desc_banks; i++) {
  398. soc->link_desc_banks[i].base_vaddr_unaligned =
  399. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  400. max_alloc_size,
  401. &(soc->link_desc_banks[i].base_paddr_unaligned));
  402. soc->link_desc_banks[i].size = max_alloc_size;
  403. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  404. soc->link_desc_banks[i].base_vaddr_unaligned) +
  405. ((unsigned long)(
  406. soc->link_desc_banks[i].base_vaddr_unaligned) %
  407. link_desc_align));
  408. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  409. soc->link_desc_banks[i].base_paddr_unaligned) +
  410. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  411. (unsigned long)(
  412. soc->link_desc_banks[i].base_vaddr_unaligned));
  413. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  414. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  415. FL("Link descriptor memory alloc failed"));
  416. goto fail;
  417. }
  418. }
  419. if (last_bank_size) {
  420. /* Allocate last bank in case total memory required is not exact
  421. * multiple of max_alloc_size
  422. */
  423. soc->link_desc_banks[i].base_vaddr_unaligned =
  424. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  425. last_bank_size,
  426. &(soc->link_desc_banks[i].base_paddr_unaligned));
  427. soc->link_desc_banks[i].size = last_bank_size;
  428. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  429. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  430. ((unsigned long)(
  431. soc->link_desc_banks[i].base_vaddr_unaligned) %
  432. link_desc_align));
  433. soc->link_desc_banks[i].base_paddr =
  434. (unsigned long)(
  435. soc->link_desc_banks[i].base_paddr_unaligned) +
  436. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  437. (unsigned long)(
  438. soc->link_desc_banks[i].base_vaddr_unaligned));
  439. }
  440. /* Allocate and setup link descriptor idle list for HW internal use */
  441. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  442. total_mem_size = entry_size * total_link_descs;
  443. if (total_mem_size <= max_alloc_size) {
  444. void *desc;
  445. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  446. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  447. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  448. FL("Link desc idle ring setup failed"));
  449. goto fail;
  450. }
  451. hal_srng_access_start_unlocked(soc->hal_soc,
  452. soc->wbm_idle_link_ring.hal_srng);
  453. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  454. soc->link_desc_banks[i].base_paddr; i++) {
  455. uint32_t num_entries = (soc->link_desc_banks[i].size -
  456. (unsigned long)(
  457. soc->link_desc_banks[i].base_vaddr) -
  458. (unsigned long)(
  459. soc->link_desc_banks[i].base_vaddr_unaligned))
  460. / link_desc_size;
  461. unsigned long paddr = (unsigned long)(
  462. soc->link_desc_banks[i].base_paddr);
  463. while (num_entries && (desc = hal_srng_src_get_next(
  464. soc->hal_soc,
  465. soc->wbm_idle_link_ring.hal_srng))) {
  466. hal_set_link_desc_addr(desc, i, paddr);
  467. num_entries--;
  468. paddr += link_desc_size;
  469. }
  470. }
  471. hal_srng_access_end_unlocked(soc->hal_soc,
  472. soc->wbm_idle_link_ring.hal_srng);
  473. } else {
  474. uint32_t num_scatter_bufs;
  475. uint32_t num_entries_per_buf;
  476. uint32_t rem_entries;
  477. uint8_t *scatter_buf_ptr;
  478. uint16_t scatter_buf_num;
  479. soc->wbm_idle_scatter_buf_size =
  480. hal_idle_list_scatter_buf_size(soc->hal_soc);
  481. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  482. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  483. num_scatter_bufs = (total_mem_size /
  484. soc->wbm_idle_scatter_buf_size) + (total_mem_size %
  485. soc->wbm_idle_scatter_buf_size) ? 1 : 0;
  486. for (i = 0; i < num_scatter_bufs; i++) {
  487. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  488. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  489. soc->wbm_idle_scatter_buf_size,
  490. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  491. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  492. QDF_TRACE(QDF_MODULE_ID_DP,
  493. QDF_TRACE_LEVEL_ERROR,
  494. FL("Scatter list memory alloc failed"));
  495. goto fail;
  496. }
  497. }
  498. /* Populate idle list scatter buffers with link descriptor
  499. * pointers
  500. */
  501. scatter_buf_num = 0;
  502. scatter_buf_ptr = (uint8_t *)(
  503. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  504. rem_entries = num_entries_per_buf;
  505. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  506. soc->link_desc_banks[i].base_paddr; i++) {
  507. uint32_t num_link_descs =
  508. (soc->link_desc_banks[i].size -
  509. (unsigned long)(
  510. soc->link_desc_banks[i].base_vaddr) -
  511. (unsigned long)(
  512. soc->link_desc_banks[i].base_vaddr_unaligned)) /
  513. link_desc_size;
  514. unsigned long paddr = (unsigned long)(
  515. soc->link_desc_banks[i].base_paddr);
  516. void *desc = NULL;
  517. while (num_link_descs && (desc =
  518. hal_srng_src_get_next(soc->hal_soc,
  519. soc->wbm_idle_link_ring.hal_srng))) {
  520. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  521. i, paddr);
  522. num_link_descs--;
  523. paddr += link_desc_size;
  524. if (rem_entries) {
  525. rem_entries--;
  526. scatter_buf_ptr += link_desc_size;
  527. } else {
  528. rem_entries = num_entries_per_buf;
  529. scatter_buf_num++;
  530. scatter_buf_ptr = (uint8_t *)(
  531. soc->wbm_idle_scatter_buf_base_vaddr[
  532. scatter_buf_num]);
  533. }
  534. }
  535. }
  536. /* Setup link descriptor idle list in HW */
  537. hal_setup_link_idle_list(soc->hal_soc,
  538. soc->wbm_idle_scatter_buf_base_paddr,
  539. soc->wbm_idle_scatter_buf_base_vaddr,
  540. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  541. (uint32_t)(scatter_buf_ptr -
  542. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  543. scatter_buf_num])));
  544. }
  545. return 0;
  546. fail:
  547. if (soc->wbm_idle_link_ring.hal_srng) {
  548. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  549. WBM_IDLE_LINK, 0);
  550. }
  551. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  552. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  553. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  554. soc->wbm_idle_scatter_buf_size,
  555. soc->wbm_idle_scatter_buf_base_vaddr[i],
  556. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  557. }
  558. }
  559. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  560. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  561. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  562. soc->link_desc_banks[i].size,
  563. soc->link_desc_banks[i].base_vaddr_unaligned,
  564. soc->link_desc_banks[i].base_paddr_unaligned,
  565. 0);
  566. }
  567. }
  568. return QDF_STATUS_E_FAILURE;
  569. }
  570. #ifdef notused
  571. /*
  572. * Free link descriptor pool that was setup HW
  573. */
  574. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  575. {
  576. int i;
  577. if (soc->wbm_idle_link_ring.hal_srng) {
  578. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  579. WBM_IDLE_LINK, 0);
  580. }
  581. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  582. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  583. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  584. soc->wbm_idle_scatter_buf_size,
  585. soc->wbm_idle_scatter_buf_base_vaddr[i],
  586. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  587. }
  588. }
  589. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  590. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  591. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  592. soc->link_desc_banks[i].size,
  593. soc->link_desc_banks[i].base_vaddr_unaligned,
  594. soc->link_desc_banks[i].base_paddr_unaligned,
  595. 0);
  596. }
  597. }
  598. }
  599. #endif /* notused */
  600. /* TODO: Following should be configurable */
  601. #define WBM_RELEASE_RING_SIZE 64
  602. #define TCL_DATA_RING_SIZE 512
  603. #define TX_COMP_RING_SIZE 1024
  604. #define TCL_CMD_RING_SIZE 32
  605. #define TCL_STATUS_RING_SIZE 32
  606. #define REO_DST_RING_SIZE 2048
  607. #define REO_REINJECT_RING_SIZE 32
  608. #define RX_RELEASE_RING_SIZE 1024
  609. #define REO_EXCEPTION_RING_SIZE 128
  610. #define REO_CMD_RING_SIZE 32
  611. #define REO_STATUS_RING_SIZE 32
  612. #define RXDMA_BUF_RING_SIZE 1024
  613. #define RXDMA_REFILL_RING_SIZE 2048
  614. #define RXDMA_MONITOR_BUF_RING_SIZE 2048
  615. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  616. #define RXDMA_MONITOR_STATUS_RING_SIZE 2048
  617. /*
  618. * dp_soc_cmn_setup() - Common SoC level initializion
  619. * @soc: Datapath SOC handle
  620. *
  621. * This is an internal function used to setup common SOC data structures,
  622. * to be called from PDEV attach after receiving HW mode capabilities from FW
  623. */
  624. static int dp_soc_cmn_setup(struct dp_soc *soc)
  625. {
  626. int i;
  627. if (soc->cmn_init_done)
  628. return 0;
  629. if (dp_peer_find_attach(soc))
  630. goto fail0;
  631. if (dp_hw_link_desc_pool_setup(soc))
  632. goto fail1;
  633. /* Setup SRNG rings */
  634. /* Common rings */
  635. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  636. WBM_RELEASE_RING_SIZE)) {
  637. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  638. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  639. goto fail1;
  640. }
  641. soc->num_tcl_data_rings = 0;
  642. /* Tx data rings */
  643. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  644. soc->num_tcl_data_rings =
  645. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  646. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  647. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  648. TCL_DATA, i, 0, TCL_DATA_RING_SIZE)) {
  649. QDF_TRACE(QDF_MODULE_ID_DP,
  650. QDF_TRACE_LEVEL_ERROR,
  651. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  652. goto fail1;
  653. }
  654. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  655. WBM2SW_RELEASE, i, 0, TX_COMP_RING_SIZE)) {
  656. QDF_TRACE(QDF_MODULE_ID_DP,
  657. QDF_TRACE_LEVEL_ERROR,
  658. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  659. goto fail1;
  660. }
  661. }
  662. } else {
  663. /* This will be incremented during per pdev ring setup */
  664. soc->num_tcl_data_rings = 0;
  665. }
  666. if (dp_tx_soc_attach(soc)) {
  667. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  668. FL("dp_tx_soc_attach failed"));
  669. goto fail1;
  670. }
  671. /* TCL command and status rings */
  672. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  673. TCL_CMD_RING_SIZE)) {
  674. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  675. FL("dp_srng_setup failed for tcl_cmd_ring"));
  676. goto fail1;
  677. }
  678. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  679. TCL_STATUS_RING_SIZE)) {
  680. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  681. FL("dp_srng_setup failed for tcl_status_ring"));
  682. goto fail1;
  683. }
  684. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  685. * descriptors
  686. */
  687. /* Rx data rings */
  688. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  689. soc->num_reo_dest_rings =
  690. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  691. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  692. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  693. i, 0, REO_DST_RING_SIZE)) {
  694. QDF_TRACE(QDF_MODULE_ID_DP,
  695. QDF_TRACE_LEVEL_ERROR,
  696. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  697. goto fail1;
  698. }
  699. }
  700. } else {
  701. /* This will be incremented during per pdev ring setup */
  702. soc->num_reo_dest_rings = 0;
  703. }
  704. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  705. /* REO reinjection ring */
  706. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  707. REO_REINJECT_RING_SIZE)) {
  708. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  709. FL("dp_srng_setup failed for reo_reinject_ring"));
  710. goto fail1;
  711. }
  712. /* Rx release ring */
  713. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  714. RX_RELEASE_RING_SIZE)) {
  715. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  716. FL("dp_srng_setup failed for rx_rel_ring"));
  717. goto fail1;
  718. }
  719. /* Rx exception ring */
  720. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  721. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  722. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  723. FL("dp_srng_setup failed for reo_exception_ring"));
  724. goto fail1;
  725. }
  726. /* REO command and status rings */
  727. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  728. REO_CMD_RING_SIZE)) {
  729. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  730. FL("dp_srng_setup failed for reo_cmd_ring"));
  731. goto fail1;
  732. }
  733. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  734. TAILQ_INIT(&soc->rx.reo_cmd_list);
  735. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  736. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  737. REO_STATUS_RING_SIZE)) {
  738. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  739. FL("dp_srng_setup failed for reo_status_ring"));
  740. goto fail1;
  741. }
  742. dp_soc_interrupt_attach(soc);
  743. /* Setup HW REO */
  744. hal_reo_setup(soc->hal_soc);
  745. soc->cmn_init_done = 1;
  746. return 0;
  747. fail1:
  748. /*
  749. * Cleanup will be done as part of soc_detach, which will
  750. * be called on pdev attach failure
  751. */
  752. fail0:
  753. return QDF_STATUS_E_FAILURE;
  754. }
  755. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  756. /*
  757. * dp_rxdma_ring_setup() - configure the RX DMA rings
  758. * @soc: data path SoC handle
  759. * @pdev: Physical device handle
  760. *
  761. * Return: 0 - success, > 0 - failure
  762. */
  763. #ifdef QCA_HOST2FW_RXBUF_RING
  764. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  765. struct dp_pdev *pdev)
  766. {
  767. int max_mac_rings =
  768. wlan_cfg_get_num_mac_rings
  769. (pdev->wlan_cfg_ctx);
  770. int i;
  771. for (i = 0; i < max_mac_rings; i++) {
  772. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  773. "%s: pdev_id %d mac_id %d\n",
  774. __func__, pdev->pdev_id, i);
  775. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  776. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  777. QDF_TRACE(QDF_MODULE_ID_DP,
  778. QDF_TRACE_LEVEL_ERROR,
  779. FL("failed rx mac ring setup"));
  780. return QDF_STATUS_E_FAILURE;
  781. }
  782. }
  783. return QDF_STATUS_SUCCESS;
  784. }
  785. #else
  786. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  787. struct dp_pdev *pdev)
  788. {
  789. return QDF_STATUS_SUCCESS;
  790. }
  791. #endif
  792. /*
  793. * dp_pdev_attach_wifi3() - attach txrx pdev
  794. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  795. * @txrx_soc: Datapath SOC handle
  796. * @htc_handle: HTC handle for host-target interface
  797. * @qdf_osdev: QDF OS device
  798. * @pdev_id: PDEV ID
  799. *
  800. * Return: DP PDEV handle on success, NULL on failure
  801. */
  802. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  803. struct cdp_cfg *ctrl_pdev,
  804. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  805. {
  806. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  807. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  808. if (!pdev) {
  809. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  810. FL("DP PDEV memory allocation failed"));
  811. goto fail0;
  812. }
  813. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  814. if (!pdev->wlan_cfg_ctx) {
  815. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  816. FL("pdev cfg_attach failed"));
  817. qdf_mem_free(pdev);
  818. goto fail0;
  819. }
  820. pdev->soc = soc;
  821. pdev->osif_pdev = ctrl_pdev;
  822. pdev->pdev_id = pdev_id;
  823. soc->pdev_list[pdev_id] = pdev;
  824. TAILQ_INIT(&pdev->vdev_list);
  825. pdev->vdev_count = 0;
  826. if (dp_soc_cmn_setup(soc)) {
  827. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  828. FL("dp_soc_cmn_setup failed"));
  829. goto fail1;
  830. }
  831. /* Setup per PDEV TCL rings if configured */
  832. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  833. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  834. pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  835. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  836. FL("dp_srng_setup failed for tcl_data_ring"));
  837. goto fail1;
  838. }
  839. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  840. WBM2SW_RELEASE, pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  841. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  842. FL("dp_srng_setup failed for tx_comp_ring"));
  843. goto fail1;
  844. }
  845. soc->num_tcl_data_rings++;
  846. }
  847. /* Tx specific init */
  848. if (dp_tx_pdev_attach(pdev)) {
  849. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  850. FL("dp_tx_pdev_attach failed"));
  851. goto fail1;
  852. }
  853. /* Setup per PDEV REO rings if configured */
  854. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  855. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  856. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  857. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  858. FL("dp_srng_setup failed for reo_dest_ringn"));
  859. goto fail1;
  860. }
  861. soc->num_reo_dest_rings++;
  862. }
  863. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  864. RXDMA_REFILL_RING_SIZE)) {
  865. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  866. FL("dp_srng_setup failed rx refill ring"));
  867. goto fail1;
  868. }
  869. if (dp_rxdma_ring_setup(soc, pdev)) {
  870. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  871. FL("RXDMA ring config failed"));
  872. goto fail1;
  873. }
  874. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  875. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  876. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  877. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  878. goto fail1;
  879. }
  880. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  881. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  882. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  883. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  884. goto fail1;
  885. }
  886. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  887. RXDMA_MONITOR_STATUS, 0, pdev_id,
  888. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  890. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  891. goto fail1;
  892. }
  893. /* Rx specific init */
  894. if (dp_rx_pdev_attach(pdev)) {
  895. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  896. FL("dp_rx_pdev_attach failed "));
  897. goto fail0;
  898. }
  899. #ifndef CONFIG_WIN
  900. /* MCL */
  901. dp_local_peer_id_pool_init(pdev);
  902. #endif
  903. return (struct cdp_pdev *)pdev;
  904. fail1:
  905. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  906. fail0:
  907. return NULL;
  908. }
  909. /*
  910. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  911. * @soc: data path SoC handle
  912. * @pdev: Physical device handle
  913. *
  914. * Return: void
  915. */
  916. #ifdef QCA_HOST2FW_RXBUF_RING
  917. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  918. struct dp_pdev *pdev)
  919. {
  920. int max_mac_rings =
  921. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  922. int i;
  923. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  924. max_mac_rings : MAX_RX_MAC_RINGS;
  925. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  926. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  927. RXDMA_BUF, 1);
  928. }
  929. #else
  930. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  931. struct dp_pdev *pdev)
  932. {
  933. }
  934. #endif
  935. /*
  936. * dp_pdev_detach_wifi3() - detach txrx pdev
  937. * @txrx_pdev: Datapath PDEV handle
  938. * @force: Force detach
  939. *
  940. */
  941. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  942. {
  943. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  944. struct dp_soc *soc = pdev->soc;
  945. dp_tx_pdev_detach(pdev);
  946. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  947. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  948. TCL_DATA, pdev->pdev_id);
  949. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  950. WBM2SW_RELEASE, pdev->pdev_id);
  951. }
  952. dp_rx_pdev_detach(pdev);
  953. /* Setup per PDEV REO rings if configured */
  954. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  955. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  956. REO_DST, pdev->pdev_id);
  957. }
  958. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  959. dp_rxdma_ring_cleanup(soc, pdev);
  960. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  961. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  962. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  963. RXDMA_MONITOR_STATUS, 0);
  964. soc->pdev_list[pdev->pdev_id] = NULL;
  965. qdf_mem_free(pdev);
  966. }
  967. /*
  968. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  969. * @soc: DP SOC handle
  970. */
  971. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  972. {
  973. struct reo_desc_list_node *desc;
  974. struct dp_rx_tid *rx_tid;
  975. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  976. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  977. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  978. rx_tid = &desc->rx_tid;
  979. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  980. rx_tid->hw_qdesc_alloc_size,
  981. rx_tid->hw_qdesc_vaddr_unaligned,
  982. rx_tid->hw_qdesc_paddr_unaligned, 0);
  983. qdf_mem_free(desc);
  984. }
  985. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  986. qdf_list_destroy(&soc->reo_desc_freelist);
  987. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  988. }
  989. /*
  990. * dp_soc_detach_wifi3() - Detach txrx SOC
  991. * @txrx_soc: DP SOC handle
  992. *
  993. */
  994. static void dp_soc_detach_wifi3(void *txrx_soc)
  995. {
  996. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  997. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  998. int i;
  999. soc->cmn_init_done = 0;
  1000. dp_soc_interrupt_detach(soc);
  1001. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1002. if (soc->pdev_list[i])
  1003. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 1);
  1004. }
  1005. dp_peer_find_detach(soc);
  1006. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  1007. * SW descriptors
  1008. */
  1009. /* Free the ring memories */
  1010. /* Common rings */
  1011. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  1012. /* Tx data rings */
  1013. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1014. dp_tx_soc_detach(soc);
  1015. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1016. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  1017. TCL_DATA, i);
  1018. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  1019. WBM2SW_RELEASE, i);
  1020. }
  1021. }
  1022. /* TCL command and status rings */
  1023. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  1024. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  1025. /* Rx data rings */
  1026. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1027. soc->num_reo_dest_rings =
  1028. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1029. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1030. /* TODO: Get number of rings and ring sizes
  1031. * from wlan_cfg
  1032. */
  1033. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  1034. REO_DST, i);
  1035. }
  1036. }
  1037. /* REO reinjection ring */
  1038. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  1039. /* Rx release ring */
  1040. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  1041. /* Rx exception ring */
  1042. /* TODO: Better to store ring_type and ring_num in
  1043. * dp_srng during setup
  1044. */
  1045. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  1046. /* REO command and status rings */
  1047. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  1048. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  1049. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  1050. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  1051. htt_soc_detach(soc->htt_handle);
  1052. dp_reo_desc_freelist_destroy(soc);
  1053. }
  1054. /*
  1055. * dp_rxdma_ring_config() - configure the RX DMA rings
  1056. *
  1057. * This function is used to configure the MAC rings.
  1058. * On MCL host provides buffers in Host2FW ring
  1059. * FW refills (copies) buffers to the ring and updates
  1060. * ring_idx in register
  1061. *
  1062. * @soc: data path SoC handle
  1063. * @pdev: Physical device handle
  1064. *
  1065. * Return: void
  1066. */
  1067. #ifdef QCA_HOST2FW_RXBUF_RING
  1068. static void dp_rxdma_ring_config(struct dp_soc *soc)
  1069. {
  1070. int i;
  1071. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1072. struct dp_pdev *pdev = soc->pdev_list[i];
  1073. if (pdev) {
  1074. int mac_id = 0;
  1075. int j;
  1076. int max_mac_rings =
  1077. wlan_cfg_get_num_mac_rings
  1078. (pdev->wlan_cfg_ctx);
  1079. htt_srng_setup(soc->htt_handle, 0,
  1080. pdev->rx_refill_buf_ring.hal_srng,
  1081. RXDMA_BUF);
  1082. if (!soc->cdp_soc.ol_ops->
  1083. is_hw_dbs_2x2_capable()) {
  1084. max_mac_rings = 1;
  1085. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1086. QDF_TRACE_LEVEL_ERROR,
  1087. FL("DBS enabled, max_mac_rings %d\n"),
  1088. max_mac_rings);
  1089. } else {
  1090. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1091. QDF_TRACE_LEVEL_ERROR,
  1092. FL("DBS disabled max_mac_rings %d\n"),
  1093. max_mac_rings);
  1094. }
  1095. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1096. FL("pdev_id %d max_mac_rings %d\n"),
  1097. pdev->pdev_id, max_mac_rings);
  1098. for (j = 0; j < max_mac_rings; j++) {
  1099. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1100. QDF_TRACE_LEVEL_ERROR,
  1101. FL("mac_id %d\n"), mac_id);
  1102. htt_srng_setup(soc->htt_handle, mac_id,
  1103. pdev->rx_mac_buf_ring[j]
  1104. .hal_srng,
  1105. RXDMA_BUF);
  1106. mac_id++;
  1107. }
  1108. }
  1109. }
  1110. }
  1111. #else
  1112. static void dp_rxdma_ring_config(struct dp_soc *soc)
  1113. {
  1114. int i;
  1115. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1116. struct dp_pdev *pdev = soc->pdev_list[i];
  1117. if (pdev) {
  1118. htt_srng_setup(soc->htt_handle, i,
  1119. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  1120. }
  1121. }
  1122. }
  1123. #endif
  1124. /*
  1125. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  1126. * @txrx_soc: Datapath SOC handle
  1127. */
  1128. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  1129. {
  1130. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  1131. htt_soc_attach_target(soc->htt_handle);
  1132. dp_rxdma_ring_config(soc);
  1133. return 0;
  1134. }
  1135. /*
  1136. * dp_vdev_attach_wifi3() - attach txrx vdev
  1137. * @txrx_pdev: Datapath PDEV handle
  1138. * @vdev_mac_addr: MAC address of the virtual interface
  1139. * @vdev_id: VDEV Id
  1140. * @wlan_op_mode: VDEV operating mode
  1141. *
  1142. * Return: DP VDEV handle on success, NULL on failure
  1143. */
  1144. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  1145. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  1146. {
  1147. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  1148. struct dp_soc *soc = pdev->soc;
  1149. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  1150. if (!vdev) {
  1151. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1152. FL("DP VDEV memory allocation failed"));
  1153. goto fail0;
  1154. }
  1155. vdev->pdev = pdev;
  1156. vdev->vdev_id = vdev_id;
  1157. vdev->opmode = op_mode;
  1158. vdev->osdev = soc->osdev;
  1159. vdev->osif_rx = NULL;
  1160. vdev->osif_rsim_rx_decap = NULL;
  1161. vdev->osif_rx_mon = NULL;
  1162. vdev->osif_tx_free_ext = NULL;
  1163. vdev->osif_vdev = NULL;
  1164. vdev->delete.pending = 0;
  1165. vdev->safemode = 0;
  1166. vdev->drop_unenc = 1;
  1167. #ifdef notyet
  1168. vdev->filters_num = 0;
  1169. #endif
  1170. qdf_mem_copy(
  1171. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1172. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1173. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1174. /* TODO: Initialize default HTT meta data that will be used in
  1175. * TCL descriptors for packets transmitted from this VDEV
  1176. */
  1177. TAILQ_INIT(&vdev->peer_list);
  1178. /* add this vdev into the pdev's list */
  1179. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  1180. pdev->vdev_count++;
  1181. dp_tx_vdev_attach(vdev);
  1182. #ifdef DP_INTR_POLL_BASED
  1183. if (pdev->vdev_count == 1)
  1184. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1185. #endif
  1186. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1187. "Created vdev %p (%pM)", vdev, vdev->mac_addr.raw);
  1188. return (struct cdp_vdev *)vdev;
  1189. fail0:
  1190. return NULL;
  1191. }
  1192. /**
  1193. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  1194. * @vdev: Datapath VDEV handle
  1195. * @osif_vdev: OSIF vdev handle
  1196. * @txrx_ops: Tx and Rx operations
  1197. *
  1198. * Return: DP VDEV handle on success, NULL on failure
  1199. */
  1200. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  1201. void *osif_vdev,
  1202. struct ol_txrx_ops *txrx_ops)
  1203. {
  1204. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1205. vdev->osif_vdev = osif_vdev;
  1206. vdev->osif_rx = txrx_ops->rx.rx;
  1207. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  1208. vdev->osif_rx_mon = txrx_ops->rx.mon;
  1209. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  1210. #ifdef notyet
  1211. #if ATH_SUPPORT_WAPI
  1212. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  1213. #endif
  1214. #if UMAC_SUPPORT_PROXY_ARP
  1215. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  1216. #endif
  1217. #endif
  1218. /* TODO: Enable the following once Tx code is integrated */
  1219. txrx_ops->tx.tx = dp_tx_send;
  1220. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1221. "DP Vdev Register success");
  1222. }
  1223. /*
  1224. * dp_vdev_detach_wifi3() - Detach txrx vdev
  1225. * @txrx_vdev: Datapath VDEV handle
  1226. * @callback: Callback OL_IF on completion of detach
  1227. * @cb_context: Callback context
  1228. *
  1229. */
  1230. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  1231. ol_txrx_vdev_delete_cb callback, void *cb_context)
  1232. {
  1233. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1234. struct dp_pdev *pdev = vdev->pdev;
  1235. struct dp_soc *soc = pdev->soc;
  1236. /* preconditions */
  1237. qdf_assert(vdev);
  1238. /* remove the vdev from its parent pdev's list */
  1239. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  1240. /*
  1241. * Use peer_ref_mutex while accessing peer_list, in case
  1242. * a peer is in the process of being removed from the list.
  1243. */
  1244. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1245. /* check that the vdev has no peers allocated */
  1246. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  1247. /* debug print - will be removed later */
  1248. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1249. FL("not deleting vdev object %p (%pM)"
  1250. "until deletion finishes for all its peers"),
  1251. vdev, vdev->mac_addr.raw);
  1252. /* indicate that the vdev needs to be deleted */
  1253. vdev->delete.pending = 1;
  1254. vdev->delete.callback = callback;
  1255. vdev->delete.context = cb_context;
  1256. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1257. return;
  1258. }
  1259. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1260. dp_tx_vdev_detach(vdev);
  1261. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1262. FL("deleting vdev object %p (%pM)"), vdev, vdev->mac_addr.raw);
  1263. qdf_mem_free(vdev);
  1264. if (callback)
  1265. callback(cb_context);
  1266. }
  1267. /*
  1268. * dp_peer_create_wifi3() - attach txrx peer
  1269. * @txrx_vdev: Datapath VDEV handle
  1270. * @peer_mac_addr: Peer MAC address
  1271. *
  1272. * Return: DP peeer handle on success, NULL on failure
  1273. */
  1274. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  1275. uint8_t *peer_mac_addr)
  1276. {
  1277. struct dp_peer *peer;
  1278. int i;
  1279. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1280. struct dp_pdev *pdev;
  1281. struct dp_soc *soc;
  1282. /* preconditions */
  1283. qdf_assert(vdev);
  1284. qdf_assert(peer_mac_addr);
  1285. pdev = vdev->pdev;
  1286. soc = pdev->soc;
  1287. #ifdef notyet
  1288. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  1289. soc->mempool_ol_ath_peer);
  1290. #else
  1291. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  1292. #endif
  1293. if (!peer)
  1294. return NULL; /* failure */
  1295. qdf_mem_zero(peer, sizeof(struct dp_peer));
  1296. qdf_spinlock_create(&peer->peer_info_lock);
  1297. /* store provided params */
  1298. peer->vdev = vdev;
  1299. qdf_mem_copy(
  1300. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1301. /* TODO: See of rx_opt_proc is really required */
  1302. peer->rx_opt_proc = soc->rx_opt_proc;
  1303. /* initialize the peer_id */
  1304. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  1305. peer->peer_ids[i] = HTT_INVALID_PEER;
  1306. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1307. qdf_atomic_init(&peer->ref_cnt);
  1308. /* keep one reference for attach */
  1309. qdf_atomic_inc(&peer->ref_cnt);
  1310. /* add this peer into the vdev's list */
  1311. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  1312. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1313. /* TODO: See if hash based search is required */
  1314. dp_peer_find_hash_add(soc, peer);
  1315. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1316. "vdev %p created peer %p (%pM) ref_cnt: %d",
  1317. vdev, peer, peer->mac_addr.raw,
  1318. qdf_atomic_read(&peer->ref_cnt));
  1319. /*
  1320. * For every peer MAp message search and set if bss_peer
  1321. */
  1322. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  1323. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1324. "vdev bss_peer!!!!");
  1325. peer->bss_peer = 1;
  1326. vdev->vap_bss_peer = peer;
  1327. }
  1328. #ifndef CONFIG_WIN
  1329. dp_local_peer_id_alloc(pdev, peer);
  1330. #endif
  1331. return (void *)peer;
  1332. }
  1333. /*
  1334. * dp_peer_setup_wifi3() - initialize the peer
  1335. * @vdev_hdl: virtual device object
  1336. * @peer: Peer object
  1337. *
  1338. * Return: void
  1339. */
  1340. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  1341. {
  1342. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  1343. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1344. struct dp_pdev *pdev;
  1345. struct dp_soc *soc;
  1346. /* preconditions */
  1347. qdf_assert(vdev);
  1348. qdf_assert(peer);
  1349. pdev = vdev->pdev;
  1350. soc = pdev->soc;
  1351. dp_peer_rx_init(pdev, peer);
  1352. peer->last_assoc_rcvd = 0;
  1353. peer->last_disassoc_rcvd = 0;
  1354. peer->last_deauth_rcvd = 0;
  1355. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  1356. /* TODO: Check the destination ring number to be passed to FW */
  1357. soc->cdp_soc.ol_ops->peer_set_default_routing(pdev->osif_pdev,
  1358. peer->mac_addr.raw, peer->vdev->vdev_id, 0, 1);
  1359. }
  1360. return;
  1361. }
  1362. /*
  1363. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  1364. * @vdev_handle: virtual device object
  1365. * @htt_pkt_type: type of pkt
  1366. *
  1367. * Return: void
  1368. */
  1369. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  1370. enum htt_cmn_pkt_type val)
  1371. {
  1372. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1373. vdev->tx_encap_type = val;
  1374. }
  1375. /*
  1376. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  1377. * @vdev_handle: virtual device object
  1378. * @htt_pkt_type: type of pkt
  1379. *
  1380. * Return: void
  1381. */
  1382. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  1383. enum htt_cmn_pkt_type val)
  1384. {
  1385. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1386. vdev->rx_decap_type = val;
  1387. }
  1388. /*
  1389. * dp_peer_authorize() - authorize txrx peer
  1390. * @peer_handle: Datapath peer handle
  1391. * @authorize
  1392. *
  1393. */
  1394. static void dp_peer_authorize(void *peer_handle, uint32_t authorize)
  1395. {
  1396. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1397. struct dp_soc *soc;
  1398. if (peer != NULL) {
  1399. soc = peer->vdev->pdev->soc;
  1400. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1401. peer->authorize = authorize ? 1 : 0;
  1402. #ifdef notyet /* ATH_BAND_STEERING */
  1403. peer->peer_bs_inact_flag = 0;
  1404. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1405. #endif
  1406. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1407. }
  1408. }
  1409. /*
  1410. * dp_peer_unref_delete() - unref and delete peer
  1411. * @peer_handle: Datapath peer handle
  1412. *
  1413. */
  1414. void dp_peer_unref_delete(void *peer_handle)
  1415. {
  1416. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1417. struct dp_vdev *vdev = peer->vdev;
  1418. struct dp_soc *soc = vdev->pdev->soc;
  1419. struct dp_peer *tmppeer;
  1420. int found = 0;
  1421. uint16_t peer_id;
  1422. /*
  1423. * Hold the lock all the way from checking if the peer ref count
  1424. * is zero until the peer references are removed from the hash
  1425. * table and vdev list (if the peer ref count is zero).
  1426. * This protects against a new HL tx operation starting to use the
  1427. * peer object just after this function concludes it's done being used.
  1428. * Furthermore, the lock needs to be held while checking whether the
  1429. * vdev's list of peers is empty, to make sure that list is not modified
  1430. * concurrently with the empty check.
  1431. */
  1432. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1433. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1434. "%s: peer %p ref_cnt(before decrement): %d\n", __func__,
  1435. peer, qdf_atomic_read(&peer->ref_cnt));
  1436. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  1437. peer_id = peer->peer_ids[0];
  1438. /*
  1439. * Make sure that the reference to the peer in
  1440. * peer object map is removed
  1441. */
  1442. if (peer_id != HTT_INVALID_PEER)
  1443. soc->peer_id_to_obj_map[peer_id] = NULL;
  1444. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1445. "Deleting peer %p (%pM)", peer, peer->mac_addr.raw);
  1446. /* remove the reference to the peer from the hash table */
  1447. dp_peer_find_hash_remove(soc, peer);
  1448. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  1449. if (tmppeer == peer) {
  1450. found = 1;
  1451. break;
  1452. }
  1453. }
  1454. if (found) {
  1455. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  1456. peer_list_elem);
  1457. } else {
  1458. /*Ignoring the remove operation as peer not found*/
  1459. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1460. "peer %p not found in vdev (%p)->peer_list:%p",
  1461. peer, vdev, &peer->vdev->peer_list);
  1462. }
  1463. /* cleanup the peer data */
  1464. dp_peer_cleanup(vdev, peer);
  1465. /* check whether the parent vdev has no peers left */
  1466. if (TAILQ_EMPTY(&vdev->peer_list)) {
  1467. /*
  1468. * Now that there are no references to the peer, we can
  1469. * release the peer reference lock.
  1470. */
  1471. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1472. /*
  1473. * Check if the parent vdev was waiting for its peers
  1474. * to be deleted, in order for it to be deleted too.
  1475. */
  1476. if (vdev->delete.pending) {
  1477. ol_txrx_vdev_delete_cb vdev_delete_cb =
  1478. vdev->delete.callback;
  1479. void *vdev_delete_context =
  1480. vdev->delete.context;
  1481. QDF_TRACE(QDF_MODULE_ID_DP,
  1482. QDF_TRACE_LEVEL_INFO_HIGH,
  1483. FL("deleting vdev object %p (%pM)"
  1484. " - its last peer is done"),
  1485. vdev, vdev->mac_addr.raw);
  1486. /* all peers are gone, go ahead and delete it */
  1487. qdf_mem_free(vdev);
  1488. if (vdev_delete_cb)
  1489. vdev_delete_cb(vdev_delete_context);
  1490. }
  1491. } else {
  1492. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1493. }
  1494. #ifdef notyet
  1495. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  1496. #else
  1497. qdf_mem_free(peer);
  1498. #endif
  1499. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  1500. soc->cdp_soc.ol_ops->peer_unref_delete(soc->osif_soc,
  1501. vdev->vdev_id, peer->mac_addr.raw);
  1502. }
  1503. } else {
  1504. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1505. }
  1506. }
  1507. /*
  1508. * dp_peer_detach_wifi3() – Detach txrx peer
  1509. * @peer_handle: Datapath peer handle
  1510. *
  1511. */
  1512. static void dp_peer_delete_wifi3(void *peer_handle)
  1513. {
  1514. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1515. /* redirect the peer's rx delivery function to point to a
  1516. * discard func
  1517. */
  1518. peer->rx_opt_proc = dp_rx_discard;
  1519. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1520. FL("peer %p (%pM)"), peer, peer->mac_addr.raw);
  1521. #ifndef CONFIG_WIN
  1522. dp_local_peer_id_free(peer->vdev->pdev, peer);
  1523. #endif
  1524. qdf_spinlock_destroy(&peer->peer_info_lock);
  1525. /*
  1526. * Remove the reference added during peer_attach.
  1527. * The peer will still be left allocated until the
  1528. * PEER_UNMAP message arrives to remove the other
  1529. * reference, added by the PEER_MAP message.
  1530. */
  1531. dp_peer_unref_delete(peer_handle);
  1532. }
  1533. /*
  1534. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  1535. * @peer_handle: Datapath peer handle
  1536. *
  1537. */
  1538. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  1539. {
  1540. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  1541. return vdev->mac_addr.raw;
  1542. }
  1543. /*
  1544. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  1545. * @peer_handle: Datapath peer handle
  1546. *
  1547. */
  1548. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  1549. uint8_t vdev_id)
  1550. {
  1551. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  1552. struct dp_vdev *vdev = NULL;
  1553. if (qdf_unlikely(!pdev))
  1554. return NULL;
  1555. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1556. if (vdev->vdev_id == vdev_id)
  1557. break;
  1558. }
  1559. return (struct cdp_vdev *)vdev;
  1560. }
  1561. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  1562. {
  1563. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1564. return vdev->opmode;
  1565. }
  1566. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  1567. {
  1568. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  1569. struct dp_pdev *pdev = vdev->pdev;
  1570. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  1571. }
  1572. static struct cdp_cmn_ops dp_ops_cmn = {
  1573. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  1574. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  1575. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  1576. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  1577. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  1578. .txrx_peer_create = dp_peer_create_wifi3,
  1579. .txrx_peer_setup = dp_peer_setup_wifi3,
  1580. .txrx_peer_teardown = NULL,
  1581. .txrx_peer_delete = dp_peer_delete_wifi3,
  1582. .txrx_vdev_register = dp_vdev_register_wifi3,
  1583. .txrx_soc_detach = dp_soc_detach_wifi3,
  1584. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  1585. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  1586. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  1587. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  1588. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  1589. .delba_process = dp_delba_process_wifi3,
  1590. /* TODO: Add other functions */
  1591. };
  1592. static struct cdp_ctrl_ops dp_ops_ctrl = {
  1593. .txrx_peer_authorize = dp_peer_authorize,
  1594. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  1595. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  1596. /* TODO: Add other functions */
  1597. };
  1598. static struct cdp_me_ops dp_ops_me = {
  1599. /* TODO */
  1600. };
  1601. static struct cdp_mon_ops dp_ops_mon = {
  1602. /* TODO */
  1603. };
  1604. static struct cdp_host_stats_ops dp_ops_host_stats = {
  1605. /* TODO */
  1606. };
  1607. static struct cdp_wds_ops dp_ops_wds = {
  1608. /* TODO */
  1609. };
  1610. static struct cdp_raw_ops dp_ops_raw = {
  1611. /* TODO */
  1612. };
  1613. #ifdef CONFIG_WIN
  1614. static struct cdp_pflow_ops dp_ops_pflow = {
  1615. /* TODO */
  1616. };
  1617. #endif /* CONFIG_WIN */
  1618. #ifndef CONFIG_WIN
  1619. static struct cdp_misc_ops dp_ops_misc = {
  1620. .get_opmode = dp_get_opmode,
  1621. };
  1622. static struct cdp_flowctl_ops dp_ops_flowctl = {
  1623. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1624. };
  1625. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  1626. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1627. };
  1628. static struct cdp_ipa_ops dp_ops_ipa = {
  1629. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1630. };
  1631. static struct cdp_lro_ops dp_ops_lro = {
  1632. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1633. };
  1634. /**
  1635. * dp_dummy_bus_suspend() - dummy bus suspend op
  1636. *
  1637. * FIXME - This is a placeholder for the actual logic!
  1638. *
  1639. * Return: QDF_STATUS_SUCCESS
  1640. */
  1641. inline QDF_STATUS dp_dummy_bus_suspend(void)
  1642. {
  1643. return QDF_STATUS_SUCCESS;
  1644. }
  1645. /**
  1646. * dp_dummy_bus_resume() - dummy bus resume
  1647. *
  1648. * FIXME - This is a placeholder for the actual logic!
  1649. *
  1650. * Return: QDF_STATUS_SUCCESS
  1651. */
  1652. inline QDF_STATUS dp_dummy_bus_resume(void)
  1653. {
  1654. return QDF_STATUS_SUCCESS;
  1655. }
  1656. static struct cdp_bus_ops dp_ops_bus = {
  1657. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1658. .bus_suspend = dp_dummy_bus_suspend,
  1659. .bus_resume = dp_dummy_bus_resume
  1660. };
  1661. static struct cdp_ocb_ops dp_ops_ocb = {
  1662. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1663. };
  1664. static struct cdp_throttle_ops dp_ops_throttle = {
  1665. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1666. };
  1667. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  1668. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1669. };
  1670. static struct cdp_cfg_ops dp_ops_cfg = {
  1671. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1672. };
  1673. static struct cdp_peer_ops dp_ops_peer = {
  1674. .register_peer = dp_register_peer,
  1675. .clear_peer = dp_clear_peer,
  1676. .find_peer_by_addr = dp_find_peer_by_addr,
  1677. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  1678. .local_peer_id = dp_local_peer_id,
  1679. .peer_find_by_local_id = dp_peer_find_by_local_id,
  1680. .peer_state_update = dp_peer_state_update,
  1681. .get_vdevid = dp_get_vdevid,
  1682. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  1683. .get_vdev_for_peer = dp_get_vdev_for_peer,
  1684. .get_peer_state = dp_get_peer_state,
  1685. .last_assoc_received = dp_get_last_assoc_received,
  1686. .last_disassoc_received = dp_get_last_disassoc_received,
  1687. .last_deauth_received = dp_get_last_deauth_received,
  1688. };
  1689. #endif
  1690. static struct cdp_ops dp_txrx_ops = {
  1691. .cmn_drv_ops = &dp_ops_cmn,
  1692. .ctrl_ops = &dp_ops_ctrl,
  1693. .me_ops = &dp_ops_me,
  1694. .mon_ops = &dp_ops_mon,
  1695. .host_stats_ops = &dp_ops_host_stats,
  1696. .wds_ops = &dp_ops_wds,
  1697. .raw_ops = &dp_ops_raw,
  1698. #ifdef CONFIG_WIN
  1699. .pflow_ops = &dp_ops_pflow,
  1700. #endif /* CONFIG_WIN */
  1701. #ifndef CONFIG_WIN
  1702. .misc_ops = &dp_ops_misc,
  1703. .cfg_ops = &dp_ops_cfg,
  1704. .flowctl_ops = &dp_ops_flowctl,
  1705. .l_flowctl_ops = &dp_ops_l_flowctl,
  1706. .ipa_ops = &dp_ops_ipa,
  1707. .lro_ops = &dp_ops_lro,
  1708. .bus_ops = &dp_ops_bus,
  1709. .ocb_ops = &dp_ops_ocb,
  1710. .peer_ops = &dp_ops_peer,
  1711. .throttle_ops = &dp_ops_throttle,
  1712. .mob_stats_ops = &dp_ops_mob_stats,
  1713. #endif
  1714. };
  1715. /*
  1716. * dp_soc_attach_wifi3() - Attach txrx SOC
  1717. * @osif_soc: Opaque SOC handle from OSIF/HDD
  1718. * @htc_handle: Opaque HTC handle
  1719. * @hif_handle: Opaque HIF handle
  1720. * @qdf_osdev: QDF device
  1721. *
  1722. * Return: DP SOC handle on success, NULL on failure
  1723. */
  1724. /*
  1725. * Local prototype added to temporarily address warning caused by
  1726. * -Wmissing-prototypes. A more correct solution, namely to expose
  1727. * a prototype in an appropriate header file, will come later.
  1728. */
  1729. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  1730. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  1731. struct ol_if_ops *ol_ops);
  1732. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  1733. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  1734. struct ol_if_ops *ol_ops)
  1735. {
  1736. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  1737. if (!soc) {
  1738. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1739. FL("DP SOC memory allocation failed"));
  1740. goto fail0;
  1741. }
  1742. soc->cdp_soc.ops = &dp_txrx_ops;
  1743. soc->cdp_soc.ol_ops = ol_ops;
  1744. soc->osif_soc = osif_soc;
  1745. soc->osdev = qdf_osdev;
  1746. soc->hif_handle = hif_handle;
  1747. soc->hal_soc = hif_get_hal_handle(hif_handle);
  1748. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  1749. soc->hal_soc, qdf_osdev);
  1750. if (!soc->htt_handle) {
  1751. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1752. FL("HTT attach failed"));
  1753. goto fail1;
  1754. }
  1755. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  1756. if (!soc->wlan_cfg_ctx) {
  1757. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1758. FL("wlan_cfg_soc_attach failed"));
  1759. goto fail2;
  1760. }
  1761. qdf_spinlock_create(&soc->peer_ref_mutex);
  1762. if (dp_soc_interrupt_attach(soc) != QDF_STATUS_SUCCESS) {
  1763. goto fail2;
  1764. }
  1765. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  1766. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  1767. return (void *)soc;
  1768. fail2:
  1769. htt_soc_detach(soc->htt_handle);
  1770. fail1:
  1771. qdf_mem_free(soc);
  1772. fail0:
  1773. return NULL;
  1774. }