wcd937x.c 103 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2018-2021, The Linux Foundation. All rights reserved.
  4. * Copyright (c) 2022-2024, Qualcomm Innovation Center, Inc. All rights reserved.
  5. */
  6. #include <linux/module.h>
  7. #include <linux/slab.h>
  8. #include <linux/platform_device.h>
  9. #include <linux/device.h>
  10. #include <linux/delay.h>
  11. #include <linux/kernel.h>
  12. #include <linux/component.h>
  13. #include <linux/regmap.h>
  14. #include <linux/pm_runtime.h>
  15. #include <sound/soc.h>
  16. #include <sound/tlv.h>
  17. #include <soc/soundwire.h>
  18. #include <sound/soc.h>
  19. #include <sound/soc-dapm.h>
  20. #include <asoc/wcdcal-hwdep.h>
  21. #include <asoc/msm-cdc-pinctrl.h>
  22. #include <bindings/audio-codec-port-types.h>
  23. #include <asoc/msm-cdc-supply.h>
  24. #include <linux/qti-regmap-debugfs.h>
  25. #include "wcd937x-registers.h"
  26. #include "wcd937x.h"
  27. #include "internal.h"
  28. #include "asoc/bolero-slave-internal.h"
  29. #define WCD9370_VARIANT 0
  30. #define WCD9375_VARIANT 5
  31. #define WCD937X_VARIANT_ENTRY_SIZE 32
  32. #define NUM_SWRS_DT_PARAMS 5
  33. #define WCD937X_VERSION_1_0 1
  34. #define WCD937X_VERSION_ENTRY_SIZE 32
  35. #define EAR_RX_PATH_AUX 1
  36. #define NUM_ATTEMPTS 5
  37. #define WCD937X_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000 |\
  38. SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_48000 |\
  39. SNDRV_PCM_RATE_96000 | SNDRV_PCM_RATE_192000 |\
  40. SNDRV_PCM_RATE_384000)
  41. /* Fractional Rates */
  42. #define WCD937X_FRAC_RATES (SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_88200 |\
  43. SNDRV_PCM_RATE_176400 | SNDRV_PCM_RATE_352800)
  44. #define WCD937X_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\
  45. SNDRV_PCM_FMTBIT_S24_LE |\
  46. SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S32_LE)
  47. enum {
  48. CODEC_TX = 0,
  49. CODEC_RX,
  50. };
  51. enum {
  52. ALLOW_BUCK_DISABLE,
  53. HPH_COMP_DELAY,
  54. HPH_PA_DELAY,
  55. AMIC2_BCS_ENABLE,
  56. };
  57. static const DECLARE_TLV_DB_SCALE(line_gain, 0, 7, 1);
  58. static const DECLARE_TLV_DB_SCALE(analog_gain, 0, 25, 1);
  59. static int wcd937x_handle_post_irq(void *data);
  60. static int wcd937x_reset(struct device *dev);
  61. static int wcd937x_reset_low(struct device *dev);
  62. static const struct regmap_irq wcd937x_irqs[WCD937X_NUM_IRQS] = {
  63. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_BUTTON_PRESS_DET, 0, 0x01),
  64. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_BUTTON_RELEASE_DET, 0, 0x02),
  65. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_ELECT_INS_REM_DET, 0, 0x04),
  66. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_ELECT_INS_REM_LEG_DET, 0, 0x08),
  67. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_SW_DET, 0, 0x10),
  68. REGMAP_IRQ_REG(WCD937X_IRQ_HPHR_OCP_INT, 0, 0x20),
  69. REGMAP_IRQ_REG(WCD937X_IRQ_HPHR_CNP_INT, 0, 0x40),
  70. REGMAP_IRQ_REG(WCD937X_IRQ_HPHL_OCP_INT, 0, 0x80),
  71. REGMAP_IRQ_REG(WCD937X_IRQ_HPHL_CNP_INT, 1, 0x01),
  72. REGMAP_IRQ_REG(WCD937X_IRQ_EAR_CNP_INT, 1, 0x02),
  73. REGMAP_IRQ_REG(WCD937X_IRQ_EAR_SCD_INT, 1, 0x04),
  74. REGMAP_IRQ_REG(WCD937X_IRQ_AUX_CNP_INT, 1, 0x08),
  75. REGMAP_IRQ_REG(WCD937X_IRQ_AUX_SCD_INT, 1, 0x10),
  76. REGMAP_IRQ_REG(WCD937X_IRQ_HPHL_PDM_WD_INT, 1, 0x20),
  77. REGMAP_IRQ_REG(WCD937X_IRQ_HPHR_PDM_WD_INT, 1, 0x40),
  78. REGMAP_IRQ_REG(WCD937X_IRQ_AUX_PDM_WD_INT, 1, 0x80),
  79. REGMAP_IRQ_REG(WCD937X_IRQ_LDORT_SCD_INT, 2, 0x01),
  80. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_MOISTURE_INT, 2, 0x02),
  81. REGMAP_IRQ_REG(WCD937X_IRQ_HPHL_SURGE_DET_INT, 2, 0x04),
  82. REGMAP_IRQ_REG(WCD937X_IRQ_HPHR_SURGE_DET_INT, 2, 0x08),
  83. };
  84. static struct regmap_irq_chip wcd937x_regmap_irq_chip = {
  85. .name = "wcd937x",
  86. .irqs = wcd937x_irqs,
  87. .num_irqs = ARRAY_SIZE(wcd937x_irqs),
  88. .num_regs = 3,
  89. .status_base = WCD937X_DIGITAL_INTR_STATUS_0,
  90. .mask_base = WCD937X_DIGITAL_INTR_MASK_0,
  91. .ack_base = WCD937X_DIGITAL_INTR_CLEAR_0,
  92. .use_ack = 1,
  93. .clear_ack = 1,
  94. .type_base = WCD937X_DIGITAL_INTR_LEVEL_0,
  95. .runtime_pm = false,
  96. .handle_post_irq = wcd937x_handle_post_irq,
  97. .irq_drv_data = NULL,
  98. };
  99. static struct snd_soc_dai_driver wcd937x_dai[] = {
  100. {
  101. .name = "wcd937x_cdc",
  102. .playback = {
  103. .stream_name = "WCD937X_AIF Playback",
  104. .rates = WCD937X_RATES | WCD937X_FRAC_RATES,
  105. .formats = WCD937X_FORMATS,
  106. .rate_max = 384000,
  107. .rate_min = 8000,
  108. .channels_min = 1,
  109. .channels_max = 4,
  110. },
  111. .capture = {
  112. .stream_name = "WCD937X_AIF Capture",
  113. .rates = WCD937X_RATES,
  114. .formats = WCD937X_FORMATS,
  115. .rate_max = 192000,
  116. .rate_min = 8000,
  117. .channels_min = 1,
  118. .channels_max = 4,
  119. },
  120. },
  121. };
  122. static int wcd937x_handle_post_irq(void *data)
  123. {
  124. struct wcd937x_priv *wcd937x = data;
  125. u32 status1 = 0, status2 = 0, status3 = 0;
  126. regmap_read(wcd937x->regmap, WCD937X_DIGITAL_INTR_STATUS_0, &status1);
  127. regmap_read(wcd937x->regmap, WCD937X_DIGITAL_INTR_STATUS_1, &status2);
  128. regmap_read(wcd937x->regmap, WCD937X_DIGITAL_INTR_STATUS_2, &status3);
  129. wcd937x->tx_swr_dev->slave_irq_pending =
  130. ((status1 || status2 || status3) ? true : false);
  131. return IRQ_HANDLED;
  132. }
  133. static int wcd937x_init_reg(struct snd_soc_component *component)
  134. {
  135. u32 val = 0;
  136. val = snd_soc_component_read(component, WCD937X_DIGITAL_EFUSE_REG_29)
  137. & 0x0F;
  138. if (snd_soc_component_read(component, WCD937X_DIGITAL_EFUSE_REG_16)
  139. == 0x02 || snd_soc_component_read(component,
  140. WCD937X_DIGITAL_EFUSE_REG_17) > 0x09) {
  141. snd_soc_component_update_bits(component, WCD937X_SLEEP_CTL,
  142. 0x0E, val);
  143. } else {
  144. snd_soc_component_update_bits(component, WCD937X_SLEEP_CTL,
  145. 0x0E, 0x0E);
  146. }
  147. snd_soc_component_update_bits(component, WCD937X_SLEEP_CTL,
  148. 0x80, 0x80);
  149. usleep_range(1000, 1010);
  150. snd_soc_component_update_bits(component, WCD937X_SLEEP_CTL,
  151. 0x40, 0x40);
  152. usleep_range(1000, 1010);
  153. snd_soc_component_update_bits(component, WCD937X_LDORXTX_CONFIG,
  154. 0x10, 0x00);
  155. snd_soc_component_update_bits(component, WCD937X_BIAS_VBG_FINE_ADJ,
  156. 0xF0, 0x80);
  157. snd_soc_component_update_bits(component, WCD937X_ANA_BIAS,
  158. 0x80, 0x80);
  159. snd_soc_component_update_bits(component, WCD937X_ANA_BIAS,
  160. 0x40, 0x40);
  161. usleep_range(10000, 10010);
  162. snd_soc_component_update_bits(component, WCD937X_ANA_BIAS,
  163. 0x40, 0x00);
  164. snd_soc_component_update_bits(component,
  165. WCD937X_HPH_SURGE_HPHLR_SURGE_EN,
  166. 0xFF, 0xD9);
  167. snd_soc_component_update_bits(component, WCD937X_MICB1_TEST_CTL_1,
  168. 0xFF, 0xFA);
  169. snd_soc_component_update_bits(component, WCD937X_MICB2_TEST_CTL_1,
  170. 0xFF, 0xFA);
  171. snd_soc_component_update_bits(component, WCD937X_MICB3_TEST_CTL_1,
  172. 0xFF, 0xFA);
  173. snd_soc_component_update_bits(component, WCD937X_MICB1_TEST_CTL_2,
  174. 0x38, 0x00);
  175. snd_soc_component_update_bits(component, WCD937X_MICB2_TEST_CTL_2,
  176. 0x38, 0x00);
  177. snd_soc_component_update_bits(component, WCD937X_MICB3_TEST_CTL_2,
  178. 0x38, 0x00);
  179. /* Set Bandgap Fine Adjustment to +5mV for Tanggu SMIC part */
  180. if (snd_soc_component_read(component, WCD937X_DIGITAL_EFUSE_REG_16)
  181. == 0x01) {
  182. snd_soc_component_update_bits(component,
  183. WCD937X_BIAS_VBG_FINE_ADJ, 0xF0, 0xB0);
  184. } else if (snd_soc_component_read(component,
  185. WCD937X_DIGITAL_EFUSE_REG_16) == 0x02) {
  186. snd_soc_component_update_bits(component,
  187. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L, 0x1F, 0x04);
  188. snd_soc_component_update_bits(component,
  189. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_R, 0x1F, 0x04);
  190. snd_soc_component_update_bits(component,
  191. WCD937X_BIAS_VBG_FINE_ADJ, 0xF0, 0xB0);
  192. snd_soc_component_update_bits(component,
  193. WCD937X_HPH_NEW_INT_RDAC_GAIN_CTL, 0xF0, 0x50);
  194. }
  195. return 0;
  196. }
  197. static int wcd937x_set_port_params(struct snd_soc_component *component,
  198. u8 slv_prt_type, u8 *port_id, u8 *num_ch,
  199. u8 *ch_mask, u32 *ch_rate,
  200. u8 *port_type, u8 path)
  201. {
  202. int i, j;
  203. u8 num_ports = 0;
  204. struct codec_port_info (*map)[MAX_PORT][MAX_CH_PER_PORT] = NULL;
  205. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  206. switch (path) {
  207. case CODEC_RX:
  208. map = &wcd937x->rx_port_mapping;
  209. num_ports = wcd937x->num_rx_ports;
  210. break;
  211. case CODEC_TX:
  212. map = &wcd937x->tx_port_mapping;
  213. num_ports = wcd937x->num_tx_ports;
  214. break;
  215. default:
  216. dev_err(component->dev, "%s Invalid path selected %u\n",
  217. __func__, path);
  218. return -EINVAL;
  219. }
  220. for (i = 0; i <= num_ports; i++) {
  221. for (j = 0; j < MAX_CH_PER_PORT; j++) {
  222. if ((*map)[i][j].slave_port_type == slv_prt_type)
  223. goto found;
  224. }
  225. }
  226. found:
  227. if (i > num_ports || j == MAX_CH_PER_PORT) {
  228. dev_err(component->dev, "%s Failed to find slave port for type %u\n",
  229. __func__, slv_prt_type);
  230. return -EINVAL;
  231. }
  232. *port_id = i;
  233. *num_ch = (*map)[i][j].num_ch;
  234. *ch_mask = (*map)[i][j].ch_mask;
  235. *ch_rate = (*map)[i][j].ch_rate;
  236. *port_type = (*map)[i][j].master_port_type;
  237. return 0;
  238. }
  239. /* qcom,swr-tx-port-params = <OFFSET1_VAL0 LANE1>, <OFFSET1_VAL5 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>,*UC0*
  240. <OFFSET1_VAL0 LANE1>, <OFFSET1_VAL2 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, *UC1*
  241. <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>; *UC2*
  242. <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>; *UC3 */
  243. static int wcd937x_parse_port_params(struct device *dev,
  244. char *prop, u8 path)
  245. {
  246. u32 *dt_array, map_size, max_uc;
  247. int ret = 0;
  248. u32 cnt = 0;
  249. u32 i, j;
  250. struct swr_port_params (*map)[SWR_UC_MAX][SWR_NUM_PORTS];
  251. struct swr_dev_frame_config (*map_uc)[SWR_UC_MAX];
  252. struct wcd937x_priv *wcd937x = dev_get_drvdata(dev);
  253. switch (path) {
  254. case CODEC_TX:
  255. map = &wcd937x->tx_port_params;
  256. map_uc = &wcd937x->swr_tx_port_params;
  257. break;
  258. default:
  259. ret = -EINVAL;
  260. goto err_port_map;
  261. }
  262. if (!of_find_property(dev->of_node, prop,
  263. &map_size)) {
  264. dev_err(dev, "missing port mapping prop %s\n", prop);
  265. ret = -EINVAL;
  266. goto err_port_map;
  267. }
  268. max_uc = map_size / (SWR_NUM_PORTS * SWR_PORT_PARAMS * sizeof(u32));
  269. if (max_uc != SWR_UC_MAX) {
  270. dev_err(dev, "%s: port params not provided for all usecases\n",
  271. __func__);
  272. ret = -EINVAL;
  273. goto err_port_map;
  274. }
  275. dt_array = kzalloc(map_size, GFP_KERNEL);
  276. if (!dt_array) {
  277. ret = -ENOMEM;
  278. goto err_alloc;
  279. }
  280. ret = of_property_read_u32_array(dev->of_node, prop, dt_array,
  281. SWR_NUM_PORTS * SWR_PORT_PARAMS * max_uc);
  282. if (ret) {
  283. dev_err(dev, "%s: Failed to read port mapping from prop %s\n",
  284. __func__, prop);
  285. goto err_pdata_fail;
  286. }
  287. for (i = 0; i < max_uc; i++) {
  288. for (j = 0; j < SWR_NUM_PORTS; j++) {
  289. cnt = (i * SWR_NUM_PORTS + j) * SWR_PORT_PARAMS;
  290. (*map)[i][j].offset1 = dt_array[cnt];
  291. (*map)[i][j].lane_ctrl = dt_array[cnt + 1];
  292. }
  293. (*map_uc)[i].pp = &(*map)[i][0];
  294. }
  295. kfree(dt_array);
  296. return 0;
  297. err_pdata_fail:
  298. kfree(dt_array);
  299. err_alloc:
  300. err_port_map:
  301. return ret;
  302. }
  303. static int wcd937x_parse_port_mapping(struct device *dev,
  304. char *prop, u8 path)
  305. {
  306. u32 *dt_array, map_size, map_length;
  307. u32 port_num = 0, ch_mask, ch_rate, old_port_num = 0;
  308. u32 slave_port_type, master_port_type;
  309. u32 i, ch_iter = 0;
  310. int ret = 0;
  311. u8 *num_ports = NULL;
  312. struct codec_port_info (*map)[MAX_PORT][MAX_CH_PER_PORT] = NULL;
  313. struct wcd937x_priv *wcd937x = dev_get_drvdata(dev);
  314. switch (path) {
  315. case CODEC_RX:
  316. map = &wcd937x->rx_port_mapping;
  317. num_ports = &wcd937x->num_rx_ports;
  318. break;
  319. case CODEC_TX:
  320. map = &wcd937x->tx_port_mapping;
  321. num_ports = &wcd937x->num_tx_ports;
  322. break;
  323. default:
  324. dev_err(dev, "%s Invalid path selected %u\n",
  325. __func__, path);
  326. return -EINVAL;
  327. }
  328. if (!of_find_property(dev->of_node, prop,
  329. &map_size)) {
  330. dev_err(dev, "missing port mapping prop %s\n", prop);
  331. ret = -EINVAL;
  332. goto err;
  333. }
  334. map_length = map_size / (NUM_SWRS_DT_PARAMS * sizeof(u32));
  335. dt_array = kzalloc(map_size, GFP_KERNEL);
  336. if (!dt_array) {
  337. ret = -ENOMEM;
  338. goto err;
  339. }
  340. ret = of_property_read_u32_array(dev->of_node, prop, dt_array,
  341. NUM_SWRS_DT_PARAMS * map_length);
  342. if (ret) {
  343. dev_err(dev, "%s: Failed to read port mapping from prop %s\n",
  344. __func__, prop);
  345. ret = -EINVAL;
  346. goto err_pdata_fail;
  347. }
  348. for (i = 0; i < map_length; i++) {
  349. port_num = dt_array[NUM_SWRS_DT_PARAMS * i];
  350. slave_port_type = dt_array[NUM_SWRS_DT_PARAMS * i + 1];
  351. ch_mask = dt_array[NUM_SWRS_DT_PARAMS * i + 2];
  352. ch_rate = dt_array[NUM_SWRS_DT_PARAMS * i + 3];
  353. master_port_type = dt_array[NUM_SWRS_DT_PARAMS * i + 4];
  354. if (port_num != old_port_num)
  355. ch_iter = 0;
  356. (*map)[port_num][ch_iter].slave_port_type = slave_port_type;
  357. (*map)[port_num][ch_iter].ch_mask = ch_mask;
  358. (*map)[port_num][ch_iter].master_port_type = master_port_type;
  359. (*map)[port_num][ch_iter].num_ch = __sw_hweight8(ch_mask);
  360. (*map)[port_num][ch_iter++].ch_rate = ch_rate;
  361. old_port_num = port_num;
  362. }
  363. *num_ports = port_num;
  364. kfree(dt_array);
  365. return 0;
  366. err_pdata_fail:
  367. kfree(dt_array);
  368. err:
  369. return ret;
  370. }
  371. static int wcd937x_tx_connect_port(struct snd_soc_component *component,
  372. u8 slv_port_type, u8 enable)
  373. {
  374. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  375. u8 port_id;
  376. u8 num_ch;
  377. u8 ch_mask;
  378. u32 ch_rate;
  379. u8 ch_type = 0;
  380. int slave_ch_idx;
  381. u8 num_port = 1;
  382. int ret = 0;
  383. ret = wcd937x_set_port_params(component, slv_port_type, &port_id,
  384. &num_ch, &ch_mask, &ch_rate,
  385. &ch_type, CODEC_TX);
  386. if (ret)
  387. return ret;
  388. slave_ch_idx = wcd937x_slave_get_slave_ch_val(slv_port_type);
  389. if (slave_ch_idx != -EINVAL)
  390. ch_type = wcd937x->tx_master_ch_map[slave_ch_idx];
  391. dev_dbg(component->dev, "%s slv_ch_idx: %d, mstr_ch_type: %d\n",
  392. __func__, slave_ch_idx, ch_type);
  393. if (enable)
  394. ret = swr_connect_port(wcd937x->tx_swr_dev, &port_id,
  395. num_port, &ch_mask, &ch_rate,
  396. &num_ch, &ch_type);
  397. else
  398. ret = swr_disconnect_port(wcd937x->tx_swr_dev, &port_id,
  399. num_port, &ch_mask, &ch_type);
  400. return ret;
  401. }
  402. static int wcd937x_rx_connect_port(struct snd_soc_component *component,
  403. u8 slv_port_type, u8 enable)
  404. {
  405. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  406. u8 port_id;
  407. u8 num_ch;
  408. u8 ch_mask;
  409. u32 ch_rate;
  410. u8 port_type;
  411. u8 num_port = 1;
  412. int ret = 0;
  413. ret = wcd937x_set_port_params(component, slv_port_type, &port_id,
  414. &num_ch, &ch_mask, &ch_rate,
  415. &port_type, CODEC_RX);
  416. if (ret)
  417. return ret;
  418. if (enable)
  419. ret = swr_connect_port(wcd937x->rx_swr_dev, &port_id,
  420. num_port, &ch_mask, &ch_rate,
  421. &num_ch, &port_type);
  422. else
  423. ret = swr_disconnect_port(wcd937x->rx_swr_dev, &port_id,
  424. num_port, &ch_mask, &port_type);
  425. return ret;
  426. }
  427. static int wcd937x_rx_clk_enable(struct snd_soc_component *component)
  428. {
  429. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  430. if (wcd937x->rx_clk_cnt == 0) {
  431. snd_soc_component_update_bits(component,
  432. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x08, 0x08);
  433. snd_soc_component_update_bits(component,
  434. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x01, 0x01);
  435. snd_soc_component_update_bits(component,
  436. WCD937X_ANA_RX_SUPPLIES, 0x01, 0x01);
  437. snd_soc_component_update_bits(component,
  438. WCD937X_DIGITAL_CDC_RX0_CTL, 0x40, 0x00);
  439. snd_soc_component_update_bits(component,
  440. WCD937X_DIGITAL_CDC_RX1_CTL, 0x40, 0x00);
  441. snd_soc_component_update_bits(component,
  442. WCD937X_DIGITAL_CDC_RX2_CTL, 0x40, 0x00);
  443. snd_soc_component_update_bits(component,
  444. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x02, 0x02);
  445. }
  446. wcd937x->rx_clk_cnt++;
  447. return 0;
  448. }
  449. static int wcd937x_rx_clk_disable(struct snd_soc_component *component)
  450. {
  451. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  452. if (wcd937x->rx_clk_cnt == 0) {
  453. dev_dbg(wcd937x->dev, "%s:clk already disabled\n", __func__);
  454. return 0;
  455. }
  456. wcd937x->rx_clk_cnt--;
  457. if (wcd937x->rx_clk_cnt == 0) {
  458. snd_soc_component_update_bits(component,
  459. WCD937X_ANA_RX_SUPPLIES, 0x01, 0x00);
  460. snd_soc_component_update_bits(component,
  461. WCD937X_DIGITAL_CDC_ANA_CLK_CTL,
  462. 0x02, 0x00);
  463. snd_soc_component_update_bits(component,
  464. WCD937X_DIGITAL_CDC_ANA_CLK_CTL,
  465. 0x01, 0x00);
  466. }
  467. return 0;
  468. }
  469. /*
  470. * wcd937x_soc_get_mbhc: get wcd937x_mbhc handle of corresponding component
  471. * @component: handle to snd_soc_component *
  472. *
  473. * return wcd937x_mbhc handle or error code in case of failure
  474. */
  475. struct wcd937x_mbhc *wcd937x_soc_get_mbhc(struct snd_soc_component *component)
  476. {
  477. struct wcd937x_priv *wcd937x;
  478. if (!component) {
  479. pr_err("%s: Invalid params, NULL component\n", __func__);
  480. return NULL;
  481. }
  482. wcd937x = snd_soc_component_get_drvdata(component);
  483. if (!wcd937x) {
  484. pr_err("%s: Invalid params, NULL tavil\n", __func__);
  485. return NULL;
  486. }
  487. return wcd937x->mbhc;
  488. }
  489. EXPORT_SYMBOL(wcd937x_soc_get_mbhc);
  490. static int wcd937x_codec_hphl_dac_event(struct snd_soc_dapm_widget *w,
  491. struct snd_kcontrol *kcontrol,
  492. int event)
  493. {
  494. struct snd_soc_component *component =
  495. snd_soc_dapm_to_component(w->dapm);
  496. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  497. int hph_mode = wcd937x->hph_mode;
  498. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  499. w->name, event);
  500. switch (event) {
  501. case SND_SOC_DAPM_PRE_PMU:
  502. wcd937x_rx_clk_enable(component);
  503. snd_soc_component_update_bits(component,
  504. WCD937X_DIGITAL_CDC_DIG_CLK_CTL,
  505. 0x01, 0x01);
  506. snd_soc_component_update_bits(component,
  507. WCD937X_DIGITAL_CDC_HPH_GAIN_CTL,
  508. 0x04, 0x04);
  509. snd_soc_component_update_bits(component,
  510. WCD937X_HPH_RDAC_CLK_CTL1,
  511. 0x80, 0x00);
  512. set_bit(HPH_COMP_DELAY, &wcd937x->status_mask);
  513. break;
  514. case SND_SOC_DAPM_POST_PMU:
  515. if ((snd_soc_component_read(component,
  516. WCD937X_DIGITAL_EFUSE_REG_16) == 0x02) &&
  517. ((snd_soc_component_read(component,
  518. WCD937X_ANA_HPH) & 0x0C) == 0x0C))
  519. snd_soc_component_update_bits(component,
  520. WCD937X_RX_BIAS_HPH_LOWPOWER, 0xF0, 0x90);
  521. if (hph_mode == CLS_AB_HIFI || hph_mode == CLS_H_HIFI)
  522. snd_soc_component_update_bits(component,
  523. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  524. 0x0F, 0x02);
  525. else if (hph_mode == CLS_H_LOHIFI)
  526. snd_soc_component_update_bits(component,
  527. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  528. 0x0F, 0x06);
  529. if (wcd937x->comp1_enable) {
  530. snd_soc_component_update_bits(component,
  531. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  532. 0x02, 0x02);
  533. snd_soc_component_update_bits(component,
  534. WCD937X_HPH_L_EN, 0x20, 0x00);
  535. if (wcd937x->comp2_enable) {
  536. snd_soc_component_update_bits(component,
  537. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  538. 0x01, 0x01);
  539. snd_soc_component_update_bits(component,
  540. WCD937X_HPH_R_EN, 0x20, 0x00);
  541. }
  542. /*
  543. * 5ms sleep is required after COMP is enabled as per
  544. * HW requirement
  545. */
  546. if (test_bit(HPH_COMP_DELAY, &wcd937x->status_mask)) {
  547. usleep_range(5000, 5100);
  548. clear_bit(HPH_COMP_DELAY,
  549. &wcd937x->status_mask);
  550. }
  551. } else {
  552. snd_soc_component_update_bits(component,
  553. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  554. 0x02, 0x00);
  555. snd_soc_component_update_bits(component,
  556. WCD937X_HPH_L_EN, 0x20, 0x20);
  557. }
  558. snd_soc_component_update_bits(component,
  559. WCD937X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x00);
  560. break;
  561. case SND_SOC_DAPM_POST_PMD:
  562. if ((snd_soc_component_read(component,
  563. WCD937X_DIGITAL_EFUSE_REG_16) == 0x02) &&
  564. ((snd_soc_component_read(component,
  565. WCD937X_ANA_HPH) & 0x0C) == 0x0C))
  566. snd_soc_component_update_bits(component,
  567. WCD937X_RX_BIAS_HPH_LOWPOWER, 0xF0, 0x80);
  568. snd_soc_component_update_bits(component,
  569. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  570. 0x0F, 0x01);
  571. break;
  572. }
  573. return 0;
  574. }
  575. static int wcd937x_codec_hphr_dac_event(struct snd_soc_dapm_widget *w,
  576. struct snd_kcontrol *kcontrol,
  577. int event)
  578. {
  579. struct snd_soc_component *component =
  580. snd_soc_dapm_to_component(w->dapm);
  581. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  582. int hph_mode = wcd937x->hph_mode;
  583. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  584. w->name, event);
  585. switch (event) {
  586. case SND_SOC_DAPM_PRE_PMU:
  587. wcd937x_rx_clk_enable(component);
  588. snd_soc_component_update_bits(component,
  589. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x02, 0x02);
  590. snd_soc_component_update_bits(component,
  591. WCD937X_DIGITAL_CDC_HPH_GAIN_CTL, 0x08, 0x08);
  592. snd_soc_component_update_bits(component,
  593. WCD937X_HPH_RDAC_CLK_CTL1, 0x80, 0x00);
  594. set_bit(HPH_COMP_DELAY, &wcd937x->status_mask);
  595. break;
  596. case SND_SOC_DAPM_POST_PMU:
  597. if ((snd_soc_component_read(component,
  598. WCD937X_DIGITAL_EFUSE_REG_16) == 0x02) &&
  599. ((snd_soc_component_read(component,
  600. WCD937X_ANA_HPH) & 0x0C) == 0x0C))
  601. snd_soc_component_update_bits(component,
  602. WCD937X_RX_BIAS_HPH_LOWPOWER, 0xF0, 0x90);
  603. if (hph_mode == CLS_AB_HIFI || hph_mode == CLS_H_HIFI)
  604. snd_soc_component_update_bits(component,
  605. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_R,
  606. 0x0F, 0x02);
  607. else if (hph_mode == CLS_H_LOHIFI)
  608. snd_soc_component_update_bits(component,
  609. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_R,
  610. 0x0F, 0x06);
  611. if (wcd937x->comp2_enable) {
  612. snd_soc_component_update_bits(component,
  613. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  614. 0x01, 0x01);
  615. snd_soc_component_update_bits(component,
  616. WCD937X_HPH_R_EN, 0x20, 0x00);
  617. if (wcd937x->comp1_enable) {
  618. snd_soc_component_update_bits(component,
  619. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  620. 0x02, 0x02);
  621. snd_soc_component_update_bits(component,
  622. WCD937X_HPH_L_EN, 0x20, 0x00);
  623. }
  624. /*
  625. * 5ms sleep is required after COMP is enabled as per
  626. * HW requirement
  627. */
  628. if (test_bit(HPH_COMP_DELAY, &wcd937x->status_mask)) {
  629. usleep_range(5000, 5100);
  630. clear_bit(HPH_COMP_DELAY,
  631. &wcd937x->status_mask);
  632. }
  633. } else {
  634. snd_soc_component_update_bits(component,
  635. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  636. 0x01, 0x00);
  637. snd_soc_component_update_bits(component,
  638. WCD937X_HPH_R_EN, 0x20, 0x20);
  639. }
  640. snd_soc_component_update_bits(component,
  641. WCD937X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x00);
  642. break;
  643. case SND_SOC_DAPM_POST_PMD:
  644. if ((snd_soc_component_read(component,
  645. WCD937X_DIGITAL_EFUSE_REG_16) == 0x02) &&
  646. ((snd_soc_component_read(component,
  647. WCD937X_ANA_HPH) & 0x0C) == 0x0C))
  648. snd_soc_component_update_bits(component,
  649. WCD937X_RX_BIAS_HPH_LOWPOWER, 0xF0, 0x80);
  650. snd_soc_component_update_bits(component,
  651. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_R,
  652. 0x0F, 0x01);
  653. break;
  654. }
  655. return 0;
  656. }
  657. static int wcd937x_codec_ear_dac_event(struct snd_soc_dapm_widget *w,
  658. struct snd_kcontrol *kcontrol,
  659. int event)
  660. {
  661. struct snd_soc_component *component =
  662. snd_soc_dapm_to_component(w->dapm);
  663. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  664. int hph_mode = wcd937x->hph_mode;
  665. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  666. w->name, event);
  667. switch (event) {
  668. case SND_SOC_DAPM_PRE_PMU:
  669. wcd937x_rx_clk_enable(component);
  670. snd_soc_component_update_bits(component,
  671. WCD937X_DIGITAL_CDC_HPH_GAIN_CTL,
  672. 0x04, 0x04);
  673. snd_soc_component_update_bits(component,
  674. WCD937X_DIGITAL_CDC_DIG_CLK_CTL,
  675. 0x01, 0x01);
  676. if (hph_mode == CLS_AB_HIFI || hph_mode == CLS_H_HIFI)
  677. snd_soc_component_update_bits(component,
  678. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  679. 0x0F, 0x02);
  680. else if (hph_mode == CLS_H_LOHIFI)
  681. snd_soc_component_update_bits(component,
  682. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  683. 0x0F, 0x06);
  684. if (wcd937x->comp1_enable)
  685. snd_soc_component_update_bits(component,
  686. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  687. 0x02, 0x02);
  688. usleep_range(5000, 5010);
  689. snd_soc_component_update_bits(component, WCD937X_FLYBACK_EN,
  690. 0x04, 0x00);
  691. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  692. WCD_CLSH_EVENT_PRE_DAC,
  693. WCD_CLSH_STATE_EAR,
  694. hph_mode);
  695. break;
  696. case SND_SOC_DAPM_POST_PMD:
  697. if (hph_mode == CLS_AB_HIFI || hph_mode == CLS_H_LOHIFI ||
  698. hph_mode == CLS_H_HIFI)
  699. snd_soc_component_update_bits(component,
  700. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  701. 0x0F, 0x01);
  702. if (wcd937x->comp1_enable)
  703. snd_soc_component_update_bits(component,
  704. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  705. 0x02, 0x00);
  706. break;
  707. };
  708. return 0;
  709. }
  710. static int wcd937x_codec_aux_dac_event(struct snd_soc_dapm_widget *w,
  711. struct snd_kcontrol *kcontrol,
  712. int event)
  713. {
  714. struct snd_soc_component *component =
  715. snd_soc_dapm_to_component(w->dapm);
  716. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  717. int hph_mode = wcd937x->hph_mode;
  718. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  719. w->name, event);
  720. switch (event) {
  721. case SND_SOC_DAPM_PRE_PMU:
  722. wcd937x_rx_clk_enable(component);
  723. snd_soc_component_update_bits(component,
  724. WCD937X_DIGITAL_CDC_ANA_CLK_CTL,
  725. 0x04, 0x04);
  726. snd_soc_component_update_bits(component,
  727. WCD937X_DIGITAL_CDC_DIG_CLK_CTL,
  728. 0x04, 0x04);
  729. snd_soc_component_update_bits(component,
  730. WCD937X_DIGITAL_CDC_AUX_GAIN_CTL,
  731. 0x01, 0x01);
  732. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  733. WCD_CLSH_EVENT_PRE_DAC,
  734. WCD_CLSH_STATE_AUX,
  735. hph_mode);
  736. break;
  737. case SND_SOC_DAPM_POST_PMD:
  738. snd_soc_component_update_bits(component,
  739. WCD937X_DIGITAL_CDC_ANA_CLK_CTL,
  740. 0x04, 0x00);
  741. break;
  742. };
  743. return 0;
  744. }
  745. static int wcd937x_codec_enable_hphr_pa(struct snd_soc_dapm_widget *w,
  746. struct snd_kcontrol *kcontrol,
  747. int event)
  748. {
  749. struct snd_soc_component *component =
  750. snd_soc_dapm_to_component(w->dapm);
  751. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  752. int ret = 0;
  753. int hph_mode = wcd937x->hph_mode;
  754. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  755. w->name, event);
  756. switch (event) {
  757. case SND_SOC_DAPM_PRE_PMU:
  758. ret = swr_slvdev_datapath_control(wcd937x->rx_swr_dev,
  759. wcd937x->rx_swr_dev->dev_num,
  760. true);
  761. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  762. WCD_CLSH_EVENT_PRE_DAC,
  763. WCD_CLSH_STATE_HPHR,
  764. hph_mode);
  765. snd_soc_component_update_bits(component, WCD937X_ANA_HPH,
  766. 0x10, 0x10);
  767. usleep_range(100, 110);
  768. set_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  769. snd_soc_component_update_bits(component,
  770. WCD937X_DIGITAL_PDM_WD_CTL1, 0x07, 0x03);
  771. break;
  772. case SND_SOC_DAPM_POST_PMU:
  773. /*
  774. * 7ms sleep is required after PA is enabled as per
  775. * HW requirement. If compander is disabled, then
  776. * 20ms delay is required.
  777. */
  778. if (test_bit(HPH_PA_DELAY, &wcd937x->status_mask)) {
  779. if (!wcd937x->comp2_enable)
  780. usleep_range(20000, 20100);
  781. else
  782. usleep_range(7000, 7100);
  783. clear_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  784. }
  785. snd_soc_component_update_bits(component,
  786. WCD937X_HPH_NEW_INT_HPH_TIMER1,
  787. 0x02, 0x02);
  788. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI)
  789. snd_soc_component_update_bits(component,
  790. WCD937X_ANA_RX_SUPPLIES,
  791. 0x02, 0x02);
  792. if (wcd937x->update_wcd_event)
  793. wcd937x->update_wcd_event(wcd937x->handle,
  794. SLV_BOLERO_EVT_RX_MUTE,
  795. (WCD_RX2 << 0x10));
  796. wcd_enable_irq(&wcd937x->irq_info,
  797. WCD937X_IRQ_HPHR_PDM_WD_INT);
  798. break;
  799. case SND_SOC_DAPM_PRE_PMD:
  800. wcd_disable_irq(&wcd937x->irq_info,
  801. WCD937X_IRQ_HPHR_PDM_WD_INT);
  802. if (wcd937x->update_wcd_event)
  803. wcd937x->update_wcd_event(wcd937x->handle,
  804. SLV_BOLERO_EVT_RX_MUTE,
  805. (WCD_RX2 << 0x10 | 0x1));
  806. blocking_notifier_call_chain(&wcd937x->mbhc->notifier,
  807. WCD_EVENT_PRE_HPHR_PA_OFF,
  808. &wcd937x->mbhc->wcd_mbhc);
  809. set_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  810. break;
  811. case SND_SOC_DAPM_POST_PMD:
  812. /*
  813. * 7ms sleep is required after PA is disabled as per
  814. * HW requirement. If compander is disabled, then
  815. * 20ms delay is required.
  816. */
  817. if (test_bit(HPH_PA_DELAY, &wcd937x->status_mask)) {
  818. if (!wcd937x->comp2_enable)
  819. usleep_range(20000, 20100);
  820. else
  821. usleep_range(7000, 7100);
  822. clear_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  823. }
  824. snd_soc_component_update_bits(component,
  825. WCD937X_DIGITAL_PDM_WD_CTL1, 0x07, 0x00);
  826. blocking_notifier_call_chain(&wcd937x->mbhc->notifier,
  827. WCD_EVENT_POST_HPHR_PA_OFF,
  828. &wcd937x->mbhc->wcd_mbhc);
  829. snd_soc_component_update_bits(component, WCD937X_ANA_HPH,
  830. 0x10, 0x00);
  831. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  832. WCD_CLSH_EVENT_POST_PA,
  833. WCD_CLSH_STATE_HPHR,
  834. hph_mode);
  835. break;
  836. };
  837. return ret;
  838. }
  839. static int wcd937x_codec_enable_hphl_pa(struct snd_soc_dapm_widget *w,
  840. struct snd_kcontrol *kcontrol,
  841. int event)
  842. {
  843. struct snd_soc_component *component =
  844. snd_soc_dapm_to_component(w->dapm);
  845. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  846. int ret = 0;
  847. int hph_mode = wcd937x->hph_mode;
  848. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  849. w->name, event);
  850. switch (event) {
  851. case SND_SOC_DAPM_PRE_PMU:
  852. ret = swr_slvdev_datapath_control(wcd937x->rx_swr_dev,
  853. wcd937x->rx_swr_dev->dev_num,
  854. true);
  855. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  856. WCD_CLSH_EVENT_PRE_DAC,
  857. WCD_CLSH_STATE_HPHL,
  858. hph_mode);
  859. snd_soc_component_update_bits(component, WCD937X_ANA_HPH,
  860. 0x20, 0x20);
  861. usleep_range(100, 110);
  862. set_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  863. snd_soc_component_update_bits(component,
  864. WCD937X_DIGITAL_PDM_WD_CTL0, 0x07, 0x03);
  865. break;
  866. case SND_SOC_DAPM_POST_PMU:
  867. /*
  868. * 7ms sleep is required after PA is enabled as per
  869. * HW requirement. If compander is disabled, then
  870. * 20ms delay is required.
  871. */
  872. if (test_bit(HPH_PA_DELAY, &wcd937x->status_mask)) {
  873. if (!wcd937x->comp1_enable)
  874. usleep_range(20000, 20100);
  875. else
  876. usleep_range(7000, 7100);
  877. clear_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  878. }
  879. snd_soc_component_update_bits(component,
  880. WCD937X_HPH_NEW_INT_HPH_TIMER1,
  881. 0x02, 0x02);
  882. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI)
  883. snd_soc_component_update_bits(component,
  884. WCD937X_ANA_RX_SUPPLIES,
  885. 0x02, 0x02);
  886. if (wcd937x->update_wcd_event)
  887. wcd937x->update_wcd_event(wcd937x->handle,
  888. SLV_BOLERO_EVT_RX_MUTE,
  889. (WCD_RX1 << 0x10));
  890. wcd_enable_irq(&wcd937x->irq_info,
  891. WCD937X_IRQ_HPHL_PDM_WD_INT);
  892. break;
  893. case SND_SOC_DAPM_PRE_PMD:
  894. wcd_disable_irq(&wcd937x->irq_info,
  895. WCD937X_IRQ_HPHL_PDM_WD_INT);
  896. if (wcd937x->update_wcd_event)
  897. wcd937x->update_wcd_event(wcd937x->handle,
  898. SLV_BOLERO_EVT_RX_MUTE,
  899. (WCD_RX1 << 0x10 | 0x1));
  900. blocking_notifier_call_chain(&wcd937x->mbhc->notifier,
  901. WCD_EVENT_PRE_HPHL_PA_OFF,
  902. &wcd937x->mbhc->wcd_mbhc);
  903. set_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  904. break;
  905. case SND_SOC_DAPM_POST_PMD:
  906. /*
  907. * 7ms sleep is required after PA is disabled as per
  908. * HW requirement. If compander is disabled, then
  909. * 20ms delay is required.
  910. */
  911. if (test_bit(HPH_PA_DELAY, &wcd937x->status_mask)) {
  912. if (!wcd937x->comp1_enable)
  913. usleep_range(20000, 20100);
  914. else
  915. usleep_range(7000, 7100);
  916. clear_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  917. }
  918. snd_soc_component_update_bits(component,
  919. WCD937X_DIGITAL_PDM_WD_CTL0, 0x07, 0x00);
  920. blocking_notifier_call_chain(&wcd937x->mbhc->notifier,
  921. WCD_EVENT_POST_HPHL_PA_OFF,
  922. &wcd937x->mbhc->wcd_mbhc);
  923. snd_soc_component_update_bits(component, WCD937X_ANA_HPH,
  924. 0x20, 0x00);
  925. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  926. WCD_CLSH_EVENT_POST_PA,
  927. WCD_CLSH_STATE_HPHL,
  928. hph_mode);
  929. break;
  930. };
  931. return ret;
  932. }
  933. static int wcd937x_codec_enable_aux_pa(struct snd_soc_dapm_widget *w,
  934. struct snd_kcontrol *kcontrol,
  935. int event)
  936. {
  937. struct snd_soc_component *component =
  938. snd_soc_dapm_to_component(w->dapm);
  939. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  940. int hph_mode = wcd937x->hph_mode;
  941. int ret = 0;
  942. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  943. w->name, event);
  944. switch (event) {
  945. case SND_SOC_DAPM_PRE_PMU:
  946. ret = swr_slvdev_datapath_control(wcd937x->rx_swr_dev,
  947. wcd937x->rx_swr_dev->dev_num,
  948. true);
  949. snd_soc_component_update_bits(component,
  950. WCD937X_DIGITAL_PDM_WD_CTL2, 0x01, 0x01);
  951. break;
  952. case SND_SOC_DAPM_POST_PMU:
  953. usleep_range(1000, 1010);
  954. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI)
  955. snd_soc_component_update_bits(component,
  956. WCD937X_ANA_RX_SUPPLIES,
  957. 0x02, 0x02);
  958. if (wcd937x->update_wcd_event)
  959. wcd937x->update_wcd_event(wcd937x->handle,
  960. SLV_BOLERO_EVT_RX_MUTE,
  961. (WCD_RX3 << 0x10));
  962. wcd_enable_irq(&wcd937x->irq_info, WCD937X_IRQ_AUX_PDM_WD_INT);
  963. break;
  964. case SND_SOC_DAPM_PRE_PMD:
  965. wcd_disable_irq(&wcd937x->irq_info, WCD937X_IRQ_AUX_PDM_WD_INT);
  966. if (wcd937x->update_wcd_event)
  967. wcd937x->update_wcd_event(wcd937x->handle,
  968. SLV_BOLERO_EVT_RX_MUTE,
  969. (WCD_RX3 << 0x10 | 0x1));
  970. break;
  971. case SND_SOC_DAPM_POST_PMD:
  972. /* Add delay as per hw requirement */
  973. usleep_range(2000, 2010);
  974. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  975. WCD_CLSH_EVENT_POST_PA,
  976. WCD_CLSH_STATE_AUX,
  977. hph_mode);
  978. snd_soc_component_update_bits(component,
  979. WCD937X_DIGITAL_PDM_WD_CTL2, 0x01, 0x00);
  980. break;
  981. };
  982. return ret;
  983. }
  984. static int wcd937x_codec_enable_ear_pa(struct snd_soc_dapm_widget *w,
  985. struct snd_kcontrol *kcontrol,
  986. int event)
  987. {
  988. struct snd_soc_component *component =
  989. snd_soc_dapm_to_component(w->dapm);
  990. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  991. int hph_mode = wcd937x->hph_mode;
  992. int ret = 0;
  993. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  994. w->name, event);
  995. switch (event) {
  996. case SND_SOC_DAPM_PRE_PMU:
  997. ret = swr_slvdev_datapath_control(wcd937x->rx_swr_dev,
  998. wcd937x->rx_swr_dev->dev_num,
  999. true);
  1000. /*
  1001. * Enable watchdog interrupt for HPHL or AUX
  1002. * depending on mux value
  1003. */
  1004. wcd937x->ear_rx_path =
  1005. snd_soc_component_read(
  1006. component, WCD937X_DIGITAL_CDC_EAR_PATH_CTL);
  1007. if (wcd937x->ear_rx_path & EAR_RX_PATH_AUX)
  1008. snd_soc_component_update_bits(component,
  1009. WCD937X_DIGITAL_PDM_WD_CTL2,
  1010. 0x01, 0x01);
  1011. else
  1012. snd_soc_component_update_bits(component,
  1013. WCD937X_DIGITAL_PDM_WD_CTL0,
  1014. 0x07, 0x03);
  1015. if (!wcd937x->comp1_enable)
  1016. snd_soc_component_update_bits(component,
  1017. WCD937X_ANA_EAR_COMPANDER_CTL, 0x80, 0x80);
  1018. break;
  1019. case SND_SOC_DAPM_POST_PMU:
  1020. usleep_range(6000, 6010);
  1021. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI)
  1022. snd_soc_component_update_bits(component,
  1023. WCD937X_ANA_RX_SUPPLIES,
  1024. 0x02, 0x02);
  1025. if (wcd937x->update_wcd_event)
  1026. wcd937x->update_wcd_event(wcd937x->handle,
  1027. SLV_BOLERO_EVT_RX_MUTE,
  1028. (WCD_RX1 << 0x10));
  1029. if (wcd937x->ear_rx_path & EAR_RX_PATH_AUX)
  1030. wcd_enable_irq(&wcd937x->irq_info,
  1031. WCD937X_IRQ_AUX_PDM_WD_INT);
  1032. else
  1033. wcd_enable_irq(&wcd937x->irq_info,
  1034. WCD937X_IRQ_HPHL_PDM_WD_INT);
  1035. break;
  1036. case SND_SOC_DAPM_PRE_PMD:
  1037. if (wcd937x->ear_rx_path & EAR_RX_PATH_AUX)
  1038. wcd_disable_irq(&wcd937x->irq_info,
  1039. WCD937X_IRQ_AUX_PDM_WD_INT);
  1040. else
  1041. wcd_disable_irq(&wcd937x->irq_info,
  1042. WCD937X_IRQ_HPHL_PDM_WD_INT);
  1043. if (wcd937x->update_wcd_event)
  1044. wcd937x->update_wcd_event(wcd937x->handle,
  1045. SLV_BOLERO_EVT_RX_MUTE,
  1046. (WCD_RX1 << 0x10 | 0x1));
  1047. break;
  1048. case SND_SOC_DAPM_POST_PMD:
  1049. if (!wcd937x->comp1_enable)
  1050. snd_soc_component_update_bits(component,
  1051. WCD937X_ANA_EAR_COMPANDER_CTL, 0x80, 0x00);
  1052. usleep_range(7000, 7010);
  1053. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  1054. WCD_CLSH_EVENT_POST_PA,
  1055. WCD_CLSH_STATE_EAR,
  1056. hph_mode);
  1057. snd_soc_component_update_bits(component, WCD937X_FLYBACK_EN,
  1058. 0x04, 0x04);
  1059. if (wcd937x->ear_rx_path & EAR_RX_PATH_AUX)
  1060. snd_soc_component_update_bits(component,
  1061. WCD937X_DIGITAL_PDM_WD_CTL2,
  1062. 0x01, 0x00);
  1063. else
  1064. snd_soc_component_update_bits(component,
  1065. WCD937X_DIGITAL_PDM_WD_CTL0,
  1066. 0x07, 0x00);
  1067. break;
  1068. };
  1069. return ret;
  1070. }
  1071. static int wcd937x_enable_clsh(struct snd_soc_dapm_widget *w,
  1072. struct snd_kcontrol *kcontrol,
  1073. int event)
  1074. {
  1075. struct snd_soc_component *component =
  1076. snd_soc_dapm_to_component(w->dapm);
  1077. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1078. int mode = wcd937x->hph_mode;
  1079. int ret = 0;
  1080. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1081. w->name, event);
  1082. if (mode == CLS_H_LOHIFI || mode == CLS_H_ULP ||
  1083. mode == CLS_H_HIFI || mode == CLS_H_LP) {
  1084. wcd937x_rx_connect_port(component, CLSH,
  1085. SND_SOC_DAPM_EVENT_ON(event));
  1086. }
  1087. if (SND_SOC_DAPM_EVENT_OFF(event))
  1088. ret = swr_slvdev_datapath_control(
  1089. wcd937x->rx_swr_dev,
  1090. wcd937x->rx_swr_dev->dev_num,
  1091. false);
  1092. return ret;
  1093. }
  1094. static int wcd937x_enable_rx1(struct snd_soc_dapm_widget *w,
  1095. struct snd_kcontrol *kcontrol,
  1096. int event)
  1097. {
  1098. struct snd_soc_component *component =
  1099. snd_soc_dapm_to_component(w->dapm);
  1100. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1101. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1102. w->name, event);
  1103. switch (event) {
  1104. case SND_SOC_DAPM_PRE_PMU:
  1105. wcd937x_rx_connect_port(component, HPH_L, true);
  1106. if (wcd937x->comp1_enable)
  1107. wcd937x_rx_connect_port(component, COMP_L, true);
  1108. break;
  1109. case SND_SOC_DAPM_POST_PMD:
  1110. wcd937x_rx_connect_port(component, HPH_L, false);
  1111. if (wcd937x->comp1_enable)
  1112. wcd937x_rx_connect_port(component, COMP_L, false);
  1113. wcd937x_rx_clk_disable(component);
  1114. snd_soc_component_update_bits(component,
  1115. WCD937X_DIGITAL_CDC_DIG_CLK_CTL,
  1116. 0x01, 0x00);
  1117. break;
  1118. };
  1119. return 0;
  1120. }
  1121. static int wcd937x_enable_rx2(struct snd_soc_dapm_widget *w,
  1122. struct snd_kcontrol *kcontrol, int event)
  1123. {
  1124. struct snd_soc_component *component =
  1125. snd_soc_dapm_to_component(w->dapm);
  1126. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1127. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1128. w->name, event);
  1129. switch (event) {
  1130. case SND_SOC_DAPM_PRE_PMU:
  1131. wcd937x_rx_connect_port(component, HPH_R, true);
  1132. if (wcd937x->comp2_enable)
  1133. wcd937x_rx_connect_port(component, COMP_R, true);
  1134. break;
  1135. case SND_SOC_DAPM_POST_PMD:
  1136. wcd937x_rx_connect_port(component, HPH_R, false);
  1137. if (wcd937x->comp2_enable)
  1138. wcd937x_rx_connect_port(component, COMP_R, false);
  1139. wcd937x_rx_clk_disable(component);
  1140. snd_soc_component_update_bits(component,
  1141. WCD937X_DIGITAL_CDC_DIG_CLK_CTL,
  1142. 0x02, 0x00);
  1143. break;
  1144. };
  1145. return 0;
  1146. }
  1147. static int wcd937x_enable_rx3(struct snd_soc_dapm_widget *w,
  1148. struct snd_kcontrol *kcontrol,
  1149. int event)
  1150. {
  1151. struct snd_soc_component *component =
  1152. snd_soc_dapm_to_component(w->dapm);
  1153. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1154. w->name, event);
  1155. switch (event) {
  1156. case SND_SOC_DAPM_PRE_PMU:
  1157. wcd937x_rx_connect_port(component, LO, true);
  1158. break;
  1159. case SND_SOC_DAPM_POST_PMD:
  1160. wcd937x_rx_connect_port(component, LO, false);
  1161. usleep_range(6000, 6010);
  1162. wcd937x_rx_clk_disable(component);
  1163. snd_soc_component_update_bits(component,
  1164. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x04, 0x00);
  1165. break;
  1166. }
  1167. return 0;
  1168. }
  1169. static int wcd937x_codec_enable_dmic(struct snd_soc_dapm_widget *w,
  1170. struct snd_kcontrol *kcontrol,
  1171. int event)
  1172. {
  1173. struct snd_soc_component *component =
  1174. snd_soc_dapm_to_component(w->dapm);
  1175. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1176. u16 dmic_clk_reg;
  1177. s32 *dmic_clk_cnt;
  1178. unsigned int dmic;
  1179. char *wname;
  1180. int ret = 0;
  1181. wname = strpbrk(w->name, "012345");
  1182. if (!wname) {
  1183. dev_err(component->dev, "%s: widget not found\n", __func__);
  1184. return -EINVAL;
  1185. }
  1186. ret = kstrtouint(wname, 10, &dmic);
  1187. if (ret < 0) {
  1188. dev_err(component->dev, "%s: Invalid DMIC line on the codec\n",
  1189. __func__);
  1190. return -EINVAL;
  1191. }
  1192. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1193. w->name, event);
  1194. switch (dmic) {
  1195. case 0:
  1196. case 1:
  1197. dmic_clk_cnt = &(wcd937x->dmic_0_1_clk_cnt);
  1198. dmic_clk_reg = WCD937X_DIGITAL_CDC_DMIC1_CTL;
  1199. break;
  1200. case 2:
  1201. case 3:
  1202. dmic_clk_cnt = &(wcd937x->dmic_2_3_clk_cnt);
  1203. dmic_clk_reg = WCD937X_DIGITAL_CDC_DMIC2_CTL;
  1204. break;
  1205. case 4:
  1206. case 5:
  1207. dmic_clk_cnt = &(wcd937x->dmic_4_5_clk_cnt);
  1208. dmic_clk_reg = WCD937X_DIGITAL_CDC_DMIC3_CTL;
  1209. break;
  1210. default:
  1211. dev_err(component->dev, "%s: Invalid DMIC Selection\n",
  1212. __func__);
  1213. return -EINVAL;
  1214. };
  1215. dev_dbg(component->dev, "%s: event %d DMIC%d dmic_clk_cnt %d\n",
  1216. __func__, event, dmic, *dmic_clk_cnt);
  1217. switch (event) {
  1218. case SND_SOC_DAPM_PRE_PMU:
  1219. snd_soc_component_update_bits(component,
  1220. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x80, 0x80);
  1221. snd_soc_component_update_bits(component,
  1222. dmic_clk_reg, 0x07, 0x02);
  1223. snd_soc_component_update_bits(component,
  1224. dmic_clk_reg, 0x08, 0x08);
  1225. snd_soc_component_update_bits(component,
  1226. dmic_clk_reg, 0x70, 0x20);
  1227. ret = swr_slvdev_datapath_control(wcd937x->tx_swr_dev,
  1228. wcd937x->tx_swr_dev->dev_num,
  1229. true);
  1230. break;
  1231. case SND_SOC_DAPM_POST_PMD:
  1232. wcd937x_tx_connect_port(component, DMIC0 + (w->shift), false);
  1233. break;
  1234. };
  1235. return 0;
  1236. }
  1237. /*
  1238. * wcd937x_get_micb_vout_ctl_val: converts micbias from volts to register value
  1239. * @micb_mv: micbias in mv
  1240. *
  1241. * return register value converted
  1242. */
  1243. int wcd937x_get_micb_vout_ctl_val(u32 micb_mv)
  1244. {
  1245. /* min micbias voltage is 1V and maximum is 2.85V */
  1246. if (micb_mv < 1000 || micb_mv > 2850) {
  1247. pr_err("%s: unsupported micbias voltage\n", __func__);
  1248. return -EINVAL;
  1249. }
  1250. return (micb_mv - 1000) / 50;
  1251. }
  1252. EXPORT_SYMBOL(wcd937x_get_micb_vout_ctl_val);
  1253. /*
  1254. * wcd937x_mbhc_micb_adjust_voltage: adjust specific micbias voltage
  1255. * @component: handle to snd_soc_component *
  1256. * @req_volt: micbias voltage to be set
  1257. * @micb_num: micbias to be set, e.g. micbias1 or micbias2
  1258. *
  1259. * return 0 if adjustment is success or error code in case of failure
  1260. */
  1261. int wcd937x_mbhc_micb_adjust_voltage(struct snd_soc_component *component,
  1262. int req_volt, int micb_num)
  1263. {
  1264. struct wcd937x_priv *wcd937x =
  1265. snd_soc_component_get_drvdata(component);
  1266. int cur_vout_ctl, req_vout_ctl;
  1267. int micb_reg, micb_val, micb_en;
  1268. int ret = 0;
  1269. switch (micb_num) {
  1270. case MIC_BIAS_1:
  1271. micb_reg = WCD937X_ANA_MICB1;
  1272. break;
  1273. case MIC_BIAS_2:
  1274. micb_reg = WCD937X_ANA_MICB2;
  1275. break;
  1276. case MIC_BIAS_3:
  1277. micb_reg = WCD937X_ANA_MICB3;
  1278. break;
  1279. default:
  1280. return -EINVAL;
  1281. }
  1282. mutex_lock(&wcd937x->micb_lock);
  1283. /*
  1284. * If requested micbias voltage is same as current micbias
  1285. * voltage, then just return. Otherwise, adjust voltage as
  1286. * per requested value. If micbias is already enabled, then
  1287. * to avoid slow micbias ramp-up or down enable pull-up
  1288. * momentarily, change the micbias value and then re-enable
  1289. * micbias.
  1290. */
  1291. micb_val = snd_soc_component_read(component, micb_reg);
  1292. micb_en = (micb_val & 0xC0) >> 6;
  1293. cur_vout_ctl = micb_val & 0x3F;
  1294. req_vout_ctl = wcd937x_get_micb_vout_ctl_val(req_volt);
  1295. if (req_vout_ctl < 0) {
  1296. ret = -EINVAL;
  1297. goto exit;
  1298. }
  1299. if (cur_vout_ctl == req_vout_ctl) {
  1300. ret = 0;
  1301. goto exit;
  1302. }
  1303. dev_dbg(component->dev, "%s: micb_num: %d, cur_mv: %d, req_mv: %d, micb_en: %d\n",
  1304. __func__, micb_num, WCD_VOUT_CTL_TO_MICB(cur_vout_ctl),
  1305. req_volt, micb_en);
  1306. if (micb_en == 0x1)
  1307. snd_soc_component_update_bits(component, micb_reg, 0xC0, 0x80);
  1308. snd_soc_component_update_bits(component, micb_reg, 0x3F, req_vout_ctl);
  1309. if (micb_en == 0x1) {
  1310. snd_soc_component_update_bits(component, micb_reg, 0xC0, 0x40);
  1311. /*
  1312. * Add 2ms delay as per HW requirement after enabling
  1313. * micbias
  1314. */
  1315. usleep_range(2000, 2100);
  1316. }
  1317. exit:
  1318. mutex_unlock(&wcd937x->micb_lock);
  1319. return ret;
  1320. }
  1321. EXPORT_SYMBOL(wcd937x_mbhc_micb_adjust_voltage);
  1322. static int wcd937x_tx_swr_ctrl(struct snd_soc_dapm_widget *w,
  1323. struct snd_kcontrol *kcontrol,
  1324. int event)
  1325. {
  1326. struct snd_soc_component *component =
  1327. snd_soc_dapm_to_component(w->dapm);
  1328. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1329. int ret = 0;
  1330. switch (event) {
  1331. case SND_SOC_DAPM_PRE_PMU:
  1332. if (strnstr(w->name, "ADC", sizeof("ADC"))) {
  1333. /* Enable BCS for Headset mic */
  1334. if (w->shift == 1 && !(snd_soc_component_read(component,
  1335. WCD937X_TX_NEW_TX_CH2_SEL) & 0x80)) {
  1336. if (!wcd937x->bcs_dis) {
  1337. wcd937x_tx_connect_port(
  1338. component, MBHC, true);
  1339. set_bit(AMIC2_BCS_ENABLE,
  1340. &wcd937x->status_mask);
  1341. }
  1342. }
  1343. wcd937x_tx_connect_port(component, ADC1 + (w->shift), true);
  1344. } else {
  1345. wcd937x_tx_connect_port(component, DMIC0 + (w->shift), true);
  1346. }
  1347. break;
  1348. case SND_SOC_DAPM_POST_PMD:
  1349. ret = swr_slvdev_datapath_control(wcd937x->tx_swr_dev,
  1350. wcd937x->tx_swr_dev->dev_num,
  1351. false);
  1352. break;
  1353. };
  1354. return ret;
  1355. }
  1356. static int wcd937x_codec_enable_adc(struct snd_soc_dapm_widget *w,
  1357. struct snd_kcontrol *kcontrol,
  1358. int event){
  1359. struct snd_soc_component *component =
  1360. snd_soc_dapm_to_component(w->dapm);
  1361. struct wcd937x_priv *wcd937x =
  1362. snd_soc_component_get_drvdata(component);
  1363. int ret = 0;
  1364. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1365. w->name, event);
  1366. switch (event) {
  1367. case SND_SOC_DAPM_PRE_PMU:
  1368. mutex_lock(&wcd937x->ana_tx_clk_lock);
  1369. wcd937x->ana_clk_count++;
  1370. mutex_unlock(&wcd937x->ana_tx_clk_lock);
  1371. wcd937x->adc_count++;
  1372. snd_soc_component_update_bits(component,
  1373. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x80, 0x80);
  1374. snd_soc_component_update_bits(component,
  1375. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x08, 0x08);
  1376. snd_soc_component_update_bits(component,
  1377. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x10);
  1378. ret = swr_slvdev_datapath_control(wcd937x->tx_swr_dev,
  1379. wcd937x->tx_swr_dev->dev_num,
  1380. true);
  1381. break;
  1382. case SND_SOC_DAPM_POST_PMD:
  1383. wcd937x_tx_connect_port(component, ADC1 + (w->shift), false);
  1384. if (w->shift == 1 &&
  1385. test_bit(AMIC2_BCS_ENABLE, &wcd937x->status_mask)) {
  1386. wcd937x_tx_connect_port(component, MBHC, false);
  1387. clear_bit(AMIC2_BCS_ENABLE, &wcd937x->status_mask);
  1388. }
  1389. wcd937x->adc_count--;
  1390. if (wcd937x->adc_count <= 0) {
  1391. snd_soc_component_update_bits(component,
  1392. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x08, 0x00);
  1393. wcd937x->adc_count = 0;
  1394. }
  1395. break;
  1396. };
  1397. return ret;
  1398. }
  1399. static int wcd937x_enable_req(struct snd_soc_dapm_widget *w,
  1400. struct snd_kcontrol *kcontrol, int event)
  1401. {
  1402. struct snd_soc_component *component =
  1403. snd_soc_dapm_to_component(w->dapm);
  1404. struct wcd937x_priv *wcd937x =
  1405. snd_soc_component_get_drvdata(component);
  1406. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1407. w->name, event);
  1408. switch (event) {
  1409. case SND_SOC_DAPM_PRE_PMU:
  1410. snd_soc_component_update_bits(component,
  1411. WCD937X_DIGITAL_CDC_REQ_CTL, 0x02, 0x02);
  1412. snd_soc_component_update_bits(component,
  1413. WCD937X_DIGITAL_CDC_REQ_CTL, 0x01, 0x00);
  1414. snd_soc_component_update_bits(component,
  1415. WCD937X_ANA_TX_CH2, 0x40, 0x40);
  1416. snd_soc_component_update_bits(component,
  1417. WCD937X_ANA_TX_CH3_HPF, 0x40, 0x40);
  1418. snd_soc_component_update_bits(component,
  1419. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x70, 0x70);
  1420. snd_soc_component_update_bits(component,
  1421. WCD937X_ANA_TX_CH1, 0x80, 0x80);
  1422. snd_soc_component_update_bits(component,
  1423. WCD937X_ANA_TX_CH2, 0x40, 0x00);
  1424. snd_soc_component_update_bits(component,
  1425. WCD937X_ANA_TX_CH2, 0x80, 0x80);
  1426. snd_soc_component_update_bits(component,
  1427. WCD937X_ANA_TX_CH3, 0x80, 0x80);
  1428. break;
  1429. case SND_SOC_DAPM_POST_PMD:
  1430. if (wcd937x->adc_count == 0) {
  1431. snd_soc_component_update_bits(component,
  1432. WCD937X_ANA_TX_CH1, 0x80, 0x00);
  1433. snd_soc_component_update_bits(component,
  1434. WCD937X_ANA_TX_CH2, 0x80, 0x00);
  1435. snd_soc_component_update_bits(component,
  1436. WCD937X_ANA_TX_CH3, 0x80, 0x00);
  1437. snd_soc_component_update_bits(component,
  1438. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x10, 0x00);
  1439. snd_soc_component_update_bits(component,
  1440. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x80, 0x00);
  1441. }
  1442. mutex_lock(&wcd937x->ana_tx_clk_lock);
  1443. wcd937x->ana_clk_count--;
  1444. if (wcd937x->ana_clk_count <= 0) {
  1445. snd_soc_component_update_bits(component,
  1446. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x00);
  1447. wcd937x->ana_clk_count = 0;
  1448. }
  1449. mutex_unlock(&wcd937x->ana_tx_clk_lock);
  1450. break;
  1451. };
  1452. return 0;
  1453. }
  1454. int wcd937x_micbias_control(struct snd_soc_component *component,
  1455. int micb_num, int req, bool is_dapm)
  1456. {
  1457. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1458. int micb_index = micb_num - 1;
  1459. u16 micb_reg;
  1460. int pre_off_event = 0, post_off_event = 0;
  1461. int post_on_event = 0, post_dapm_off = 0;
  1462. int post_dapm_on = 0;
  1463. if ((micb_index < 0) || (micb_index > WCD937X_MAX_MICBIAS - 1)) {
  1464. dev_err(component->dev, "%s: Invalid micbias index, micb_ind:%d\n",
  1465. __func__, micb_index);
  1466. return -EINVAL;
  1467. }
  1468. switch (micb_num) {
  1469. case MIC_BIAS_1:
  1470. micb_reg = WCD937X_ANA_MICB1;
  1471. break;
  1472. case MIC_BIAS_2:
  1473. micb_reg = WCD937X_ANA_MICB2;
  1474. pre_off_event = WCD_EVENT_PRE_MICBIAS_2_OFF;
  1475. post_off_event = WCD_EVENT_POST_MICBIAS_2_OFF;
  1476. post_on_event = WCD_EVENT_POST_MICBIAS_2_ON;
  1477. post_dapm_on = WCD_EVENT_POST_DAPM_MICBIAS_2_ON;
  1478. post_dapm_off = WCD_EVENT_POST_DAPM_MICBIAS_2_OFF;
  1479. break;
  1480. case MIC_BIAS_3:
  1481. micb_reg = WCD937X_ANA_MICB3;
  1482. break;
  1483. default:
  1484. dev_err(component->dev, "%s: Invalid micbias number: %d\n",
  1485. __func__, micb_num);
  1486. return -EINVAL;
  1487. };
  1488. mutex_lock(&wcd937x->micb_lock);
  1489. switch (req) {
  1490. case MICB_PULLUP_ENABLE:
  1491. wcd937x->pullup_ref[micb_index]++;
  1492. if ((wcd937x->pullup_ref[micb_index] == 1) &&
  1493. (wcd937x->micb_ref[micb_index] == 0))
  1494. snd_soc_component_update_bits(component, micb_reg,
  1495. 0xC0, 0x80);
  1496. break;
  1497. case MICB_PULLUP_DISABLE:
  1498. if (wcd937x->pullup_ref[micb_index] > 0)
  1499. wcd937x->pullup_ref[micb_index]--;
  1500. if ((wcd937x->pullup_ref[micb_index] == 0) &&
  1501. (wcd937x->micb_ref[micb_index] == 0))
  1502. snd_soc_component_update_bits(component, micb_reg,
  1503. 0xC0, 0x00);
  1504. break;
  1505. case MICB_ENABLE:
  1506. wcd937x->micb_ref[micb_index]++;
  1507. mutex_lock(&wcd937x->ana_tx_clk_lock);
  1508. wcd937x->ana_clk_count++;
  1509. mutex_unlock(&wcd937x->ana_tx_clk_lock);
  1510. if (wcd937x->micb_ref[micb_index] == 1) {
  1511. snd_soc_component_update_bits(component,
  1512. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0xF0, 0xF0);
  1513. snd_soc_component_update_bits(component,
  1514. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x10);
  1515. snd_soc_component_update_bits(component,
  1516. WCD937X_MICB1_TEST_CTL_2, 0x01, 0x01);
  1517. snd_soc_component_update_bits(component,
  1518. WCD937X_MICB2_TEST_CTL_2, 0x01, 0x01);
  1519. snd_soc_component_update_bits(component,
  1520. WCD937X_MICB3_TEST_CTL_2, 0x01, 0x01);
  1521. snd_soc_component_update_bits(component,
  1522. micb_reg, 0xC0, 0x40);
  1523. if (post_on_event)
  1524. blocking_notifier_call_chain(
  1525. &wcd937x->mbhc->notifier, post_on_event,
  1526. &wcd937x->mbhc->wcd_mbhc);
  1527. }
  1528. if (is_dapm && post_dapm_on && wcd937x->mbhc)
  1529. blocking_notifier_call_chain(
  1530. &wcd937x->mbhc->notifier, post_dapm_on,
  1531. &wcd937x->mbhc->wcd_mbhc);
  1532. break;
  1533. case MICB_DISABLE:
  1534. mutex_lock(&wcd937x->ana_tx_clk_lock);
  1535. wcd937x->ana_clk_count--;
  1536. mutex_unlock(&wcd937x->ana_tx_clk_lock);
  1537. if (wcd937x->micb_ref[micb_index] > 0)
  1538. wcd937x->micb_ref[micb_index]--;
  1539. if ((wcd937x->micb_ref[micb_index] == 0) &&
  1540. (wcd937x->pullup_ref[micb_index] > 0))
  1541. snd_soc_component_update_bits(component, micb_reg,
  1542. 0xC0, 0x80);
  1543. else if ((wcd937x->micb_ref[micb_index] == 0) &&
  1544. (wcd937x->pullup_ref[micb_index] == 0)) {
  1545. if (pre_off_event && wcd937x->mbhc)
  1546. blocking_notifier_call_chain(
  1547. &wcd937x->mbhc->notifier, pre_off_event,
  1548. &wcd937x->mbhc->wcd_mbhc);
  1549. snd_soc_component_update_bits(component, micb_reg,
  1550. 0xC0, 0x00);
  1551. if (post_off_event && wcd937x->mbhc)
  1552. blocking_notifier_call_chain(
  1553. &wcd937x->mbhc->notifier,
  1554. post_off_event,
  1555. &wcd937x->mbhc->wcd_mbhc);
  1556. }
  1557. mutex_lock(&wcd937x->ana_tx_clk_lock);
  1558. if (wcd937x->ana_clk_count <= 0) {
  1559. snd_soc_component_update_bits(component,
  1560. WCD937X_DIGITAL_CDC_ANA_CLK_CTL,
  1561. 0x10, 0x00);
  1562. wcd937x->ana_clk_count = 0;
  1563. }
  1564. mutex_unlock(&wcd937x->ana_tx_clk_lock);
  1565. if (is_dapm && post_dapm_off && wcd937x->mbhc)
  1566. blocking_notifier_call_chain(
  1567. &wcd937x->mbhc->notifier, post_dapm_off,
  1568. &wcd937x->mbhc->wcd_mbhc);
  1569. break;
  1570. };
  1571. dev_dbg(component->dev, "%s: micb_num:%d, micb_ref: %d, pullup_ref: %d\n",
  1572. __func__, micb_num, wcd937x->micb_ref[micb_index],
  1573. wcd937x->pullup_ref[micb_index]);
  1574. mutex_unlock(&wcd937x->micb_lock);
  1575. return 0;
  1576. }
  1577. EXPORT_SYMBOL(wcd937x_micbias_control);
  1578. void wcd937x_disable_bcs_before_slow_insert(struct snd_soc_component *component,
  1579. bool bcs_disable)
  1580. {
  1581. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1582. if (wcd937x->update_wcd_event) {
  1583. if (bcs_disable)
  1584. wcd937x->update_wcd_event(wcd937x->handle,
  1585. SLV_BOLERO_EVT_BCS_CLK_OFF, 0);
  1586. else
  1587. wcd937x->update_wcd_event(wcd937x->handle,
  1588. SLV_BOLERO_EVT_BCS_CLK_OFF, 1);
  1589. }
  1590. }
  1591. static int wcd937x_get_logical_addr(struct swr_device *swr_dev)
  1592. {
  1593. int ret = 0;
  1594. uint8_t devnum = 0;
  1595. int num_retry = NUM_ATTEMPTS;
  1596. do {
  1597. ret = swr_get_logical_dev_num(swr_dev, swr_dev->addr, &devnum);
  1598. if (ret) {
  1599. dev_err(&swr_dev->dev,
  1600. "%s get devnum %d for dev addr %lx failed\n",
  1601. __func__, devnum, swr_dev->addr);
  1602. /* retry after 1ms */
  1603. usleep_range(1000, 1010);
  1604. }
  1605. } while (ret && --num_retry);
  1606. swr_dev->dev_num = devnum;
  1607. return 0;
  1608. }
  1609. static bool get_usbc_hs_status(struct snd_soc_component *component,
  1610. struct wcd_mbhc_config *mbhc_cfg)
  1611. {
  1612. if (mbhc_cfg->enable_usbc_analog) {
  1613. if (!(snd_soc_component_read(component, WCD937X_ANA_MBHC_MECH)
  1614. & 0x20))
  1615. return true;
  1616. }
  1617. return false;
  1618. }
  1619. static int wcd937x_event_notify(struct notifier_block *block,
  1620. unsigned long val,
  1621. void *data)
  1622. {
  1623. u16 event = (val & 0xffff);
  1624. u16 amic = (val >> 0x10);
  1625. u16 mask = 0x40, reg = 0x0;
  1626. int ret = 0;
  1627. struct wcd937x_priv *wcd937x = dev_get_drvdata((struct device *)data);
  1628. struct snd_soc_component *component = wcd937x->component;
  1629. struct wcd_mbhc *mbhc;
  1630. switch (event) {
  1631. case BOLERO_SLV_EVT_TX_CH_HOLD_CLEAR:
  1632. if (amic == 0x1 || amic == 0x2)
  1633. reg = WCD937X_ANA_TX_CH2;
  1634. else if (amic == 0x3)
  1635. reg = WCD937X_ANA_TX_CH3_HPF;
  1636. else
  1637. return 0;
  1638. if (amic == 0x2)
  1639. mask = 0x20;
  1640. snd_soc_component_update_bits(component, reg, mask, 0x00);
  1641. break;
  1642. case BOLERO_SLV_EVT_PA_OFF_PRE_SSR:
  1643. snd_soc_component_update_bits(component, WCD937X_ANA_HPH,
  1644. 0xC0, 0x00);
  1645. snd_soc_component_update_bits(component, WCD937X_ANA_EAR,
  1646. 0x80, 0x00);
  1647. snd_soc_component_update_bits(component, WCD937X_AUX_AUXPA,
  1648. 0x80, 0x00);
  1649. break;
  1650. case BOLERO_SLV_EVT_SSR_DOWN:
  1651. wcd937x->mbhc->wcd_mbhc.deinit_in_progress = true;
  1652. mbhc = &wcd937x->mbhc->wcd_mbhc;
  1653. wcd937x->usbc_hs_status = get_usbc_hs_status(component,
  1654. mbhc->mbhc_cfg);
  1655. wcd937x_mbhc_ssr_down(wcd937x->mbhc, component);
  1656. wcd937x_reset_low(wcd937x->dev);
  1657. break;
  1658. case BOLERO_SLV_EVT_SSR_UP:
  1659. wcd937x_reset(wcd937x->dev);
  1660. /* allow reset to take effect */
  1661. usleep_range(10000, 10010);
  1662. wcd937x_get_logical_addr(wcd937x->tx_swr_dev);
  1663. wcd937x_get_logical_addr(wcd937x->rx_swr_dev);
  1664. wcd937x_init_reg(component);
  1665. regcache_mark_dirty(wcd937x->regmap);
  1666. regcache_sync(wcd937x->regmap);
  1667. /* Initialize MBHC module */
  1668. mbhc = &wcd937x->mbhc->wcd_mbhc;
  1669. ret = wcd937x_mbhc_post_ssr_init(wcd937x->mbhc, component);
  1670. if (ret) {
  1671. dev_err(component->dev, "%s: mbhc initialization failed\n",
  1672. __func__);
  1673. } else {
  1674. wcd937x_mbhc_hs_detect(component, mbhc->mbhc_cfg);
  1675. if (wcd937x->usbc_hs_status)
  1676. mdelay(500);
  1677. }
  1678. wcd937x->mbhc->wcd_mbhc.deinit_in_progress = false;
  1679. break;
  1680. case BOLERO_SLV_EVT_CLK_NOTIFY:
  1681. snd_soc_component_update_bits(component,
  1682. WCD937X_DIGITAL_TOP_CLK_CFG, 0x06,
  1683. ((val >> 0x10) << 0x01));
  1684. break;
  1685. default:
  1686. dev_err(component->dev, "%s: invalid event %d\n", __func__,
  1687. event);
  1688. break;
  1689. }
  1690. return 0;
  1691. }
  1692. static int __wcd937x_codec_enable_micbias(struct snd_soc_dapm_widget *w,
  1693. int event)
  1694. {
  1695. struct snd_soc_component *component =
  1696. snd_soc_dapm_to_component(w->dapm);
  1697. int micb_num;
  1698. dev_dbg(component->dev, "%s: wname: %s, event: %d\n",
  1699. __func__, w->name, event);
  1700. if (strnstr(w->name, "MIC BIAS1", sizeof("MIC BIAS1")))
  1701. micb_num = MIC_BIAS_1;
  1702. else if (strnstr(w->name, "MIC BIAS2", sizeof("MIC BIAS2")))
  1703. micb_num = MIC_BIAS_2;
  1704. else if (strnstr(w->name, "MIC BIAS3", sizeof("MIC BIAS3")))
  1705. micb_num = MIC_BIAS_3;
  1706. else
  1707. return -EINVAL;
  1708. switch (event) {
  1709. case SND_SOC_DAPM_PRE_PMU:
  1710. wcd937x_micbias_control(component, micb_num,
  1711. MICB_ENABLE, true);
  1712. break;
  1713. case SND_SOC_DAPM_POST_PMU:
  1714. usleep_range(1000, 1100);
  1715. break;
  1716. case SND_SOC_DAPM_POST_PMD:
  1717. wcd937x_micbias_control(component, micb_num,
  1718. MICB_DISABLE, true);
  1719. break;
  1720. };
  1721. return 0;
  1722. }
  1723. static int wcd937x_codec_enable_micbias(struct snd_soc_dapm_widget *w,
  1724. struct snd_kcontrol *kcontrol,
  1725. int event)
  1726. {
  1727. return __wcd937x_codec_enable_micbias(w, event);
  1728. }
  1729. static int __wcd937x_codec_enable_micbias_pullup(struct snd_soc_dapm_widget *w,
  1730. int event)
  1731. {
  1732. struct snd_soc_component *component =
  1733. snd_soc_dapm_to_component(w->dapm);
  1734. int micb_num;
  1735. dev_dbg(component->dev, "%s: wname: %s, event: %d\n",
  1736. __func__, w->name, event);
  1737. if (strnstr(w->name, "VA MIC BIAS1", sizeof("VA MIC BIAS1")))
  1738. micb_num = MIC_BIAS_1;
  1739. else if (strnstr(w->name, "VA MIC BIAS2", sizeof("VA MIC BIAS2")))
  1740. micb_num = MIC_BIAS_2;
  1741. else if (strnstr(w->name, "VA MIC BIAS3", sizeof("VA MIC BIAS3")))
  1742. micb_num = MIC_BIAS_3;
  1743. else
  1744. return -EINVAL;
  1745. switch (event) {
  1746. case SND_SOC_DAPM_PRE_PMU:
  1747. wcd937x_micbias_control(component, micb_num,
  1748. MICB_PULLUP_ENABLE, true);
  1749. break;
  1750. case SND_SOC_DAPM_POST_PMU:
  1751. /* 1 msec delay as per HW requirement */
  1752. usleep_range(1000, 1100);
  1753. break;
  1754. case SND_SOC_DAPM_POST_PMD:
  1755. wcd937x_micbias_control(component, micb_num,
  1756. MICB_PULLUP_DISABLE, true);
  1757. break;
  1758. };
  1759. return 0;
  1760. }
  1761. static int wcd937x_codec_enable_micbias_pullup(struct snd_soc_dapm_widget *w,
  1762. struct snd_kcontrol *kcontrol,
  1763. int event)
  1764. {
  1765. return __wcd937x_codec_enable_micbias_pullup(w, event);
  1766. }
  1767. static int wcd937x_rx_hph_mode_get(struct snd_kcontrol *kcontrol,
  1768. struct snd_ctl_elem_value *ucontrol)
  1769. {
  1770. struct snd_soc_component *component =
  1771. snd_soc_kcontrol_component(kcontrol);
  1772. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1773. ucontrol->value.integer.value[0] = wcd937x->hph_mode;
  1774. return 0;
  1775. }
  1776. static int wcd937x_rx_hph_mode_put(struct snd_kcontrol *kcontrol,
  1777. struct snd_ctl_elem_value *ucontrol)
  1778. {
  1779. struct snd_soc_component *component =
  1780. snd_soc_kcontrol_component(kcontrol);
  1781. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1782. u32 mode_val;
  1783. mode_val = ucontrol->value.enumerated.item[0];
  1784. dev_dbg(component->dev, "%s: mode: %d\n", __func__, mode_val);
  1785. if (mode_val == 0) {
  1786. dev_warn(component->dev, "%s:Invalid HPH Mode, default to class_AB\n",
  1787. __func__);
  1788. mode_val = 3; /* enum will be updated later */
  1789. }
  1790. wcd937x->hph_mode = mode_val;
  1791. return 0;
  1792. }
  1793. static int wcd937x_tx_ch_pwr_level_get(struct snd_kcontrol *kcontrol,
  1794. struct snd_ctl_elem_value *ucontrol)
  1795. {
  1796. struct snd_soc_component *component =
  1797. snd_soc_kcontrol_component(kcontrol);
  1798. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1799. if (strnstr(kcontrol->id.name, "CH1", sizeof(kcontrol->id.name)))
  1800. ucontrol->value.integer.value[0] = wcd937x->tx_ch_pwr[0];
  1801. else if (strnstr(kcontrol->id.name, "CH3", sizeof(kcontrol->id.name)))
  1802. ucontrol->value.integer.value[0] = wcd937x->tx_ch_pwr[1];
  1803. return 0;
  1804. }
  1805. static int wcd937x_tx_ch_pwr_level_put(struct snd_kcontrol *kcontrol,
  1806. struct snd_ctl_elem_value *ucontrol)
  1807. {
  1808. struct snd_soc_component *component =
  1809. snd_soc_kcontrol_component(kcontrol);
  1810. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1811. u32 pwr_level = ucontrol->value.enumerated.item[0];
  1812. dev_dbg(component->dev, "%s: tx ch pwr_level: %d\n",
  1813. __func__, pwr_level);
  1814. if (strnstr(kcontrol->id.name, "CH1",
  1815. sizeof(kcontrol->id.name))) {
  1816. snd_soc_component_update_bits(component,
  1817. WCD937X_ANA_TX_CH1, 0x60,
  1818. pwr_level << 0x5);
  1819. wcd937x->tx_ch_pwr[0] = pwr_level;
  1820. } else if (strnstr(kcontrol->id.name, "CH3",
  1821. sizeof(kcontrol->id.name))) {
  1822. snd_soc_component_update_bits(component,
  1823. WCD937X_ANA_TX_CH3, 0x60,
  1824. pwr_level << 0x5);
  1825. wcd937x->tx_ch_pwr[1] = pwr_level;
  1826. }
  1827. return 0;
  1828. }
  1829. static int wcd937x_ear_pa_gain_get(struct snd_kcontrol *kcontrol,
  1830. struct snd_ctl_elem_value *ucontrol)
  1831. {
  1832. u8 ear_pa_gain = 0;
  1833. struct snd_soc_component *component =
  1834. snd_soc_kcontrol_component(kcontrol);
  1835. ear_pa_gain = snd_soc_component_read(component,
  1836. WCD937X_ANA_EAR_COMPANDER_CTL);
  1837. ear_pa_gain = (ear_pa_gain & 0x7C) >> 2;
  1838. ucontrol->value.integer.value[0] = ear_pa_gain;
  1839. dev_dbg(component->dev, "%s: ear_pa_gain = 0x%x\n", __func__,
  1840. ear_pa_gain);
  1841. return 0;
  1842. }
  1843. static int wcd937x_ear_pa_gain_put(struct snd_kcontrol *kcontrol,
  1844. struct snd_ctl_elem_value *ucontrol)
  1845. {
  1846. u8 ear_pa_gain = 0;
  1847. struct snd_soc_component *component =
  1848. snd_soc_kcontrol_component(kcontrol);
  1849. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1850. dev_dbg(component->dev, "%s: ucontrol->value.integer.value[0] = %ld\n",
  1851. __func__, ucontrol->value.integer.value[0]);
  1852. ear_pa_gain = ucontrol->value.integer.value[0] << 2;
  1853. if (!wcd937x->comp1_enable) {
  1854. snd_soc_component_update_bits(component,
  1855. WCD937X_ANA_EAR_COMPANDER_CTL,
  1856. 0x7C, ear_pa_gain);
  1857. }
  1858. return 0;
  1859. }
  1860. /* wcd937x_codec_get_dev_num - returns swr device number
  1861. * @component: Codec instance
  1862. *
  1863. * Return: swr device number on success or negative error
  1864. * code on failure.
  1865. */
  1866. int wcd937x_codec_get_dev_num(struct snd_soc_component *component)
  1867. {
  1868. struct wcd937x_priv *wcd937x;
  1869. if (!component)
  1870. return -EINVAL;
  1871. wcd937x = snd_soc_component_get_drvdata(component);
  1872. if (!wcd937x || !wcd937x->rx_swr_dev) {
  1873. pr_err("%s: wcd937x component is NULL\n", __func__);
  1874. return -EINVAL;
  1875. }
  1876. return wcd937x->rx_swr_dev->dev_num;
  1877. }
  1878. EXPORT_SYMBOL_GPL(wcd937x_codec_get_dev_num);
  1879. static int wcd937x_get_compander(struct snd_kcontrol *kcontrol,
  1880. struct snd_ctl_elem_value *ucontrol)
  1881. {
  1882. struct snd_soc_component *component =
  1883. snd_soc_kcontrol_component(kcontrol);
  1884. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1885. bool hphr;
  1886. struct soc_multi_mixer_control *mc;
  1887. mc = (struct soc_multi_mixer_control *)(kcontrol->private_value);
  1888. hphr = mc->shift;
  1889. ucontrol->value.integer.value[0] = hphr ? wcd937x->comp2_enable :
  1890. wcd937x->comp1_enable;
  1891. return 0;
  1892. }
  1893. static int wcd937x_set_compander(struct snd_kcontrol *kcontrol,
  1894. struct snd_ctl_elem_value *ucontrol)
  1895. {
  1896. struct snd_soc_component *component =
  1897. snd_soc_kcontrol_component(kcontrol);
  1898. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1899. int value = ucontrol->value.integer.value[0];
  1900. bool hphr;
  1901. struct soc_multi_mixer_control *mc;
  1902. mc = (struct soc_multi_mixer_control *)(kcontrol->private_value);
  1903. hphr = mc->shift;
  1904. if (hphr)
  1905. wcd937x->comp2_enable = value;
  1906. else
  1907. wcd937x->comp1_enable = value;
  1908. return 0;
  1909. }
  1910. static int wcd937x_codec_enable_vdd_buck(struct snd_soc_dapm_widget *w,
  1911. struct snd_kcontrol *kcontrol,
  1912. int event)
  1913. {
  1914. struct snd_soc_component *component =
  1915. snd_soc_dapm_to_component(w->dapm);
  1916. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1917. struct wcd937x_pdata *pdata = NULL;
  1918. int ret = 0;
  1919. pdata = dev_get_platdata(wcd937x->dev);
  1920. if (!pdata) {
  1921. dev_err(component->dev, "%s: pdata is NULL\n", __func__);
  1922. return -EINVAL;
  1923. }
  1924. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1925. w->name, event);
  1926. switch (event) {
  1927. case SND_SOC_DAPM_PRE_PMU:
  1928. if (test_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask)) {
  1929. dev_dbg(component->dev,
  1930. "%s: buck already in enabled state\n",
  1931. __func__);
  1932. clear_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask);
  1933. return 0;
  1934. }
  1935. ret = msm_cdc_enable_ondemand_supply(wcd937x->dev,
  1936. wcd937x->supplies,
  1937. pdata->regulator,
  1938. pdata->num_supplies,
  1939. "cdc-vdd-buck");
  1940. if (ret == -EINVAL) {
  1941. dev_err(component->dev, "%s: vdd buck is not enabled\n",
  1942. __func__);
  1943. return ret;
  1944. }
  1945. clear_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask);
  1946. /*
  1947. * 200us sleep is required after LDO15 is enabled as per
  1948. * HW requirement
  1949. */
  1950. usleep_range(200, 250);
  1951. break;
  1952. case SND_SOC_DAPM_POST_PMD:
  1953. set_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask);
  1954. break;
  1955. }
  1956. return 0;
  1957. }
  1958. static const char * const rx_hph_mode_mux_text[] = {
  1959. "CLS_H_INVALID", "CLS_H_HIFI", "CLS_H_LP", "CLS_AB", "CLS_H_LOHIFI",
  1960. "CLS_H_ULP", "CLS_AB_HIFI",
  1961. };
  1962. const char * const tx_master_ch_text[] = {
  1963. "ZERO", "SWRM_TX1_CH1", "SWRM_TX1_CH2", "SWRM_TX1_CH3", "SWRM_TX1_CH4",
  1964. "SWRM_TX2_CH1", "SWRM_TX2_CH2", "SWRM_TX2_CH3", "SWRM_TX2_CH4",
  1965. "SWRM_TX3_CH1", "SWRM_TX3_CH2", "SWRM_TX3_CH3", "SWRM_TX3_CH4",
  1966. "SWRM_TX_PCM_IN",
  1967. };
  1968. const struct soc_enum tx_master_ch_enum =
  1969. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(tx_master_ch_text),
  1970. tx_master_ch_text);
  1971. static void wcd937x_tx_get_slave_ch_type_idx(const char *wname, int *ch_idx)
  1972. {
  1973. u8 ch_type = 0;
  1974. if (strnstr(wname, "ADC1", sizeof("ADC1")))
  1975. ch_type = ADC1;
  1976. else if (strnstr(wname, "ADC2", sizeof("ADC2")))
  1977. ch_type = ADC2;
  1978. else if (strnstr(wname, "ADC3", sizeof("ADC3")))
  1979. ch_type = ADC3;
  1980. else if (strnstr(wname, "DMIC0", sizeof("DMIC0")))
  1981. ch_type = DMIC0;
  1982. else if (strnstr(wname, "DMIC1", sizeof("DMIC1")))
  1983. ch_type = DMIC1;
  1984. else if (strnstr(wname, "MBHC", sizeof("MBHC")))
  1985. ch_type = MBHC;
  1986. else if (strnstr(wname, "DMIC2", sizeof("DMIC2")))
  1987. ch_type = DMIC2;
  1988. else if (strnstr(wname, "DMIC3", sizeof("DMIC3")))
  1989. ch_type = DMIC3;
  1990. else if (strnstr(wname, "DMIC4", sizeof("DMIC4")))
  1991. ch_type = DMIC4;
  1992. else if (strnstr(wname, "DMIC5", sizeof("DMIC5")))
  1993. ch_type = DMIC5;
  1994. else
  1995. pr_err("%s: ch name: %s is not listed\n", __func__, wname);
  1996. if (ch_type)
  1997. *ch_idx = wcd937x_slave_get_slave_ch_val(ch_type);
  1998. else
  1999. *ch_idx = -EINVAL;
  2000. }
  2001. static int wcd937x_tx_master_ch_get(struct snd_kcontrol *kcontrol,
  2002. struct snd_ctl_elem_value *ucontrol)
  2003. {
  2004. struct snd_soc_component *component =
  2005. snd_soc_kcontrol_component(kcontrol);
  2006. struct wcd937x_priv *wcd937x = NULL;
  2007. int slave_ch_idx = -EINVAL;
  2008. if (component == NULL)
  2009. return -EINVAL;
  2010. wcd937x = snd_soc_component_get_drvdata(component);
  2011. if (wcd937x == NULL)
  2012. return -EINVAL;
  2013. wcd937x_tx_get_slave_ch_type_idx(kcontrol->id.name, &slave_ch_idx);
  2014. if (slave_ch_idx < 0 || slave_ch_idx >= WCD937X_MAX_SLAVE_CH_TYPES)
  2015. return -EINVAL;
  2016. ucontrol->value.integer.value[0] =
  2017. wcd937x_slave_get_master_ch_val(
  2018. wcd937x->tx_master_ch_map[slave_ch_idx]);
  2019. dev_dbg(component->dev, "%s: ucontrol->value.integer.value[0] = %ld\n",
  2020. __func__, ucontrol->value.integer.value[0]);
  2021. return 0;
  2022. }
  2023. static int wcd937x_tx_master_ch_put(struct snd_kcontrol *kcontrol,
  2024. struct snd_ctl_elem_value *ucontrol)
  2025. {
  2026. struct snd_soc_component *component =
  2027. snd_soc_kcontrol_component(kcontrol);
  2028. struct wcd937x_priv *wcd937x;
  2029. int slave_ch_idx = -EINVAL, idx = 0;
  2030. if (component == NULL)
  2031. return -EINVAL;
  2032. wcd937x = snd_soc_component_get_drvdata(component);
  2033. if (wcd937x == NULL)
  2034. return -EINVAL;
  2035. wcd937x_tx_get_slave_ch_type_idx(kcontrol->id.name, &slave_ch_idx);
  2036. if (slave_ch_idx < 0 || slave_ch_idx >= WCD937X_MAX_SLAVE_CH_TYPES)
  2037. return -EINVAL;
  2038. dev_dbg(component->dev, "%s: slave_ch_idx: %d", __func__, slave_ch_idx);
  2039. dev_dbg(component->dev, "%s: ucontrol->value.enumerated.item[0] = %ld\n",
  2040. __func__, ucontrol->value.enumerated.item[0]);
  2041. idx = ucontrol->value.enumerated.item[0];
  2042. if (idx < 0 || idx >= ARRAY_SIZE(wcd937x_swr_master_ch_map))
  2043. return -EINVAL;
  2044. wcd937x->tx_master_ch_map[slave_ch_idx] =
  2045. wcd937x_slave_get_master_ch(idx);
  2046. return 0;
  2047. }
  2048. static int wcd937x_bcs_get(struct snd_kcontrol *kcontrol,
  2049. struct snd_ctl_elem_value *ucontrol)
  2050. {
  2051. struct snd_soc_component *component =
  2052. snd_soc_kcontrol_component(kcontrol);
  2053. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  2054. ucontrol->value.integer.value[0] = wcd937x->bcs_dis;
  2055. return 0;
  2056. }
  2057. static int wcd937x_bcs_put(struct snd_kcontrol *kcontrol,
  2058. struct snd_ctl_elem_value *ucontrol)
  2059. {
  2060. struct snd_soc_component *component =
  2061. snd_soc_kcontrol_component(kcontrol);
  2062. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  2063. wcd937x->bcs_dis = ucontrol->value.integer.value[0];
  2064. dev_dbg(component->dev, "%s: BCS Disable %d\n", __func__, wcd937x->bcs_dis);
  2065. return 0;
  2066. }
  2067. static const char * const wcd937x_tx_ch_pwr_level_text[] = {
  2068. "L0", "L1", "L2", "L3",
  2069. };
  2070. static const char * const wcd937x_ear_pa_gain_text[] = {
  2071. "G_6_DB", "G_4P5_DB", "G_3_DB", "G_1P5_DB", "G_0_DB",
  2072. "G_M1P5_DB", "G_M3_DB", "G_M4P5_DB",
  2073. "G_M6_DB", "G_7P5_DB", "G_M9_DB",
  2074. "G_M10P5_DB", "G_M12_DB", "G_M13P5_DB",
  2075. "G_M15_DB", "G_M16P5_DB", "G_M18_DB",
  2076. };
  2077. static const struct soc_enum rx_hph_mode_mux_enum =
  2078. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(rx_hph_mode_mux_text),
  2079. rx_hph_mode_mux_text);
  2080. static SOC_ENUM_SINGLE_EXT_DECL(wcd937x_ear_pa_gain_enum,
  2081. wcd937x_ear_pa_gain_text);
  2082. static SOC_ENUM_SINGLE_EXT_DECL(wcd937x_tx_ch_pwr_level_enum,
  2083. wcd937x_tx_ch_pwr_level_text);
  2084. static const struct snd_kcontrol_new wcd937x_snd_controls[] = {
  2085. SOC_ENUM_EXT("EAR PA GAIN", wcd937x_ear_pa_gain_enum,
  2086. wcd937x_ear_pa_gain_get, wcd937x_ear_pa_gain_put),
  2087. SOC_ENUM_EXT("RX HPH Mode", rx_hph_mode_mux_enum,
  2088. wcd937x_rx_hph_mode_get, wcd937x_rx_hph_mode_put),
  2089. SOC_SINGLE_EXT("HPHL_COMP Switch", SND_SOC_NOPM, 0, 1, 0,
  2090. wcd937x_get_compander, wcd937x_set_compander),
  2091. SOC_SINGLE_EXT("HPHR_COMP Switch", SND_SOC_NOPM, 1, 1, 0,
  2092. wcd937x_get_compander, wcd937x_set_compander),
  2093. SOC_SINGLE_EXT("ADC2_BCS Disable", SND_SOC_NOPM, 0, 1, 0,
  2094. wcd937x_bcs_get, wcd937x_bcs_put),
  2095. SOC_SINGLE_TLV("HPHL Volume", WCD937X_HPH_L_EN, 0, 20, 1, line_gain),
  2096. SOC_SINGLE_TLV("HPHR Volume", WCD937X_HPH_R_EN, 0, 20, 1, line_gain),
  2097. SOC_SINGLE_TLV("ADC1 Volume", WCD937X_ANA_TX_CH1, 0, 20, 0,
  2098. analog_gain),
  2099. SOC_SINGLE_TLV("ADC2 Volume", WCD937X_ANA_TX_CH2, 0, 20, 0,
  2100. analog_gain),
  2101. SOC_SINGLE_TLV("ADC3 Volume", WCD937X_ANA_TX_CH3, 0, 20, 0,
  2102. analog_gain),
  2103. SOC_ENUM_EXT("ADC1 ChMap", tx_master_ch_enum,
  2104. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2105. SOC_ENUM_EXT("ADC2 ChMap", tx_master_ch_enum,
  2106. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2107. SOC_ENUM_EXT("ADC3 ChMap", tx_master_ch_enum,
  2108. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2109. SOC_ENUM_EXT("DMIC0 ChMap", tx_master_ch_enum,
  2110. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2111. SOC_ENUM_EXT("DMIC1 ChMap", tx_master_ch_enum,
  2112. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2113. SOC_ENUM_EXT("MBHC ChMap", tx_master_ch_enum,
  2114. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2115. SOC_ENUM_EXT("DMIC2 ChMap", tx_master_ch_enum,
  2116. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2117. SOC_ENUM_EXT("DMIC3 ChMap", tx_master_ch_enum,
  2118. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2119. SOC_ENUM_EXT("DMIC4 ChMap", tx_master_ch_enum,
  2120. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2121. SOC_ENUM_EXT("DMIC5 ChMap", tx_master_ch_enum,
  2122. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2123. SOC_ENUM_EXT("TX CH1 PWR", wcd937x_tx_ch_pwr_level_enum,
  2124. wcd937x_tx_ch_pwr_level_get, wcd937x_tx_ch_pwr_level_put),
  2125. SOC_ENUM_EXT("TX CH3 PWR", wcd937x_tx_ch_pwr_level_enum,
  2126. wcd937x_tx_ch_pwr_level_get, wcd937x_tx_ch_pwr_level_put),
  2127. };
  2128. static const struct snd_kcontrol_new adc1_switch[] = {
  2129. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2130. };
  2131. static const struct snd_kcontrol_new adc2_switch[] = {
  2132. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2133. };
  2134. static const struct snd_kcontrol_new adc3_switch[] = {
  2135. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2136. };
  2137. static const struct snd_kcontrol_new dmic1_switch[] = {
  2138. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2139. };
  2140. static const struct snd_kcontrol_new dmic2_switch[] = {
  2141. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2142. };
  2143. static const struct snd_kcontrol_new dmic3_switch[] = {
  2144. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2145. };
  2146. static const struct snd_kcontrol_new dmic4_switch[] = {
  2147. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2148. };
  2149. static const struct snd_kcontrol_new dmic5_switch[] = {
  2150. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2151. };
  2152. static const struct snd_kcontrol_new dmic6_switch[] = {
  2153. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2154. };
  2155. static const struct snd_kcontrol_new ear_rdac_switch[] = {
  2156. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2157. };
  2158. static const struct snd_kcontrol_new aux_rdac_switch[] = {
  2159. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2160. };
  2161. static const struct snd_kcontrol_new hphl_rdac_switch[] = {
  2162. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2163. };
  2164. static const struct snd_kcontrol_new hphr_rdac_switch[] = {
  2165. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2166. };
  2167. static const char * const adc2_mux_text[] = {
  2168. "INP2", "INP3"
  2169. };
  2170. static const char * const rdac3_mux_text[] = {
  2171. "RX1", "RX3"
  2172. };
  2173. static const struct soc_enum adc2_enum =
  2174. SOC_ENUM_SINGLE(WCD937X_TX_NEW_TX_CH2_SEL, 7,
  2175. ARRAY_SIZE(adc2_mux_text), adc2_mux_text);
  2176. static const struct soc_enum rdac3_enum =
  2177. SOC_ENUM_SINGLE(WCD937X_DIGITAL_CDC_EAR_PATH_CTL, 0,
  2178. ARRAY_SIZE(rdac3_mux_text), rdac3_mux_text);
  2179. static const struct snd_kcontrol_new tx_adc2_mux =
  2180. SOC_DAPM_ENUM("ADC2 MUX Mux", adc2_enum);
  2181. static const struct snd_kcontrol_new rx_rdac3_mux =
  2182. SOC_DAPM_ENUM("RDAC3_MUX Mux", rdac3_enum);
  2183. static const struct snd_soc_dapm_widget wcd937x_dapm_widgets[] = {
  2184. /*input widgets*/
  2185. SND_SOC_DAPM_INPUT("AMIC1"),
  2186. SND_SOC_DAPM_INPUT("AMIC2"),
  2187. SND_SOC_DAPM_INPUT("AMIC3"),
  2188. SND_SOC_DAPM_INPUT("IN1_HPHL"),
  2189. SND_SOC_DAPM_INPUT("IN2_HPHR"),
  2190. SND_SOC_DAPM_INPUT("IN3_AUX"),
  2191. /*
  2192. * These dummy widgets are null connected to WCD937x dapm input and
  2193. * output widgets which are not actual path endpoints. This ensures
  2194. * dapm doesnt set these dapm input and output widgets as endpoints.
  2195. */
  2196. SND_SOC_DAPM_INPUT("WCD_TX_DUMMY"),
  2197. SND_SOC_DAPM_OUTPUT("WCD_RX_DUMMY"),
  2198. /*tx widgets*/
  2199. SND_SOC_DAPM_ADC_E("ADC1", NULL, SND_SOC_NOPM, 0, 0,
  2200. wcd937x_codec_enable_adc,
  2201. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2202. SND_SOC_DAPM_ADC_E("ADC2", NULL, SND_SOC_NOPM, 1, 0,
  2203. wcd937x_codec_enable_adc,
  2204. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2205. SND_SOC_DAPM_MIXER_E("ADC1 REQ", SND_SOC_NOPM, 0, 0,
  2206. NULL, 0, wcd937x_enable_req,
  2207. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2208. SND_SOC_DAPM_MIXER_E("ADC2 REQ", SND_SOC_NOPM, 0, 0,
  2209. NULL, 0, wcd937x_enable_req,
  2210. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2211. SND_SOC_DAPM_MUX("ADC2 MUX", SND_SOC_NOPM, 0, 0,
  2212. &tx_adc2_mux),
  2213. /*tx mixers*/
  2214. SND_SOC_DAPM_MIXER_E("ADC1_MIXER", SND_SOC_NOPM, 0, 0,
  2215. adc1_switch, ARRAY_SIZE(adc1_switch),
  2216. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2217. SND_SOC_DAPM_POST_PMD),
  2218. SND_SOC_DAPM_MIXER_E("ADC2_MIXER", SND_SOC_NOPM, 1, 0,
  2219. adc2_switch, ARRAY_SIZE(adc2_switch),
  2220. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2221. SND_SOC_DAPM_POST_PMD),
  2222. /* micbias widgets*/
  2223. SND_SOC_DAPM_SUPPLY("MIC BIAS1", SND_SOC_NOPM, 0, 0,
  2224. wcd937x_codec_enable_micbias,
  2225. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2226. SND_SOC_DAPM_POST_PMD),
  2227. SND_SOC_DAPM_SUPPLY("MIC BIAS2", SND_SOC_NOPM, 0, 0,
  2228. wcd937x_codec_enable_micbias,
  2229. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2230. SND_SOC_DAPM_POST_PMD),
  2231. SND_SOC_DAPM_SUPPLY("MIC BIAS3", SND_SOC_NOPM, 0, 0,
  2232. wcd937x_codec_enable_micbias,
  2233. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2234. SND_SOC_DAPM_POST_PMD),
  2235. SND_SOC_DAPM_SUPPLY("VDD_BUCK", SND_SOC_NOPM, 0, 0,
  2236. wcd937x_codec_enable_vdd_buck,
  2237. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2238. SND_SOC_DAPM_SUPPLY_S("CLS_H_PORT", 1, SND_SOC_NOPM, 0, 0,
  2239. wcd937x_enable_clsh,
  2240. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2241. /*rx widgets*/
  2242. SND_SOC_DAPM_PGA_E("EAR PGA", WCD937X_ANA_EAR, 7, 0, NULL, 0,
  2243. wcd937x_codec_enable_ear_pa,
  2244. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2245. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2246. SND_SOC_DAPM_PGA_E("AUX PGA", WCD937X_AUX_AUXPA, 7, 0, NULL, 0,
  2247. wcd937x_codec_enable_aux_pa,
  2248. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2249. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2250. SND_SOC_DAPM_PGA_E("HPHL PGA", WCD937X_ANA_HPH, 7, 0, NULL, 0,
  2251. wcd937x_codec_enable_hphl_pa,
  2252. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2253. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2254. SND_SOC_DAPM_PGA_E("HPHR PGA", WCD937X_ANA_HPH, 6, 0, NULL, 0,
  2255. wcd937x_codec_enable_hphr_pa,
  2256. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2257. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2258. SND_SOC_DAPM_DAC_E("RDAC1", NULL, SND_SOC_NOPM, 0, 0,
  2259. wcd937x_codec_hphl_dac_event,
  2260. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2261. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2262. SND_SOC_DAPM_DAC_E("RDAC2", NULL, SND_SOC_NOPM, 0, 0,
  2263. wcd937x_codec_hphr_dac_event,
  2264. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2265. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2266. SND_SOC_DAPM_DAC_E("RDAC3", NULL, SND_SOC_NOPM, 0, 0,
  2267. wcd937x_codec_ear_dac_event,
  2268. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2269. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2270. SND_SOC_DAPM_DAC_E("RDAC4", NULL, SND_SOC_NOPM, 0, 0,
  2271. wcd937x_codec_aux_dac_event,
  2272. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2273. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2274. SND_SOC_DAPM_MUX("RDAC3_MUX", SND_SOC_NOPM, 0, 0, &rx_rdac3_mux),
  2275. SND_SOC_DAPM_MIXER_E("RX1", SND_SOC_NOPM, 0, 0, NULL, 0,
  2276. wcd937x_enable_rx1, SND_SOC_DAPM_PRE_PMU |
  2277. SND_SOC_DAPM_POST_PMD),
  2278. SND_SOC_DAPM_MIXER_E("RX2", SND_SOC_NOPM, 0, 0, NULL, 0,
  2279. wcd937x_enable_rx2, SND_SOC_DAPM_PRE_PMU |
  2280. SND_SOC_DAPM_POST_PMD),
  2281. SND_SOC_DAPM_MIXER_E("RX3", SND_SOC_NOPM, 0, 0, NULL, 0,
  2282. wcd937x_enable_rx3, SND_SOC_DAPM_PRE_PMU |
  2283. SND_SOC_DAPM_POST_PMD),
  2284. /* rx mixer widgets*/
  2285. SND_SOC_DAPM_MIXER("EAR_RDAC", SND_SOC_NOPM, 0, 0,
  2286. ear_rdac_switch, ARRAY_SIZE(ear_rdac_switch)),
  2287. SND_SOC_DAPM_MIXER("AUX_RDAC", SND_SOC_NOPM, 0, 0,
  2288. aux_rdac_switch, ARRAY_SIZE(aux_rdac_switch)),
  2289. SND_SOC_DAPM_MIXER("HPHL_RDAC", SND_SOC_NOPM, 0, 0,
  2290. hphl_rdac_switch, ARRAY_SIZE(hphl_rdac_switch)),
  2291. SND_SOC_DAPM_MIXER("HPHR_RDAC", SND_SOC_NOPM, 0, 0,
  2292. hphr_rdac_switch, ARRAY_SIZE(hphr_rdac_switch)),
  2293. /*output widgets tx*/
  2294. SND_SOC_DAPM_OUTPUT("ADC1_OUTPUT"),
  2295. SND_SOC_DAPM_OUTPUT("ADC2_OUTPUT"),
  2296. SND_SOC_DAPM_OUTPUT("WCD_TX_OUTPUT"),
  2297. /*output widgets rx*/
  2298. SND_SOC_DAPM_OUTPUT("EAR"),
  2299. SND_SOC_DAPM_OUTPUT("AUX"),
  2300. SND_SOC_DAPM_OUTPUT("HPHL"),
  2301. SND_SOC_DAPM_OUTPUT("HPHR"),
  2302. /* micbias pull up widgets*/
  2303. SND_SOC_DAPM_SUPPLY("VA MIC BIAS1", SND_SOC_NOPM, 0, 0,
  2304. wcd937x_codec_enable_micbias_pullup,
  2305. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2306. SND_SOC_DAPM_POST_PMD),
  2307. SND_SOC_DAPM_SUPPLY("VA MIC BIAS2", SND_SOC_NOPM, 0, 0,
  2308. wcd937x_codec_enable_micbias_pullup,
  2309. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2310. SND_SOC_DAPM_POST_PMD),
  2311. SND_SOC_DAPM_SUPPLY("VA MIC BIAS3", SND_SOC_NOPM, 0, 0,
  2312. wcd937x_codec_enable_micbias_pullup,
  2313. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2314. SND_SOC_DAPM_POST_PMD),
  2315. };
  2316. static const struct snd_soc_dapm_widget wcd9375_dapm_widgets[] = {
  2317. /*input widgets*/
  2318. SND_SOC_DAPM_INPUT("AMIC4"),
  2319. /*tx widgets*/
  2320. SND_SOC_DAPM_ADC_E("ADC3", NULL, SND_SOC_NOPM, 2, 0,
  2321. wcd937x_codec_enable_adc,
  2322. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2323. SND_SOC_DAPM_MIXER_E("ADC3 REQ", SND_SOC_NOPM, 0, 0,
  2324. NULL, 0, wcd937x_enable_req,
  2325. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2326. SND_SOC_DAPM_ADC_E("DMIC1", NULL, SND_SOC_NOPM, 0, 0,
  2327. wcd937x_codec_enable_dmic,
  2328. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2329. SND_SOC_DAPM_ADC_E("DMIC2", NULL, SND_SOC_NOPM, 1, 0,
  2330. wcd937x_codec_enable_dmic,
  2331. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2332. SND_SOC_DAPM_ADC_E("DMIC3", NULL, SND_SOC_NOPM, 2, 0,
  2333. wcd937x_codec_enable_dmic,
  2334. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2335. SND_SOC_DAPM_ADC_E("DMIC4", NULL, SND_SOC_NOPM, 3, 0,
  2336. wcd937x_codec_enable_dmic,
  2337. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2338. SND_SOC_DAPM_ADC_E("DMIC5", NULL, SND_SOC_NOPM, 4, 0,
  2339. wcd937x_codec_enable_dmic,
  2340. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2341. SND_SOC_DAPM_ADC_E("DMIC6", NULL, SND_SOC_NOPM, 5, 0,
  2342. wcd937x_codec_enable_dmic,
  2343. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2344. /*tx mixer widgets*/
  2345. SND_SOC_DAPM_MIXER_E("DMIC1_MIXER", SND_SOC_NOPM, 0,
  2346. 0, dmic1_switch, ARRAY_SIZE(dmic1_switch),
  2347. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2348. SND_SOC_DAPM_POST_PMD),
  2349. SND_SOC_DAPM_MIXER_E("DMIC2_MIXER", SND_SOC_NOPM, 1,
  2350. 0, dmic2_switch, ARRAY_SIZE(dmic2_switch),
  2351. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2352. SND_SOC_DAPM_POST_PMD),
  2353. SND_SOC_DAPM_MIXER_E("DMIC3_MIXER", SND_SOC_NOPM, 2,
  2354. 0, dmic3_switch, ARRAY_SIZE(dmic3_switch),
  2355. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2356. SND_SOC_DAPM_POST_PMD),
  2357. SND_SOC_DAPM_MIXER_E("DMIC4_MIXER", SND_SOC_NOPM, 3,
  2358. 0, dmic4_switch, ARRAY_SIZE(dmic4_switch),
  2359. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2360. SND_SOC_DAPM_POST_PMD),
  2361. SND_SOC_DAPM_MIXER_E("DMIC5_MIXER", SND_SOC_NOPM, 4,
  2362. 0, dmic5_switch, ARRAY_SIZE(dmic5_switch),
  2363. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2364. SND_SOC_DAPM_POST_PMD),
  2365. SND_SOC_DAPM_MIXER_E("DMIC6_MIXER", SND_SOC_NOPM, 5,
  2366. 0, dmic6_switch, ARRAY_SIZE(dmic6_switch),
  2367. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2368. SND_SOC_DAPM_POST_PMD),
  2369. SND_SOC_DAPM_MIXER_E("ADC3_MIXER", SND_SOC_NOPM, 2, 0, adc3_switch,
  2370. ARRAY_SIZE(adc3_switch), wcd937x_tx_swr_ctrl,
  2371. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2372. /*output widgets*/
  2373. SND_SOC_DAPM_OUTPUT("DMIC1_OUTPUT"),
  2374. SND_SOC_DAPM_OUTPUT("DMIC2_OUTPUT"),
  2375. SND_SOC_DAPM_OUTPUT("DMIC3_OUTPUT"),
  2376. SND_SOC_DAPM_OUTPUT("DMIC4_OUTPUT"),
  2377. SND_SOC_DAPM_OUTPUT("DMIC5_OUTPUT"),
  2378. SND_SOC_DAPM_OUTPUT("DMIC6_OUTPUT"),
  2379. SND_SOC_DAPM_OUTPUT("ADC3_OUTPUT"),
  2380. };
  2381. static const struct snd_soc_dapm_route wcd937x_audio_map[] = {
  2382. {"WCD_TX_DUMMY", NULL, "WCD_TX_OUTPUT"},
  2383. {"WCD_TX_OUTPUT", NULL, "ADC1_MIXER"},
  2384. {"ADC1_MIXER", "Switch", "ADC1 REQ"},
  2385. {"ADC1 REQ", NULL, "ADC1"},
  2386. {"ADC1", NULL, "AMIC1"},
  2387. {"WCD_TX_OUTPUT", NULL, "ADC2_MIXER"},
  2388. {"ADC2_MIXER", "Switch", "ADC2 REQ"},
  2389. {"ADC2 REQ", NULL, "ADC2"},
  2390. {"ADC2", NULL, "ADC2 MUX"},
  2391. {"ADC2 MUX", "INP3", "AMIC3"},
  2392. {"ADC2 MUX", "INP2", "AMIC2"},
  2393. {"IN1_HPHL", NULL, "WCD_RX_DUMMY"},
  2394. {"IN1_HPHL", NULL, "VDD_BUCK"},
  2395. {"IN1_HPHL", NULL, "CLS_H_PORT"},
  2396. {"RX1", NULL, "IN1_HPHL"},
  2397. {"RDAC1", NULL, "RX1"},
  2398. {"HPHL_RDAC", "Switch", "RDAC1"},
  2399. {"HPHL PGA", NULL, "HPHL_RDAC"},
  2400. {"HPHL", NULL, "HPHL PGA"},
  2401. {"IN2_HPHR", NULL, "WCD_RX_DUMMY"},
  2402. {"IN2_HPHR", NULL, "VDD_BUCK"},
  2403. {"IN2_HPHR", NULL, "CLS_H_PORT"},
  2404. {"RX2", NULL, "IN2_HPHR"},
  2405. {"RDAC2", NULL, "RX2"},
  2406. {"HPHR_RDAC", "Switch", "RDAC2"},
  2407. {"HPHR PGA", NULL, "HPHR_RDAC"},
  2408. {"HPHR", NULL, "HPHR PGA"},
  2409. {"IN3_AUX", NULL, "WCD_RX_DUMMY"},
  2410. {"IN3_AUX", NULL, "VDD_BUCK"},
  2411. {"IN3_AUX", NULL, "CLS_H_PORT"},
  2412. {"RX3", NULL, "IN3_AUX"},
  2413. {"RDAC4", NULL, "RX3"},
  2414. {"AUX_RDAC", "Switch", "RDAC4"},
  2415. {"AUX PGA", NULL, "AUX_RDAC"},
  2416. {"AUX", NULL, "AUX PGA"},
  2417. {"RDAC3_MUX", "RX3", "RX3"},
  2418. {"RDAC3_MUX", "RX1", "RX1"},
  2419. {"RDAC3", NULL, "RDAC3_MUX"},
  2420. {"EAR_RDAC", "Switch", "RDAC3"},
  2421. {"EAR PGA", NULL, "EAR_RDAC"},
  2422. {"EAR", NULL, "EAR PGA"},
  2423. };
  2424. static const struct snd_soc_dapm_route wcd9375_audio_map[] = {
  2425. {"WCD_TX_DUMMY", NULL, "WCD_TX_OUTPUT"},
  2426. {"WCD_TX_OUTPUT", NULL, "ADC3_MIXER"},
  2427. {"ADC3_OUTPUT", NULL, "ADC3_MIXER"},
  2428. {"ADC3_MIXER", "Switch", "ADC3 REQ"},
  2429. {"ADC3 REQ", NULL, "ADC3"},
  2430. {"ADC3", NULL, "AMIC4"},
  2431. {"WCD_TX_OUTPUT", NULL, "DMIC1_MIXER"},
  2432. {"DMIC1_OUTPUT", NULL, "DMIC1_MIXER"},
  2433. {"DMIC1_MIXER", "Switch", "DMIC1"},
  2434. {"WCD_TX_OUTPUT", NULL, "DMIC2_MIXER"},
  2435. {"DMIC2_OUTPUT", NULL, "DMIC2_MIXER"},
  2436. {"DMIC2_MIXER", "Switch", "DMIC2"},
  2437. {"WCD_TX_OUTPUT", NULL, "DMIC3_MIXER"},
  2438. {"DMIC3_OUTPUT", NULL, "DMIC3_MIXER"},
  2439. {"DMIC3_MIXER", "Switch", "DMIC3"},
  2440. {"WCD_TX_OUTPUT", NULL, "DMIC4_MIXER"},
  2441. {"DMIC4_OUTPUT", NULL, "DMIC4_MIXER"},
  2442. {"DMIC4_MIXER", "Switch", "DMIC4"},
  2443. {"WCD_TX_OUTPUT", NULL, "DMIC5_MIXER"},
  2444. {"DMIC5_OUTPUT", NULL, "DMIC5_MIXER"},
  2445. {"DMIC5_MIXER", "Switch", "DMIC5"},
  2446. {"WCD_TX_OUTPUT", NULL, "DMIC6_MIXER"},
  2447. {"DMIC6_OUTPUT", NULL, "DMIC6_MIXER"},
  2448. {"DMIC6_MIXER", "Switch", "DMIC6"},
  2449. };
  2450. static ssize_t wcd937x_version_read(struct snd_info_entry *entry,
  2451. void *file_private_data,
  2452. struct file *file,
  2453. char __user *buf, size_t count,
  2454. loff_t pos)
  2455. {
  2456. struct wcd937x_priv *priv;
  2457. char buffer[WCD937X_VERSION_ENTRY_SIZE];
  2458. int len = 0;
  2459. priv = (struct wcd937x_priv *) entry->private_data;
  2460. if (!priv) {
  2461. pr_err("%s: wcd937x priv is null\n", __func__);
  2462. return -EINVAL;
  2463. }
  2464. switch (priv->version) {
  2465. case WCD937X_VERSION_1_0:
  2466. len = snprintf(buffer, sizeof(buffer), "WCD937X_1_0\n");
  2467. break;
  2468. default:
  2469. len = snprintf(buffer, sizeof(buffer), "VER_UNDEFINED\n");
  2470. }
  2471. return simple_read_from_buffer(buf, count, &pos, buffer, len);
  2472. }
  2473. static struct snd_info_entry_ops wcd937x_info_ops = {
  2474. .read = wcd937x_version_read,
  2475. };
  2476. static ssize_t wcd937x_variant_read(struct snd_info_entry *entry,
  2477. void *file_private_data,
  2478. struct file *file,
  2479. char __user *buf, size_t count,
  2480. loff_t pos)
  2481. {
  2482. struct wcd937x_priv *priv;
  2483. char buffer[WCD937X_VARIANT_ENTRY_SIZE];
  2484. int len = 0;
  2485. priv = (struct wcd937x_priv *) entry->private_data;
  2486. if (!priv) {
  2487. pr_err("%s: wcd937x priv is null\n", __func__);
  2488. return -EINVAL;
  2489. }
  2490. switch (priv->variant) {
  2491. case WCD9370_VARIANT:
  2492. len = snprintf(buffer, sizeof(buffer), "WCD9370\n");
  2493. break;
  2494. case WCD9375_VARIANT:
  2495. len = snprintf(buffer, sizeof(buffer), "WCD9375\n");
  2496. break;
  2497. default:
  2498. len = snprintf(buffer, sizeof(buffer), "VER_UNDEFINED\n");
  2499. }
  2500. return simple_read_from_buffer(buf, count, &pos, buffer, len);
  2501. }
  2502. static struct snd_info_entry_ops wcd937x_variant_ops = {
  2503. .read = wcd937x_variant_read,
  2504. };
  2505. /*
  2506. * wcd937x_get_codec_variant
  2507. * @component: component instance
  2508. *
  2509. * Return: codec variant or -EINVAL in error.
  2510. */
  2511. int wcd937x_get_codec_variant(struct snd_soc_component *component)
  2512. {
  2513. struct wcd937x_priv *priv = NULL;
  2514. if (!component)
  2515. return -EINVAL;
  2516. priv = snd_soc_component_get_drvdata(component);
  2517. if (!priv) {
  2518. dev_err(component->dev,
  2519. "%s:wcd937x not probed\n", __func__);
  2520. return 0;
  2521. }
  2522. return priv->variant;
  2523. }
  2524. EXPORT_SYMBOL_GPL(wcd937x_get_codec_variant);
  2525. /*
  2526. * wcd937x_info_create_codec_entry - creates wcd937x module
  2527. * @codec_root: The parent directory
  2528. * @component: component instance
  2529. *
  2530. * Creates wcd937x module, variant and version entry under the given
  2531. * parent directory.
  2532. *
  2533. * Return: 0 on success or negative error code on failure.
  2534. */
  2535. int wcd937x_info_create_codec_entry(struct snd_info_entry *codec_root,
  2536. struct snd_soc_component *component)
  2537. {
  2538. struct snd_info_entry *version_entry;
  2539. struct snd_info_entry *variant_entry;
  2540. struct wcd937x_priv *priv;
  2541. struct snd_soc_card *card;
  2542. if (!codec_root || !component)
  2543. return -EINVAL;
  2544. priv = snd_soc_component_get_drvdata(component);
  2545. if (priv->entry) {
  2546. dev_dbg(priv->dev,
  2547. "%s:wcd937x module already created\n", __func__);
  2548. return 0;
  2549. }
  2550. card = component->card;
  2551. priv->entry = snd_info_create_module_entry(codec_root->module,
  2552. "wcd937x", codec_root);
  2553. if (!priv->entry) {
  2554. dev_dbg(component->dev, "%s: failed to create wcd937x entry\n",
  2555. __func__);
  2556. return -ENOMEM;
  2557. }
  2558. priv->entry->mode = S_IFDIR | 0555;
  2559. if (snd_info_register(priv->entry) < 0) {
  2560. snd_info_free_entry(priv->entry);
  2561. return -ENOMEM;
  2562. }
  2563. version_entry = snd_info_create_card_entry(card->snd_card,
  2564. "version",
  2565. priv->entry);
  2566. if (!version_entry) {
  2567. dev_dbg(component->dev, "%s: failed to create wcd937x version entry\n",
  2568. __func__);
  2569. snd_info_free_entry(priv->entry);
  2570. return -ENOMEM;
  2571. }
  2572. version_entry->private_data = priv;
  2573. version_entry->size = WCD937X_VERSION_ENTRY_SIZE;
  2574. version_entry->content = SNDRV_INFO_CONTENT_DATA;
  2575. version_entry->c.ops = &wcd937x_info_ops;
  2576. if (snd_info_register(version_entry) < 0) {
  2577. snd_info_free_entry(version_entry);
  2578. snd_info_free_entry(priv->entry);
  2579. return -ENOMEM;
  2580. }
  2581. priv->version_entry = version_entry;
  2582. variant_entry = snd_info_create_card_entry(card->snd_card,
  2583. "variant",
  2584. priv->entry);
  2585. if (!variant_entry) {
  2586. dev_dbg(component->dev,
  2587. "%s: failed to create wcd937x variant entry\n",
  2588. __func__);
  2589. snd_info_free_entry(version_entry);
  2590. snd_info_free_entry(priv->entry);
  2591. return -ENOMEM;
  2592. }
  2593. variant_entry->private_data = priv;
  2594. variant_entry->size = WCD937X_VARIANT_ENTRY_SIZE;
  2595. variant_entry->content = SNDRV_INFO_CONTENT_DATA;
  2596. variant_entry->c.ops = &wcd937x_variant_ops;
  2597. if (snd_info_register(variant_entry) < 0) {
  2598. snd_info_free_entry(variant_entry);
  2599. snd_info_free_entry(version_entry);
  2600. snd_info_free_entry(priv->entry);
  2601. return -ENOMEM;
  2602. }
  2603. priv->variant_entry = variant_entry;
  2604. return 0;
  2605. }
  2606. EXPORT_SYMBOL(wcd937x_info_create_codec_entry);
  2607. static int wcd937x_set_micbias_data(struct wcd937x_priv *wcd937x,
  2608. struct wcd937x_pdata *pdata)
  2609. {
  2610. int vout_ctl_1 = 0, vout_ctl_2 = 0, vout_ctl_3 = 0;
  2611. int rc = 0;
  2612. if (!pdata) {
  2613. dev_err(wcd937x->dev, "%s: NULL pdata\n", __func__);
  2614. return -ENODEV;
  2615. }
  2616. /* set micbias voltage */
  2617. vout_ctl_1 = wcd937x_get_micb_vout_ctl_val(pdata->micbias.micb1_mv);
  2618. vout_ctl_2 = wcd937x_get_micb_vout_ctl_val(pdata->micbias.micb2_mv);
  2619. vout_ctl_3 = wcd937x_get_micb_vout_ctl_val(pdata->micbias.micb3_mv);
  2620. if (vout_ctl_1 < 0 || vout_ctl_2 < 0 || vout_ctl_3 < 0) {
  2621. rc = -EINVAL;
  2622. goto done;
  2623. }
  2624. regmap_update_bits(wcd937x->regmap, WCD937X_ANA_MICB1, 0x3F,
  2625. vout_ctl_1);
  2626. regmap_update_bits(wcd937x->regmap, WCD937X_ANA_MICB2, 0x3F,
  2627. vout_ctl_2);
  2628. regmap_update_bits(wcd937x->regmap, WCD937X_ANA_MICB3, 0x3F,
  2629. vout_ctl_3);
  2630. done:
  2631. return rc;
  2632. }
  2633. static int wcd937x_soc_codec_probe(struct snd_soc_component *component)
  2634. {
  2635. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  2636. struct snd_soc_dapm_context *dapm =
  2637. snd_soc_component_get_dapm(component);
  2638. int variant;
  2639. int ret = -EINVAL;
  2640. dev_info(component->dev, "%s()\n", __func__);
  2641. wcd937x = snd_soc_component_get_drvdata(component);
  2642. if (!wcd937x)
  2643. return -EINVAL;
  2644. wcd937x->component = component;
  2645. snd_soc_component_init_regmap(component, wcd937x->regmap);
  2646. devm_regmap_qti_debugfs_register(&wcd937x->tx_swr_dev->dev, wcd937x->regmap);
  2647. variant = (snd_soc_component_read(
  2648. component, WCD937X_DIGITAL_EFUSE_REG_0) & 0x1E) >> 1;
  2649. wcd937x->variant = variant;
  2650. wcd937x->adc_count = 0;
  2651. wcd937x->fw_data = devm_kzalloc(component->dev,
  2652. sizeof(*(wcd937x->fw_data)),
  2653. GFP_KERNEL);
  2654. if (!wcd937x->fw_data) {
  2655. dev_err(component->dev, "Failed to allocate fw_data\n");
  2656. ret = -ENOMEM;
  2657. goto err;
  2658. }
  2659. set_bit(WCD9XXX_MBHC_CAL, wcd937x->fw_data->cal_bit);
  2660. ret = wcd_cal_create_hwdep(wcd937x->fw_data,
  2661. WCD9XXX_CODEC_HWDEP_NODE, component);
  2662. if (ret < 0) {
  2663. dev_err(component->dev, "%s hwdep failed %d\n", __func__, ret);
  2664. goto err_hwdep;
  2665. }
  2666. ret = wcd937x_mbhc_init(&wcd937x->mbhc, component, wcd937x->fw_data);
  2667. if (ret) {
  2668. pr_err("%s: mbhc initialization failed\n", __func__);
  2669. goto err_hwdep;
  2670. }
  2671. snd_soc_dapm_ignore_suspend(dapm, "AMIC1");
  2672. snd_soc_dapm_ignore_suspend(dapm, "AMIC2");
  2673. snd_soc_dapm_ignore_suspend(dapm, "AMIC3");
  2674. snd_soc_dapm_ignore_suspend(dapm, "IN1_HPHL");
  2675. snd_soc_dapm_ignore_suspend(dapm, "IN2_HPHR");
  2676. snd_soc_dapm_ignore_suspend(dapm, "IN3_AUX");
  2677. snd_soc_dapm_ignore_suspend(dapm, "ADC1_OUTPUT");
  2678. snd_soc_dapm_ignore_suspend(dapm, "ADC2_OUTPUT");
  2679. snd_soc_dapm_ignore_suspend(dapm, "WCD_TX_OUTPUT");
  2680. snd_soc_dapm_ignore_suspend(dapm, "EAR");
  2681. snd_soc_dapm_ignore_suspend(dapm, "AUX");
  2682. snd_soc_dapm_ignore_suspend(dapm, "HPHL");
  2683. snd_soc_dapm_ignore_suspend(dapm, "HPHR");
  2684. snd_soc_dapm_ignore_suspend(dapm, "WCD_TX_DUMMY");
  2685. snd_soc_dapm_ignore_suspend(dapm, "WCD_RX_DUMMY");
  2686. snd_soc_dapm_sync(dapm);
  2687. wcd_cls_h_init(&wcd937x->clsh_info);
  2688. wcd937x_init_reg(component);
  2689. if (wcd937x->variant == WCD9375_VARIANT) {
  2690. ret = snd_soc_dapm_new_controls(dapm, wcd9375_dapm_widgets,
  2691. ARRAY_SIZE(wcd9375_dapm_widgets));
  2692. if (ret < 0) {
  2693. dev_err(component->dev, "%s: Failed to add snd_ctls\n",
  2694. __func__);
  2695. goto err_hwdep;
  2696. }
  2697. ret = snd_soc_dapm_add_routes(dapm, wcd9375_audio_map,
  2698. ARRAY_SIZE(wcd9375_audio_map));
  2699. if (ret < 0) {
  2700. dev_err(component->dev, "%s: Failed to add routes\n",
  2701. __func__);
  2702. goto err_hwdep;
  2703. }
  2704. snd_soc_dapm_ignore_suspend(dapm, "AMIC4");
  2705. snd_soc_dapm_ignore_suspend(dapm, "DMIC1_OUTPUT");
  2706. snd_soc_dapm_ignore_suspend(dapm, "DMIC2_OUTPUT");
  2707. snd_soc_dapm_ignore_suspend(dapm, "DMIC3_OUTPUT");
  2708. snd_soc_dapm_ignore_suspend(dapm, "DMIC4_OUTPUT");
  2709. snd_soc_dapm_ignore_suspend(dapm, "DMIC5_OUTPUT");
  2710. snd_soc_dapm_ignore_suspend(dapm, "DMIC6_OUTPUT");
  2711. snd_soc_dapm_ignore_suspend(dapm, "ADC3_OUTPUT");
  2712. snd_soc_dapm_sync(dapm);
  2713. }
  2714. wcd937x->version = WCD937X_VERSION_1_0;
  2715. /* Register event notifier */
  2716. wcd937x->nblock.notifier_call = wcd937x_event_notify;
  2717. if (wcd937x->register_notifier) {
  2718. ret = wcd937x->register_notifier(wcd937x->handle,
  2719. &wcd937x->nblock,
  2720. true);
  2721. if (ret) {
  2722. dev_err(component->dev,
  2723. "%s: Failed to register notifier %d\n",
  2724. __func__, ret);
  2725. return ret;
  2726. }
  2727. }
  2728. return ret;
  2729. err_hwdep:
  2730. wcd937x->fw_data = NULL;
  2731. err:
  2732. return ret;
  2733. }
  2734. static void wcd937x_soc_codec_remove(struct snd_soc_component *component)
  2735. {
  2736. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  2737. if (!wcd937x)
  2738. return;
  2739. if (wcd937x->register_notifier)
  2740. wcd937x->register_notifier(wcd937x->handle,
  2741. &wcd937x->nblock,
  2742. false);
  2743. return;
  2744. }
  2745. static const struct snd_soc_component_driver soc_codec_dev_wcd937x = {
  2746. .name = WCD937X_DRV_NAME,
  2747. .probe = wcd937x_soc_codec_probe,
  2748. .remove = wcd937x_soc_codec_remove,
  2749. .controls = wcd937x_snd_controls,
  2750. .num_controls = ARRAY_SIZE(wcd937x_snd_controls),
  2751. .dapm_widgets = wcd937x_dapm_widgets,
  2752. .num_dapm_widgets = ARRAY_SIZE(wcd937x_dapm_widgets),
  2753. .dapm_routes = wcd937x_audio_map,
  2754. .num_dapm_routes = ARRAY_SIZE(wcd937x_audio_map),
  2755. };
  2756. #ifdef CONFIG_PM_SLEEP
  2757. static int wcd937x_suspend(struct device *dev)
  2758. {
  2759. struct wcd937x_priv *wcd937x = NULL;
  2760. int ret = 0;
  2761. struct wcd937x_pdata *pdata = NULL;
  2762. if (!dev)
  2763. return -ENODEV;
  2764. wcd937x = dev_get_drvdata(dev);
  2765. if (!wcd937x)
  2766. return -EINVAL;
  2767. pdata = dev_get_platdata(wcd937x->dev);
  2768. if (!pdata) {
  2769. dev_err(dev, "%s: pdata is NULL\n", __func__);
  2770. return -EINVAL;
  2771. }
  2772. if (test_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask)) {
  2773. ret = msm_cdc_disable_ondemand_supply(wcd937x->dev,
  2774. wcd937x->supplies,
  2775. pdata->regulator,
  2776. pdata->num_supplies,
  2777. "cdc-vdd-buck");
  2778. if (ret == -EINVAL) {
  2779. dev_err(dev, "%s: vdd buck is not disabled\n",
  2780. __func__);
  2781. return 0;
  2782. }
  2783. clear_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask);
  2784. }
  2785. return 0;
  2786. }
  2787. static int wcd937x_resume(struct device *dev)
  2788. {
  2789. return 0;
  2790. }
  2791. #endif
  2792. static int wcd937x_reset(struct device *dev)
  2793. {
  2794. struct wcd937x_priv *wcd937x = NULL;
  2795. int rc = 0;
  2796. int value = 0;
  2797. if (!dev)
  2798. return -ENODEV;
  2799. wcd937x = dev_get_drvdata(dev);
  2800. if (!wcd937x)
  2801. return -EINVAL;
  2802. if (!wcd937x->rst_np) {
  2803. dev_err(dev, "%s: reset gpio device node not specified\n",
  2804. __func__);
  2805. return -EINVAL;
  2806. }
  2807. value = msm_cdc_pinctrl_get_state(wcd937x->rst_np);
  2808. if (value > 0)
  2809. return 0;
  2810. rc = msm_cdc_pinctrl_select_sleep_state(wcd937x->rst_np);
  2811. if (rc) {
  2812. dev_err(dev, "%s: wcd sleep state request fail!\n",
  2813. __func__);
  2814. return -EPROBE_DEFER;
  2815. }
  2816. /* 20ms sleep required after pulling the reset gpio to LOW */
  2817. usleep_range(20, 30);
  2818. rc = msm_cdc_pinctrl_select_active_state(wcd937x->rst_np);
  2819. if (rc) {
  2820. dev_err(dev, "%s: wcd active state request fail!\n",
  2821. __func__);
  2822. return -EPROBE_DEFER;
  2823. }
  2824. /* 20ms sleep required after pulling the reset gpio to HIGH */
  2825. usleep_range(20, 30);
  2826. return rc;
  2827. }
  2828. static int wcd937x_read_of_property_u32(struct device *dev, const char *name,
  2829. u32 *val)
  2830. {
  2831. int rc = 0;
  2832. rc = of_property_read_u32(dev->of_node, name, val);
  2833. if (rc)
  2834. dev_err(dev, "%s: Looking up %s property in node %s failed\n",
  2835. __func__, name, dev->of_node->full_name);
  2836. return rc;
  2837. }
  2838. static void wcd937x_dt_parse_micbias_info(struct device *dev,
  2839. struct wcd937x_micbias_setting *mb)
  2840. {
  2841. u32 prop_val = 0;
  2842. int rc = 0;
  2843. /* MB1 */
  2844. if (of_find_property(dev->of_node, "qcom,cdc-micbias1-mv",
  2845. NULL)) {
  2846. rc = wcd937x_read_of_property_u32(dev,
  2847. "qcom,cdc-micbias1-mv",
  2848. &prop_val);
  2849. if (!rc)
  2850. mb->micb1_mv = prop_val;
  2851. } else {
  2852. dev_info(dev, "%s: Micbias1 DT property not found\n",
  2853. __func__);
  2854. }
  2855. /* MB2 */
  2856. if (of_find_property(dev->of_node, "qcom,cdc-micbias2-mv",
  2857. NULL)) {
  2858. rc = wcd937x_read_of_property_u32(dev,
  2859. "qcom,cdc-micbias2-mv",
  2860. &prop_val);
  2861. if (!rc)
  2862. mb->micb2_mv = prop_val;
  2863. } else {
  2864. dev_info(dev, "%s: Micbias2 DT property not found\n",
  2865. __func__);
  2866. }
  2867. /* MB3 */
  2868. if (of_find_property(dev->of_node, "qcom,cdc-micbias3-mv",
  2869. NULL)) {
  2870. rc = wcd937x_read_of_property_u32(dev,
  2871. "qcom,cdc-micbias3-mv",
  2872. &prop_val);
  2873. if (!rc)
  2874. mb->micb3_mv = prop_val;
  2875. } else {
  2876. dev_info(dev, "%s: Micbias3 DT property not found\n",
  2877. __func__);
  2878. }
  2879. }
  2880. static int wcd937x_reset_low(struct device *dev)
  2881. {
  2882. struct wcd937x_priv *wcd937x = NULL;
  2883. int rc = 0;
  2884. if (!dev)
  2885. return -ENODEV;
  2886. wcd937x = dev_get_drvdata(dev);
  2887. if (!wcd937x)
  2888. return -EINVAL;
  2889. if (!wcd937x->rst_np) {
  2890. dev_err(dev, "%s: reset gpio device node not specified\n",
  2891. __func__);
  2892. return -EINVAL;
  2893. }
  2894. rc = msm_cdc_pinctrl_select_sleep_state(wcd937x->rst_np);
  2895. if (rc) {
  2896. dev_err(dev, "%s: wcd sleep state request fail!\n",
  2897. __func__);
  2898. return rc;
  2899. }
  2900. /* 20ms sleep required after pulling the reset gpio to LOW */
  2901. usleep_range(20, 30);
  2902. return rc;
  2903. }
  2904. struct wcd937x_pdata *wcd937x_populate_dt_data(struct device *dev)
  2905. {
  2906. struct wcd937x_pdata *pdata = NULL;
  2907. pdata = kzalloc(sizeof(struct wcd937x_pdata),
  2908. GFP_KERNEL);
  2909. if (!pdata)
  2910. return NULL;
  2911. pdata->rst_np = of_parse_phandle(dev->of_node,
  2912. "qcom,wcd-rst-gpio-node", 0);
  2913. if (!pdata->rst_np) {
  2914. dev_err(dev, "%s: Looking up %s property in node %s failed\n",
  2915. __func__, "qcom,wcd-rst-gpio-node",
  2916. dev->of_node->full_name);
  2917. return NULL;
  2918. }
  2919. /* Parse power supplies */
  2920. msm_cdc_get_power_supplies(dev, &pdata->regulator,
  2921. &pdata->num_supplies);
  2922. if (!pdata->regulator || (pdata->num_supplies <= 0)) {
  2923. dev_err(dev, "%s: no power supplies defined for codec\n",
  2924. __func__);
  2925. return NULL;
  2926. }
  2927. pdata->rx_slave = of_parse_phandle(dev->of_node, "qcom,rx-slave", 0);
  2928. pdata->tx_slave = of_parse_phandle(dev->of_node, "qcom,tx-slave", 0);
  2929. wcd937x_dt_parse_micbias_info(dev, &pdata->micbias);
  2930. return pdata;
  2931. }
  2932. static int wcd937x_wakeup(void *handle, bool enable)
  2933. {
  2934. struct wcd937x_priv *priv;
  2935. if (!handle) {
  2936. pr_err("%s: NULL handle\n", __func__);
  2937. return -EINVAL;
  2938. }
  2939. priv = (struct wcd937x_priv *)handle;
  2940. if (!priv->tx_swr_dev) {
  2941. pr_err("%s: tx swr dev is NULL\n", __func__);
  2942. return -EINVAL;
  2943. }
  2944. if (enable)
  2945. return swr_device_wakeup_vote(priv->tx_swr_dev);
  2946. else
  2947. return swr_device_wakeup_unvote(priv->tx_swr_dev);
  2948. }
  2949. static irqreturn_t wcd937x_wd_handle_irq(int irq, void *data)
  2950. {
  2951. pr_err_ratelimited("%s: Watchdog interrupt for irq =%d triggered\n",
  2952. __func__, irq);
  2953. return IRQ_HANDLED;
  2954. }
  2955. static int wcd937x_bind(struct device *dev)
  2956. {
  2957. int ret = 0, i = 0;
  2958. struct wcd937x_priv *wcd937x = NULL;
  2959. struct wcd937x_pdata *pdata = NULL;
  2960. struct wcd_ctrl_platform_data *plat_data = NULL;
  2961. wcd937x = kzalloc(sizeof(struct wcd937x_priv), GFP_KERNEL);
  2962. if (!wcd937x)
  2963. return -ENOMEM;
  2964. dev_set_drvdata(dev, wcd937x);
  2965. pdata = wcd937x_populate_dt_data(dev);
  2966. if (!pdata) {
  2967. dev_err(dev, "%s: Fail to obtain platform data\n", __func__);
  2968. ret = -EINVAL;
  2969. goto err_pdata;
  2970. }
  2971. wcd937x->dev = dev;
  2972. wcd937x->dev->platform_data = pdata;
  2973. wcd937x->rst_np = pdata->rst_np;
  2974. ret = msm_cdc_init_supplies(dev, &wcd937x->supplies,
  2975. pdata->regulator, pdata->num_supplies);
  2976. if (!wcd937x->supplies) {
  2977. dev_err(dev, "%s: Cannot init wcd supplies\n",
  2978. __func__);
  2979. goto err_bind_all;
  2980. }
  2981. plat_data = dev_get_platdata(dev->parent);
  2982. if (!plat_data) {
  2983. dev_err(dev, "%s: platform data from parent is NULL\n",
  2984. __func__);
  2985. ret = -EINVAL;
  2986. goto err_bind_all;
  2987. }
  2988. wcd937x->handle = (void *)plat_data->handle;
  2989. if (!wcd937x->handle) {
  2990. dev_err(dev, "%s: handle is NULL\n", __func__);
  2991. ret = -EINVAL;
  2992. goto err_bind_all;
  2993. }
  2994. wcd937x->update_wcd_event = plat_data->update_wcd_event;
  2995. if (!wcd937x->update_wcd_event) {
  2996. dev_err(dev, "%s: update_wcd_event api is null!\n",
  2997. __func__);
  2998. ret = -EINVAL;
  2999. goto err_bind_all;
  3000. }
  3001. wcd937x->register_notifier = plat_data->register_notifier;
  3002. if (!wcd937x->register_notifier) {
  3003. dev_err(dev, "%s: register_notifier api is null!\n",
  3004. __func__);
  3005. ret = -EINVAL;
  3006. goto err_bind_all;
  3007. }
  3008. ret = msm_cdc_enable_static_supplies(dev, wcd937x->supplies,
  3009. pdata->regulator,
  3010. pdata->num_supplies);
  3011. if (ret) {
  3012. dev_err(dev, "%s: wcd static supply enable failed!\n",
  3013. __func__);
  3014. goto err_bind_all;
  3015. }
  3016. ret = wcd937x_reset(dev);
  3017. if (ret == -EPROBE_DEFER) {
  3018. dev_err(dev, "%s: wcd reset failed!\n", __func__);
  3019. goto err_bind_all;
  3020. }
  3021. /*
  3022. * Add 5msec delay to provide sufficient time for
  3023. * soundwire auto enumeration of slave devices as
  3024. * as per HW requirement.
  3025. */
  3026. usleep_range(5000, 5010);
  3027. wcd937x->wakeup = wcd937x_wakeup;
  3028. ret = component_bind_all(dev, wcd937x);
  3029. if (ret) {
  3030. dev_err(dev, "%s: Slave bind failed, ret = %d\n",
  3031. __func__, ret);
  3032. goto err_bind_all;
  3033. }
  3034. ret = wcd937x_parse_port_mapping(dev, "qcom,rx_swr_ch_map", CODEC_RX);
  3035. ret |= wcd937x_parse_port_mapping(dev, "qcom,tx_swr_ch_map", CODEC_TX);
  3036. if (ret) {
  3037. dev_err(dev, "Failed to read port mapping\n");
  3038. goto err;
  3039. }
  3040. ret = wcd937x_parse_port_params(dev, "qcom,swr-tx-port-params",
  3041. CODEC_TX);
  3042. if (ret) {
  3043. dev_err(dev, "Failed to read port params\n");
  3044. goto err;
  3045. }
  3046. wcd937x->rx_swr_dev = get_matching_swr_slave_device(pdata->rx_slave);
  3047. if (!wcd937x->rx_swr_dev) {
  3048. dev_err(dev, "%s: Could not find RX swr slave device\n",
  3049. __func__);
  3050. ret = -ENODEV;
  3051. goto err;
  3052. }
  3053. wcd937x->tx_swr_dev = get_matching_swr_slave_device(pdata->tx_slave);
  3054. if (!wcd937x->tx_swr_dev) {
  3055. dev_err(dev, "%s: Could not find TX swr slave device\n",
  3056. __func__);
  3057. ret = -ENODEV;
  3058. goto err;
  3059. }
  3060. swr_init_port_params(wcd937x->tx_swr_dev, SWR_NUM_PORTS,
  3061. wcd937x->swr_tx_port_params);
  3062. wcd937x->regmap = devm_regmap_init_swr(wcd937x->tx_swr_dev,
  3063. &wcd937x_regmap_config);
  3064. if (!wcd937x->regmap) {
  3065. dev_err(dev, "%s: Regmap init failed\n",
  3066. __func__);
  3067. goto err;
  3068. }
  3069. /* Set all interupts as edge triggered */
  3070. for (i = 0; i < wcd937x_regmap_irq_chip.num_regs; i++)
  3071. regmap_write(wcd937x->regmap,
  3072. (WCD937X_DIGITAL_INTR_LEVEL_0 + i), 0);
  3073. wcd937x_regmap_irq_chip.irq_drv_data = wcd937x;
  3074. wcd937x->irq_info.wcd_regmap_irq_chip = &wcd937x_regmap_irq_chip;
  3075. wcd937x->irq_info.codec_name = "WCD937X";
  3076. wcd937x->irq_info.regmap = wcd937x->regmap;
  3077. wcd937x->irq_info.dev = dev;
  3078. ret = wcd_irq_init(&wcd937x->irq_info, &wcd937x->virq);
  3079. if (ret) {
  3080. dev_err(dev, "%s: IRQ init failed: %d\n",
  3081. __func__, ret);
  3082. goto err;
  3083. }
  3084. wcd937x->tx_swr_dev->slave_irq = wcd937x->virq;
  3085. ret = wcd937x_set_micbias_data(wcd937x, pdata);
  3086. if (ret < 0) {
  3087. dev_err(dev, "%s: bad micbias pdata\n", __func__);
  3088. goto err_irq;
  3089. }
  3090. /* default L1 power setting */
  3091. wcd937x->tx_ch_pwr[0] = 1;
  3092. wcd937x->tx_ch_pwr[1] = 1;
  3093. mutex_init(&wcd937x->micb_lock);
  3094. mutex_init(&wcd937x->ana_tx_clk_lock);
  3095. /* Request for watchdog interrupt */
  3096. wcd_request_irq(&wcd937x->irq_info, WCD937X_IRQ_HPHR_PDM_WD_INT,
  3097. "HPHR PDM WD INT", wcd937x_wd_handle_irq, NULL);
  3098. wcd_request_irq(&wcd937x->irq_info, WCD937X_IRQ_HPHL_PDM_WD_INT,
  3099. "HPHL PDM WD INT", wcd937x_wd_handle_irq, NULL);
  3100. wcd_request_irq(&wcd937x->irq_info, WCD937X_IRQ_AUX_PDM_WD_INT,
  3101. "AUX PDM WD INT", wcd937x_wd_handle_irq, NULL);
  3102. /* Disable watchdog interrupt for HPH and AUX */
  3103. wcd_disable_irq(&wcd937x->irq_info, WCD937X_IRQ_HPHR_PDM_WD_INT);
  3104. wcd_disable_irq(&wcd937x->irq_info, WCD937X_IRQ_HPHL_PDM_WD_INT);
  3105. wcd_disable_irq(&wcd937x->irq_info, WCD937X_IRQ_AUX_PDM_WD_INT);
  3106. ret = snd_soc_register_component(dev, &soc_codec_dev_wcd937x,
  3107. wcd937x_dai, ARRAY_SIZE(wcd937x_dai));
  3108. if (ret) {
  3109. dev_err(dev, "%s: Codec registration failed\n",
  3110. __func__);
  3111. goto err_irq;
  3112. }
  3113. return ret;
  3114. err_irq:
  3115. wcd_irq_exit(&wcd937x->irq_info, wcd937x->virq);
  3116. err:
  3117. component_unbind_all(dev, wcd937x);
  3118. err_bind_all:
  3119. kfree(pdata);
  3120. err_pdata:
  3121. dev_set_drvdata(dev, NULL);
  3122. kfree(wcd937x);
  3123. return ret;
  3124. }
  3125. static void wcd937x_unbind(struct device *dev)
  3126. {
  3127. struct wcd937x_priv *wcd937x = dev_get_drvdata(dev);
  3128. struct wcd937x_pdata *pdata = dev_get_platdata(wcd937x->dev);
  3129. wcd_irq_exit(&wcd937x->irq_info, wcd937x->virq);
  3130. snd_soc_unregister_component(dev);
  3131. component_unbind_all(dev, wcd937x);
  3132. mutex_destroy(&wcd937x->micb_lock);
  3133. mutex_destroy(&wcd937x->ana_tx_clk_lock);
  3134. dev_set_drvdata(dev, NULL);
  3135. kfree(pdata);
  3136. kfree(wcd937x);
  3137. }
  3138. static const struct of_device_id wcd937x_dt_match[] = {
  3139. { .compatible = "qcom,wcd937x-codec" , .data = "wcd937x" },
  3140. {}
  3141. };
  3142. static const struct component_master_ops wcd937x_comp_ops = {
  3143. .bind = wcd937x_bind,
  3144. .unbind = wcd937x_unbind,
  3145. };
  3146. static int wcd937x_compare_of(struct device *dev, void *data)
  3147. {
  3148. return dev->of_node == data;
  3149. }
  3150. static void wcd937x_release_of(struct device *dev, void *data)
  3151. {
  3152. of_node_put(data);
  3153. }
  3154. static int wcd937x_add_slave_components(struct device *dev,
  3155. struct component_match **matchptr)
  3156. {
  3157. struct device_node *np, *rx_node, *tx_node;
  3158. np = dev->of_node;
  3159. rx_node = of_parse_phandle(np, "qcom,rx-slave", 0);
  3160. if (!rx_node) {
  3161. dev_err(dev, "%s: Rx-slave node not defined\n", __func__);
  3162. return -ENODEV;
  3163. }
  3164. of_node_get(rx_node);
  3165. component_match_add_release(dev, matchptr,
  3166. wcd937x_release_of,
  3167. wcd937x_compare_of,
  3168. rx_node);
  3169. tx_node = of_parse_phandle(np, "qcom,tx-slave", 0);
  3170. if (!tx_node) {
  3171. dev_err(dev, "%s: Tx-slave node not defined\n", __func__);
  3172. return -ENODEV;
  3173. }
  3174. of_node_get(tx_node);
  3175. component_match_add_release(dev, matchptr,
  3176. wcd937x_release_of,
  3177. wcd937x_compare_of,
  3178. tx_node);
  3179. return 0;
  3180. }
  3181. static int wcd937x_probe(struct platform_device *pdev)
  3182. {
  3183. struct component_match *match = NULL;
  3184. int ret;
  3185. ret = wcd937x_add_slave_components(&pdev->dev, &match);
  3186. if (ret)
  3187. return ret;
  3188. return component_master_add_with_match(&pdev->dev,
  3189. &wcd937x_comp_ops, match);
  3190. }
  3191. static int wcd937x_remove(struct platform_device *pdev)
  3192. {
  3193. component_master_del(&pdev->dev, &wcd937x_comp_ops);
  3194. dev_set_drvdata(&pdev->dev, NULL);
  3195. return 0;
  3196. }
  3197. #ifdef CONFIG_PM_SLEEP
  3198. static const struct dev_pm_ops wcd937x_dev_pm_ops = {
  3199. SET_SYSTEM_SLEEP_PM_OPS(
  3200. wcd937x_suspend,
  3201. wcd937x_resume
  3202. )
  3203. };
  3204. #endif
  3205. static struct platform_driver wcd937x_codec_driver = {
  3206. .probe = wcd937x_probe,
  3207. .remove = wcd937x_remove,
  3208. .driver = {
  3209. .name = "wcd937x_codec",
  3210. .owner = THIS_MODULE,
  3211. .of_match_table = of_match_ptr(wcd937x_dt_match),
  3212. #ifdef CONFIG_PM_SLEEP
  3213. .pm = &wcd937x_dev_pm_ops,
  3214. #endif
  3215. .suppress_bind_attrs = true,
  3216. },
  3217. };
  3218. module_platform_driver(wcd937x_codec_driver);
  3219. MODULE_DESCRIPTION("WCD937X Codec driver");
  3220. MODULE_LICENSE("GPL v2");