dp_main.c 268 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  65. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  66. static struct dp_soc *
  67. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  68. struct ol_if_ops *ol_ops, uint16_t device_id);
  69. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  70. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  71. uint8_t *peer_mac_addr,
  72. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  73. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  74. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  75. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  76. #define DP_INTR_POLL_TIMER_MS 10
  77. /* Generic AST entry aging timer value */
  78. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  79. /* WDS AST entry aging timer value */
  80. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  81. #define DP_WDS_AST_AGING_TIMER_CNT \
  82. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  83. #define DP_MCS_LENGTH (6*MAX_MCS)
  84. #define DP_NSS_LENGTH (6*SS_COUNT)
  85. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  86. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  87. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  88. #define DP_MAX_MCS_STRING_LEN 30
  89. #define DP_CURR_FW_STATS_AVAIL 19
  90. #define DP_HTT_DBG_EXT_STATS_MAX 256
  91. #define DP_MAX_SLEEP_TIME 100
  92. #ifndef QCA_WIFI_3_0_EMU
  93. #define SUSPEND_DRAIN_WAIT 500
  94. #else
  95. #define SUSPEND_DRAIN_WAIT 3000
  96. #endif
  97. #ifdef IPA_OFFLOAD
  98. /* Exclude IPA rings from the interrupt context */
  99. #define TX_RING_MASK_VAL 0xb
  100. #define RX_RING_MASK_VAL 0x7
  101. #else
  102. #define TX_RING_MASK_VAL 0xF
  103. #define RX_RING_MASK_VAL 0xF
  104. #endif
  105. #define STR_MAXLEN 64
  106. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  107. /* PPDU stats mask sent to FW to enable enhanced stats */
  108. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  109. /* PPDU stats mask sent to FW to support debug sniffer feature */
  110. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  111. /* PPDU stats mask sent to FW to support BPR feature*/
  112. #define DP_PPDU_STATS_CFG_BPR 0x2000
  113. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  114. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  115. DP_PPDU_STATS_CFG_ENH_STATS)
  116. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  117. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  118. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  119. #define RNG_ERR "SRNG setup failed for"
  120. /**
  121. * default_dscp_tid_map - Default DSCP-TID mapping
  122. *
  123. * DSCP TID
  124. * 000000 0
  125. * 001000 1
  126. * 010000 2
  127. * 011000 3
  128. * 100000 4
  129. * 101000 5
  130. * 110000 6
  131. * 111000 7
  132. */
  133. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  134. 0, 0, 0, 0, 0, 0, 0, 0,
  135. 1, 1, 1, 1, 1, 1, 1, 1,
  136. 2, 2, 2, 2, 2, 2, 2, 2,
  137. 3, 3, 3, 3, 3, 3, 3, 3,
  138. 4, 4, 4, 4, 4, 4, 4, 4,
  139. 5, 5, 5, 5, 5, 5, 5, 5,
  140. 6, 6, 6, 6, 6, 6, 6, 6,
  141. 7, 7, 7, 7, 7, 7, 7, 7,
  142. };
  143. /*
  144. * struct dp_rate_debug
  145. *
  146. * @mcs_type: print string for a given mcs
  147. * @valid: valid mcs rate?
  148. */
  149. struct dp_rate_debug {
  150. char mcs_type[DP_MAX_MCS_STRING_LEN];
  151. uint8_t valid;
  152. };
  153. #define MCS_VALID 1
  154. #define MCS_INVALID 0
  155. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  156. {
  157. {"OFDM 48 Mbps", MCS_VALID},
  158. {"OFDM 24 Mbps", MCS_VALID},
  159. {"OFDM 12 Mbps", MCS_VALID},
  160. {"OFDM 6 Mbps ", MCS_VALID},
  161. {"OFDM 54 Mbps", MCS_VALID},
  162. {"OFDM 36 Mbps", MCS_VALID},
  163. {"OFDM 18 Mbps", MCS_VALID},
  164. {"OFDM 9 Mbps ", MCS_VALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_VALID},
  170. },
  171. {
  172. {"CCK 11 Mbps Long ", MCS_VALID},
  173. {"CCK 5.5 Mbps Long ", MCS_VALID},
  174. {"CCK 2 Mbps Long ", MCS_VALID},
  175. {"CCK 1 Mbps Long ", MCS_VALID},
  176. {"CCK 11 Mbps Short ", MCS_VALID},
  177. {"CCK 5.5 Mbps Short", MCS_VALID},
  178. {"CCK 2 Mbps Short ", MCS_VALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_INVALID},
  183. {"INVALID ", MCS_INVALID},
  184. {"INVALID ", MCS_VALID},
  185. },
  186. {
  187. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  188. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  189. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  190. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  191. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  192. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  193. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  194. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  195. {"INVALID ", MCS_INVALID},
  196. {"INVALID ", MCS_INVALID},
  197. {"INVALID ", MCS_INVALID},
  198. {"INVALID ", MCS_INVALID},
  199. {"INVALID ", MCS_VALID},
  200. },
  201. {
  202. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  203. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  204. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  205. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  206. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  207. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  208. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  209. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  210. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  211. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  212. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  213. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  214. {"INVALID ", MCS_VALID},
  215. },
  216. {
  217. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  218. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  219. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  220. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  221. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  222. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  223. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  224. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  225. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  226. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  227. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  228. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  229. {"INVALID ", MCS_VALID},
  230. }
  231. };
  232. /**
  233. * dp_cpu_ring_map_type - dp tx cpu ring map
  234. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  235. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  236. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  237. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  238. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  239. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  240. */
  241. enum dp_cpu_ring_map_types {
  242. DP_NSS_DEFAULT_MAP,
  243. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  244. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  245. DP_NSS_DBDC_OFFLOADED_MAP,
  246. DP_NSS_DBTC_OFFLOADED_MAP,
  247. DP_NSS_CPU_RING_MAP_MAX
  248. };
  249. /**
  250. * @brief Cpu to tx ring map
  251. */
  252. #ifdef CONFIG_WIN
  253. static uint8_t
  254. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  255. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  256. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  257. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  258. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  259. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  260. };
  261. #else
  262. static uint8_t
  263. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  264. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  265. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  266. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  267. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  268. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  269. };
  270. #endif
  271. /**
  272. * @brief Select the type of statistics
  273. */
  274. enum dp_stats_type {
  275. STATS_FW = 0,
  276. STATS_HOST = 1,
  277. STATS_TYPE_MAX = 2,
  278. };
  279. /**
  280. * @brief General Firmware statistics options
  281. *
  282. */
  283. enum dp_fw_stats {
  284. TXRX_FW_STATS_INVALID = -1,
  285. };
  286. /**
  287. * dp_stats_mapping_table - Firmware and Host statistics
  288. * currently supported
  289. */
  290. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  291. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  292. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  293. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  294. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  295. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  296. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  297. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  298. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  299. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  300. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  301. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  302. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  303. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  304. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  305. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  306. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  307. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  308. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  309. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  310. /* Last ENUM for HTT FW STATS */
  311. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  312. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  313. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  314. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  315. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  316. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  317. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  318. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  319. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  320. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  321. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  322. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  323. };
  324. /* MCL specific functions */
  325. #ifdef CONFIG_MCL
  326. /**
  327. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  328. * @soc: pointer to dp_soc handle
  329. * @intr_ctx_num: interrupt context number for which mon mask is needed
  330. *
  331. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  332. * This function is returning 0, since in interrupt mode(softirq based RX),
  333. * we donot want to process monitor mode rings in a softirq.
  334. *
  335. * So, in case packet log is enabled for SAP/STA/P2P modes,
  336. * regular interrupt processing will not process monitor mode rings. It would be
  337. * done in a separate timer context.
  338. *
  339. * Return: 0
  340. */
  341. static inline
  342. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  343. {
  344. return 0;
  345. }
  346. /*
  347. * dp_service_mon_rings()- timer to reap monitor rings
  348. * reqd as we are not getting ppdu end interrupts
  349. * @arg: SoC Handle
  350. *
  351. * Return:
  352. *
  353. */
  354. static void dp_service_mon_rings(void *arg)
  355. {
  356. struct dp_soc *soc = (struct dp_soc *)arg;
  357. int ring = 0, work_done, mac_id;
  358. struct dp_pdev *pdev = NULL;
  359. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  360. pdev = soc->pdev_list[ring];
  361. if (!pdev)
  362. continue;
  363. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  364. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  365. pdev->pdev_id);
  366. work_done = dp_mon_process(soc, mac_for_pdev,
  367. QCA_NAPI_BUDGET);
  368. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  369. FL("Reaped %d descs from Monitor rings"),
  370. work_done);
  371. }
  372. }
  373. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  374. }
  375. #ifndef REMOVE_PKT_LOG
  376. /**
  377. * dp_pkt_log_init() - API to initialize packet log
  378. * @ppdev: physical device handle
  379. * @scn: HIF context
  380. *
  381. * Return: none
  382. */
  383. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  384. {
  385. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  386. if (handle->pkt_log_init) {
  387. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  388. "%s: Packet log not initialized", __func__);
  389. return;
  390. }
  391. pktlog_sethandle(&handle->pl_dev, scn);
  392. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  393. if (pktlogmod_init(scn)) {
  394. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  395. "%s: pktlogmod_init failed", __func__);
  396. handle->pkt_log_init = false;
  397. } else {
  398. handle->pkt_log_init = true;
  399. }
  400. }
  401. /**
  402. * dp_pkt_log_con_service() - connect packet log service
  403. * @ppdev: physical device handle
  404. * @scn: device context
  405. *
  406. * Return: none
  407. */
  408. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  409. {
  410. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  411. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  412. pktlog_htc_attach();
  413. }
  414. /**
  415. * dp_get_num_rx_contexts() - get number of RX contexts
  416. * @soc_hdl: cdp opaque soc handle
  417. *
  418. * Return: number of RX contexts
  419. */
  420. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  421. {
  422. int i;
  423. int num_rx_contexts = 0;
  424. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  425. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  426. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  427. num_rx_contexts++;
  428. return num_rx_contexts;
  429. }
  430. /**
  431. * dp_pktlogmod_exit() - API to cleanup pktlog info
  432. * @handle: Pdev handle
  433. *
  434. * Return: none
  435. */
  436. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  437. {
  438. void *scn = (void *)handle->soc->hif_handle;
  439. if (!scn) {
  440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  441. "%s: Invalid hif(scn) handle", __func__);
  442. return;
  443. }
  444. pktlogmod_exit(scn);
  445. handle->pkt_log_init = false;
  446. }
  447. #endif
  448. #else
  449. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  450. /**
  451. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  452. * @soc: pointer to dp_soc handle
  453. * @intr_ctx_num: interrupt context number for which mon mask is needed
  454. *
  455. * Return: mon mask value
  456. */
  457. static inline
  458. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  459. {
  460. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  461. }
  462. #endif
  463. /**
  464. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  465. * @cdp_opaque_vdev: pointer to cdp_vdev
  466. *
  467. * Return: pointer to dp_vdev
  468. */
  469. static
  470. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  471. {
  472. return (struct dp_vdev *)cdp_opaque_vdev;
  473. }
  474. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  475. struct cdp_peer *peer_hdl,
  476. uint8_t *mac_addr,
  477. enum cdp_txrx_ast_entry_type type,
  478. uint32_t flags)
  479. {
  480. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  481. (struct dp_peer *)peer_hdl,
  482. mac_addr,
  483. type,
  484. flags);
  485. }
  486. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  487. void *ast_entry_hdl)
  488. {
  489. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  490. qdf_spin_lock_bh(&soc->ast_lock);
  491. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  492. (struct dp_ast_entry *)ast_entry_hdl);
  493. qdf_spin_unlock_bh(&soc->ast_lock);
  494. }
  495. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  496. struct cdp_peer *peer_hdl,
  497. uint8_t *wds_macaddr,
  498. uint32_t flags)
  499. {
  500. int status = -1;
  501. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  502. struct dp_ast_entry *ast_entry = NULL;
  503. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  504. qdf_spin_lock_bh(&soc->ast_lock);
  505. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  506. peer->vdev->pdev->pdev_id);
  507. if (ast_entry) {
  508. status = dp_peer_update_ast(soc,
  509. peer,
  510. ast_entry, flags);
  511. }
  512. qdf_spin_unlock_bh(&soc->ast_lock);
  513. return status;
  514. }
  515. /*
  516. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  517. * @soc_handle: Datapath SOC handle
  518. * @wds_macaddr: WDS entry MAC Address
  519. * Return: None
  520. */
  521. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  522. uint8_t *wds_macaddr, void *vdev_handle)
  523. {
  524. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  525. struct dp_ast_entry *ast_entry = NULL;
  526. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  527. qdf_spin_lock_bh(&soc->ast_lock);
  528. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  529. vdev->pdev->pdev_id);
  530. if (ast_entry) {
  531. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  532. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  533. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  534. ast_entry->is_active = TRUE;
  535. }
  536. }
  537. qdf_spin_unlock_bh(&soc->ast_lock);
  538. }
  539. /*
  540. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  541. * @soc: Datapath SOC handle
  542. *
  543. * Return: None
  544. */
  545. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  546. void *vdev_hdl)
  547. {
  548. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  549. struct dp_pdev *pdev;
  550. struct dp_vdev *vdev;
  551. struct dp_peer *peer;
  552. struct dp_ast_entry *ase, *temp_ase;
  553. int i;
  554. qdf_spin_lock_bh(&soc->ast_lock);
  555. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  556. pdev = soc->pdev_list[i];
  557. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  558. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  559. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  560. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  561. if ((ase->type ==
  562. CDP_TXRX_AST_TYPE_STATIC) ||
  563. (ase->type ==
  564. CDP_TXRX_AST_TYPE_SELF) ||
  565. (ase->type ==
  566. CDP_TXRX_AST_TYPE_STA_BSS))
  567. continue;
  568. ase->is_active = TRUE;
  569. }
  570. }
  571. }
  572. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  573. }
  574. qdf_spin_unlock_bh(&soc->ast_lock);
  575. }
  576. /*
  577. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  578. * @soc: Datapath SOC handle
  579. *
  580. * Return: None
  581. */
  582. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  583. {
  584. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  585. struct dp_pdev *pdev;
  586. struct dp_vdev *vdev;
  587. struct dp_peer *peer;
  588. struct dp_ast_entry *ase, *temp_ase;
  589. int i;
  590. qdf_spin_lock_bh(&soc->ast_lock);
  591. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  592. pdev = soc->pdev_list[i];
  593. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  594. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  595. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  596. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  597. if ((ase->type ==
  598. CDP_TXRX_AST_TYPE_STATIC) ||
  599. (ase->type ==
  600. CDP_TXRX_AST_TYPE_SELF) ||
  601. (ase->type ==
  602. CDP_TXRX_AST_TYPE_STA_BSS))
  603. continue;
  604. dp_peer_del_ast(soc, ase);
  605. }
  606. }
  607. }
  608. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  609. }
  610. qdf_spin_unlock_bh(&soc->ast_lock);
  611. }
  612. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  613. uint8_t *ast_mac_addr)
  614. {
  615. struct dp_ast_entry *ast_entry;
  616. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  617. qdf_spin_lock_bh(&soc->ast_lock);
  618. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  619. qdf_spin_unlock_bh(&soc->ast_lock);
  620. return (void *)ast_entry;
  621. }
  622. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  623. uint8_t *ast_mac_addr,
  624. uint8_t pdev_id)
  625. {
  626. struct dp_ast_entry *ast_entry;
  627. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  628. qdf_spin_lock_bh(&soc->ast_lock);
  629. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  630. qdf_spin_unlock_bh(&soc->ast_lock);
  631. return (void *)ast_entry;
  632. }
  633. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  634. void *ast_entry_hdl)
  635. {
  636. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  637. (struct dp_ast_entry *)ast_entry_hdl);
  638. }
  639. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  640. void *ast_entry_hdl)
  641. {
  642. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  643. (struct dp_ast_entry *)ast_entry_hdl);
  644. }
  645. static void dp_peer_ast_set_type_wifi3(
  646. struct cdp_soc_t *soc_hdl,
  647. void *ast_entry_hdl,
  648. enum cdp_txrx_ast_entry_type type)
  649. {
  650. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  651. (struct dp_ast_entry *)ast_entry_hdl,
  652. type);
  653. }
  654. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  655. struct cdp_soc_t *soc_hdl,
  656. void *ast_entry_hdl)
  657. {
  658. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  659. }
  660. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  661. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  662. void *ast_entry,
  663. void *cp_ctx)
  664. {
  665. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  666. qdf_spin_lock_bh(&soc->ast_lock);
  667. dp_peer_ast_set_cp_ctx(soc,
  668. (struct dp_ast_entry *)ast_entry, cp_ctx);
  669. qdf_spin_unlock_bh(&soc->ast_lock);
  670. }
  671. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  672. void *ast_entry)
  673. {
  674. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  675. void *cp_ctx = NULL;
  676. qdf_spin_lock_bh(&soc->ast_lock);
  677. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  678. (struct dp_ast_entry *)ast_entry);
  679. qdf_spin_unlock_bh(&soc->ast_lock);
  680. return cp_ctx;
  681. }
  682. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  683. void *ast_entry)
  684. {
  685. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  686. bool wmi_sent = false;
  687. qdf_spin_lock_bh(&soc->ast_lock);
  688. wmi_sent = dp_peer_ast_get_del_cmd_sent(soc,
  689. (struct dp_ast_entry *)
  690. ast_entry);
  691. qdf_spin_unlock_bh(&soc->ast_lock);
  692. return wmi_sent;
  693. }
  694. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  695. void *ast_entry)
  696. {
  697. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  698. qdf_spin_lock_bh(&soc->ast_lock);
  699. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  700. qdf_spin_unlock_bh(&soc->ast_lock);
  701. }
  702. #endif
  703. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  704. struct cdp_soc_t *soc_hdl,
  705. void *ast_entry_hdl)
  706. {
  707. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  708. }
  709. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  710. struct cdp_soc_t *soc_hdl,
  711. void *ast_entry_hdl)
  712. {
  713. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  714. }
  715. /**
  716. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  717. * @ring_num: ring num of the ring being queried
  718. * @grp_mask: the grp_mask array for the ring type in question.
  719. *
  720. * The grp_mask array is indexed by group number and the bit fields correspond
  721. * to ring numbers. We are finding which interrupt group a ring belongs to.
  722. *
  723. * Return: the index in the grp_mask array with the ring number.
  724. * -QDF_STATUS_E_NOENT if no entry is found
  725. */
  726. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  727. {
  728. int ext_group_num;
  729. int mask = 1 << ring_num;
  730. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  731. ext_group_num++) {
  732. if (mask & grp_mask[ext_group_num])
  733. return ext_group_num;
  734. }
  735. return -QDF_STATUS_E_NOENT;
  736. }
  737. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  738. enum hal_ring_type ring_type,
  739. int ring_num)
  740. {
  741. int *grp_mask;
  742. switch (ring_type) {
  743. case WBM2SW_RELEASE:
  744. /* dp_tx_comp_handler - soc->tx_comp_ring */
  745. if (ring_num < 3)
  746. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  747. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  748. else if (ring_num == 3) {
  749. /* sw treats this as a separate ring type */
  750. grp_mask = &soc->wlan_cfg_ctx->
  751. int_rx_wbm_rel_ring_mask[0];
  752. ring_num = 0;
  753. } else {
  754. qdf_assert(0);
  755. return -QDF_STATUS_E_NOENT;
  756. }
  757. break;
  758. case REO_EXCEPTION:
  759. /* dp_rx_err_process - &soc->reo_exception_ring */
  760. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  761. break;
  762. case REO_DST:
  763. /* dp_rx_process - soc->reo_dest_ring */
  764. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  765. break;
  766. case REO_STATUS:
  767. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  768. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  769. break;
  770. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  771. case RXDMA_MONITOR_STATUS:
  772. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  773. case RXDMA_MONITOR_DST:
  774. /* dp_mon_process */
  775. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  776. break;
  777. case RXDMA_DST:
  778. /* dp_rxdma_err_process */
  779. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  780. break;
  781. case RXDMA_BUF:
  782. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  783. break;
  784. case RXDMA_MONITOR_BUF:
  785. /* TODO: support low_thresh interrupt */
  786. return -QDF_STATUS_E_NOENT;
  787. break;
  788. case TCL_DATA:
  789. case TCL_CMD:
  790. case REO_CMD:
  791. case SW2WBM_RELEASE:
  792. case WBM_IDLE_LINK:
  793. /* normally empty SW_TO_HW rings */
  794. return -QDF_STATUS_E_NOENT;
  795. break;
  796. case TCL_STATUS:
  797. case REO_REINJECT:
  798. /* misc unused rings */
  799. return -QDF_STATUS_E_NOENT;
  800. break;
  801. case CE_SRC:
  802. case CE_DST:
  803. case CE_DST_STATUS:
  804. /* CE_rings - currently handled by hif */
  805. default:
  806. return -QDF_STATUS_E_NOENT;
  807. break;
  808. }
  809. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  810. }
  811. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  812. *ring_params, int ring_type, int ring_num)
  813. {
  814. int msi_group_number;
  815. int msi_data_count;
  816. int ret;
  817. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  818. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  819. &msi_data_count, &msi_data_start,
  820. &msi_irq_start);
  821. if (ret)
  822. return;
  823. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  824. ring_num);
  825. if (msi_group_number < 0) {
  826. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  827. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  828. ring_type, ring_num);
  829. ring_params->msi_addr = 0;
  830. ring_params->msi_data = 0;
  831. return;
  832. }
  833. if (msi_group_number > msi_data_count) {
  834. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  835. FL("2 msi_groups will share an msi; msi_group_num %d"),
  836. msi_group_number);
  837. QDF_ASSERT(0);
  838. }
  839. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  840. ring_params->msi_addr = addr_low;
  841. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  842. ring_params->msi_data = (msi_group_number % msi_data_count)
  843. + msi_data_start;
  844. ring_params->flags |= HAL_SRNG_MSI_INTR;
  845. }
  846. /**
  847. * dp_print_ast_stats() - Dump AST table contents
  848. * @soc: Datapath soc handle
  849. *
  850. * return void
  851. */
  852. #ifdef FEATURE_AST
  853. static void dp_print_ast_stats(struct dp_soc *soc)
  854. {
  855. uint8_t i;
  856. uint8_t num_entries = 0;
  857. struct dp_vdev *vdev;
  858. struct dp_pdev *pdev;
  859. struct dp_peer *peer;
  860. struct dp_ast_entry *ase, *tmp_ase;
  861. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  862. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  863. "DA", "HMWDS_SEC"};
  864. DP_PRINT_STATS("AST Stats:");
  865. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  866. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  867. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  868. DP_PRINT_STATS("AST Table:");
  869. qdf_spin_lock_bh(&soc->ast_lock);
  870. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  871. pdev = soc->pdev_list[i];
  872. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  873. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  874. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  875. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  876. DP_PRINT_STATS("%6d mac_addr = %pM"
  877. " peer_mac_addr = %pM"
  878. " type = %s"
  879. " next_hop = %d"
  880. " is_active = %d"
  881. " is_bss = %d"
  882. " ast_idx = %d"
  883. " ast_hash = %d"
  884. " pdev_id = %d"
  885. " vdev_id = %d"
  886. " del_cmd_sent = %d",
  887. ++num_entries,
  888. ase->mac_addr.raw,
  889. ase->peer->mac_addr.raw,
  890. type[ase->type],
  891. ase->next_hop,
  892. ase->is_active,
  893. ase->is_bss,
  894. ase->ast_idx,
  895. ase->ast_hash_value,
  896. ase->pdev_id,
  897. ase->vdev_id,
  898. ase->del_cmd_sent);
  899. }
  900. }
  901. }
  902. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  903. }
  904. qdf_spin_unlock_bh(&soc->ast_lock);
  905. }
  906. #else
  907. static void dp_print_ast_stats(struct dp_soc *soc)
  908. {
  909. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  910. return;
  911. }
  912. #endif
  913. /**
  914. * dp_print_peer_table() - Dump all Peer stats
  915. * @vdev: Datapath Vdev handle
  916. *
  917. * return void
  918. */
  919. static void dp_print_peer_table(struct dp_vdev *vdev)
  920. {
  921. struct dp_peer *peer = NULL;
  922. DP_PRINT_STATS("Dumping Peer Table Stats:");
  923. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  924. if (!peer) {
  925. DP_PRINT_STATS("Invalid Peer");
  926. return;
  927. }
  928. DP_PRINT_STATS(" peer_mac_addr = %pM nawds_enabled = %d",
  929. peer->mac_addr.raw,
  930. peer->nawds_enabled);
  931. DP_PRINT_STATS(" bss_peer = %d wapi = %d wds_enabled = %d",
  932. peer->bss_peer,
  933. peer->wapi,
  934. peer->wds_enabled);
  935. DP_PRINT_STATS(" delete in progress = %d peer id = %d",
  936. peer->delete_in_progress,
  937. peer->peer_ids[0]);
  938. }
  939. }
  940. /*
  941. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  942. */
  943. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  944. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  945. {
  946. void *hal_soc = soc->hal_soc;
  947. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  948. /* TODO: See if we should get align size from hal */
  949. uint32_t ring_base_align = 8;
  950. struct hal_srng_params ring_params;
  951. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  952. /* TODO: Currently hal layer takes care of endianness related settings.
  953. * See if these settings need to passed from DP layer
  954. */
  955. ring_params.flags = 0;
  956. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  957. srng->hal_srng = NULL;
  958. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  959. srng->num_entries = num_entries;
  960. if (!soc->dp_soc_reinit) {
  961. srng->base_vaddr_unaligned =
  962. qdf_mem_alloc_consistent(soc->osdev,
  963. soc->osdev->dev,
  964. srng->alloc_size,
  965. &srng->base_paddr_unaligned);
  966. }
  967. if (!srng->base_vaddr_unaligned) {
  968. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  969. FL("alloc failed - ring_type: %d, ring_num %d"),
  970. ring_type, ring_num);
  971. return QDF_STATUS_E_NOMEM;
  972. }
  973. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  974. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  975. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  976. ((unsigned long)(ring_params.ring_base_vaddr) -
  977. (unsigned long)srng->base_vaddr_unaligned);
  978. ring_params.num_entries = num_entries;
  979. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  980. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  981. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  982. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  983. if (soc->intr_mode == DP_INTR_MSI) {
  984. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  985. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  986. FL("Using MSI for ring_type: %d, ring_num %d"),
  987. ring_type, ring_num);
  988. } else {
  989. ring_params.msi_data = 0;
  990. ring_params.msi_addr = 0;
  991. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  992. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  993. ring_type, ring_num);
  994. }
  995. /*
  996. * Setup interrupt timer and batch counter thresholds for
  997. * interrupt mitigation based on ring type
  998. */
  999. if (ring_type == REO_DST) {
  1000. ring_params.intr_timer_thres_us =
  1001. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1002. ring_params.intr_batch_cntr_thres_entries =
  1003. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1004. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1005. ring_params.intr_timer_thres_us =
  1006. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1007. ring_params.intr_batch_cntr_thres_entries =
  1008. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1009. } else {
  1010. ring_params.intr_timer_thres_us =
  1011. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1012. ring_params.intr_batch_cntr_thres_entries =
  1013. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1014. }
  1015. /* Enable low threshold interrupts for rx buffer rings (regular and
  1016. * monitor buffer rings.
  1017. * TODO: See if this is required for any other ring
  1018. */
  1019. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1020. (ring_type == RXDMA_MONITOR_STATUS)) {
  1021. /* TODO: Setting low threshold to 1/8th of ring size
  1022. * see if this needs to be configurable
  1023. */
  1024. ring_params.low_threshold = num_entries >> 3;
  1025. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1026. ring_params.intr_timer_thres_us =
  1027. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1028. ring_params.intr_batch_cntr_thres_entries = 0;
  1029. }
  1030. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1031. mac_id, &ring_params);
  1032. if (!srng->hal_srng) {
  1033. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1034. srng->alloc_size,
  1035. srng->base_vaddr_unaligned,
  1036. srng->base_paddr_unaligned, 0);
  1037. }
  1038. return 0;
  1039. }
  1040. /*
  1041. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1042. * @soc: DP SOC handle
  1043. * @srng: source ring structure
  1044. * @ring_type: type of ring
  1045. * @ring_num: ring number
  1046. *
  1047. * Return: None
  1048. */
  1049. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1050. int ring_type, int ring_num)
  1051. {
  1052. }
  1053. /**
  1054. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1055. * Any buffers allocated and attached to ring entries are expected to be freed
  1056. * before calling this function.
  1057. */
  1058. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1059. int ring_type, int ring_num)
  1060. {
  1061. if (!srng->hal_srng) {
  1062. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1063. FL("Ring type: %d, num:%d not setup"),
  1064. ring_type, ring_num);
  1065. return;
  1066. }
  1067. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1068. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1069. srng->alloc_size,
  1070. srng->base_vaddr_unaligned,
  1071. srng->base_paddr_unaligned, 0);
  1072. srng->hal_srng = NULL;
  1073. }
  1074. /* TODO: Need this interface from HIF */
  1075. void *hif_get_hal_handle(void *hif_handle);
  1076. /*
  1077. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1078. * @dp_ctx: DP SOC handle
  1079. * @budget: Number of frames/descriptors that can be processed in one shot
  1080. *
  1081. * Return: remaining budget/quota for the soc device
  1082. */
  1083. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1084. {
  1085. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1086. struct dp_soc *soc = int_ctx->soc;
  1087. int ring = 0;
  1088. uint32_t work_done = 0;
  1089. int budget = dp_budget;
  1090. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1091. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1092. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1093. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1094. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1095. uint32_t remaining_quota = dp_budget;
  1096. struct dp_pdev *pdev = NULL;
  1097. int mac_id;
  1098. /* Process Tx completion interrupts first to return back buffers */
  1099. while (tx_mask) {
  1100. if (tx_mask & 0x1) {
  1101. work_done = dp_tx_comp_handler(soc,
  1102. soc->tx_comp_ring[ring].hal_srng,
  1103. remaining_quota);
  1104. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1105. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1106. tx_mask, ring, budget, work_done);
  1107. budget -= work_done;
  1108. if (budget <= 0)
  1109. goto budget_done;
  1110. remaining_quota = budget;
  1111. }
  1112. tx_mask = tx_mask >> 1;
  1113. ring++;
  1114. }
  1115. /* Process REO Exception ring interrupt */
  1116. if (rx_err_mask) {
  1117. work_done = dp_rx_err_process(soc,
  1118. soc->reo_exception_ring.hal_srng,
  1119. remaining_quota);
  1120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1121. "REO Exception Ring: work_done %d budget %d",
  1122. work_done, budget);
  1123. budget -= work_done;
  1124. if (budget <= 0) {
  1125. goto budget_done;
  1126. }
  1127. remaining_quota = budget;
  1128. }
  1129. /* Process Rx WBM release ring interrupt */
  1130. if (rx_wbm_rel_mask) {
  1131. work_done = dp_rx_wbm_err_process(soc,
  1132. soc->rx_rel_ring.hal_srng, remaining_quota);
  1133. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1134. "WBM Release Ring: work_done %d budget %d",
  1135. work_done, budget);
  1136. budget -= work_done;
  1137. if (budget <= 0) {
  1138. goto budget_done;
  1139. }
  1140. remaining_quota = budget;
  1141. }
  1142. /* Process Rx interrupts */
  1143. if (rx_mask) {
  1144. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1145. if (rx_mask & (1 << ring)) {
  1146. work_done = dp_rx_process(int_ctx,
  1147. soc->reo_dest_ring[ring].hal_srng,
  1148. ring,
  1149. remaining_quota);
  1150. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1151. "rx mask 0x%x ring %d, work_done %d budget %d",
  1152. rx_mask, ring, work_done, budget);
  1153. budget -= work_done;
  1154. if (budget <= 0)
  1155. goto budget_done;
  1156. remaining_quota = budget;
  1157. }
  1158. }
  1159. }
  1160. if (reo_status_mask)
  1161. dp_reo_status_ring_handler(soc);
  1162. /* Process LMAC interrupts */
  1163. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1164. pdev = soc->pdev_list[ring];
  1165. if (pdev == NULL)
  1166. continue;
  1167. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1168. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1169. pdev->pdev_id);
  1170. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1171. work_done = dp_mon_process(soc, mac_for_pdev,
  1172. remaining_quota);
  1173. budget -= work_done;
  1174. if (budget <= 0)
  1175. goto budget_done;
  1176. remaining_quota = budget;
  1177. }
  1178. if (int_ctx->rxdma2host_ring_mask &
  1179. (1 << mac_for_pdev)) {
  1180. work_done = dp_rxdma_err_process(soc,
  1181. mac_for_pdev,
  1182. remaining_quota);
  1183. budget -= work_done;
  1184. if (budget <= 0)
  1185. goto budget_done;
  1186. remaining_quota = budget;
  1187. }
  1188. if (int_ctx->host2rxdma_ring_mask &
  1189. (1 << mac_for_pdev)) {
  1190. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1191. union dp_rx_desc_list_elem_t *tail = NULL;
  1192. struct dp_srng *rx_refill_buf_ring =
  1193. &pdev->rx_refill_buf_ring;
  1194. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1195. 1);
  1196. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1197. rx_refill_buf_ring,
  1198. &soc->rx_desc_buf[mac_for_pdev], 0,
  1199. &desc_list, &tail);
  1200. }
  1201. }
  1202. }
  1203. qdf_lro_flush(int_ctx->lro_ctx);
  1204. budget_done:
  1205. return dp_budget - budget;
  1206. }
  1207. /* dp_interrupt_timer()- timer poll for interrupts
  1208. *
  1209. * @arg: SoC Handle
  1210. *
  1211. * Return:
  1212. *
  1213. */
  1214. static void dp_interrupt_timer(void *arg)
  1215. {
  1216. struct dp_soc *soc = (struct dp_soc *) arg;
  1217. int i;
  1218. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1219. for (i = 0;
  1220. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1221. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1222. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1223. }
  1224. }
  1225. /*
  1226. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1227. * @txrx_soc: DP SOC handle
  1228. *
  1229. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1230. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1231. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1232. *
  1233. * Return: 0 for success, nonzero for failure.
  1234. */
  1235. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1236. {
  1237. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1238. int i;
  1239. soc->intr_mode = DP_INTR_POLL;
  1240. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1241. soc->intr_ctx[i].dp_intr_id = i;
  1242. soc->intr_ctx[i].tx_ring_mask =
  1243. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1244. soc->intr_ctx[i].rx_ring_mask =
  1245. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1246. soc->intr_ctx[i].rx_mon_ring_mask =
  1247. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1248. soc->intr_ctx[i].rx_err_ring_mask =
  1249. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1250. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1251. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1252. soc->intr_ctx[i].reo_status_ring_mask =
  1253. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1254. soc->intr_ctx[i].rxdma2host_ring_mask =
  1255. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1256. soc->intr_ctx[i].soc = soc;
  1257. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1258. }
  1259. qdf_timer_init(soc->osdev, &soc->int_timer,
  1260. dp_interrupt_timer, (void *)soc,
  1261. QDF_TIMER_TYPE_WAKE_APPS);
  1262. return QDF_STATUS_SUCCESS;
  1263. }
  1264. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1265. #if defined(CONFIG_MCL)
  1266. /*
  1267. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1268. * @txrx_soc: DP SOC handle
  1269. *
  1270. * Call the appropriate attach function based on the mode of operation.
  1271. * This is a WAR for enabling monitor mode.
  1272. *
  1273. * Return: 0 for success. nonzero for failure.
  1274. */
  1275. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1276. {
  1277. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1278. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1279. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1280. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1281. "%s: Poll mode", __func__);
  1282. return dp_soc_attach_poll(txrx_soc);
  1283. } else {
  1284. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1285. "%s: Interrupt mode", __func__);
  1286. return dp_soc_interrupt_attach(txrx_soc);
  1287. }
  1288. }
  1289. #else
  1290. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1291. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1292. {
  1293. return dp_soc_attach_poll(txrx_soc);
  1294. }
  1295. #else
  1296. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1297. {
  1298. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1299. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1300. return dp_soc_attach_poll(txrx_soc);
  1301. else
  1302. return dp_soc_interrupt_attach(txrx_soc);
  1303. }
  1304. #endif
  1305. #endif
  1306. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1307. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1308. {
  1309. int j;
  1310. int num_irq = 0;
  1311. int tx_mask =
  1312. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1313. int rx_mask =
  1314. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1315. int rx_mon_mask =
  1316. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1317. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1318. soc->wlan_cfg_ctx, intr_ctx_num);
  1319. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1320. soc->wlan_cfg_ctx, intr_ctx_num);
  1321. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1322. soc->wlan_cfg_ctx, intr_ctx_num);
  1323. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1324. soc->wlan_cfg_ctx, intr_ctx_num);
  1325. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1326. soc->wlan_cfg_ctx, intr_ctx_num);
  1327. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1328. soc->wlan_cfg_ctx, intr_ctx_num);
  1329. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1330. if (tx_mask & (1 << j)) {
  1331. irq_id_map[num_irq++] =
  1332. (wbm2host_tx_completions_ring1 - j);
  1333. }
  1334. if (rx_mask & (1 << j)) {
  1335. irq_id_map[num_irq++] =
  1336. (reo2host_destination_ring1 - j);
  1337. }
  1338. if (rxdma2host_ring_mask & (1 << j)) {
  1339. irq_id_map[num_irq++] =
  1340. rxdma2host_destination_ring_mac1 -
  1341. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1342. }
  1343. if (host2rxdma_ring_mask & (1 << j)) {
  1344. irq_id_map[num_irq++] =
  1345. host2rxdma_host_buf_ring_mac1 -
  1346. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1347. }
  1348. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1349. irq_id_map[num_irq++] =
  1350. host2rxdma_monitor_ring1 -
  1351. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1352. }
  1353. if (rx_mon_mask & (1 << j)) {
  1354. irq_id_map[num_irq++] =
  1355. ppdu_end_interrupts_mac1 -
  1356. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1357. irq_id_map[num_irq++] =
  1358. rxdma2host_monitor_status_ring_mac1 -
  1359. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1360. }
  1361. if (rx_wbm_rel_ring_mask & (1 << j))
  1362. irq_id_map[num_irq++] = wbm2host_rx_release;
  1363. if (rx_err_ring_mask & (1 << j))
  1364. irq_id_map[num_irq++] = reo2host_exception;
  1365. if (reo_status_ring_mask & (1 << j))
  1366. irq_id_map[num_irq++] = reo2host_status;
  1367. }
  1368. *num_irq_r = num_irq;
  1369. }
  1370. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1371. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1372. int msi_vector_count, int msi_vector_start)
  1373. {
  1374. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1375. soc->wlan_cfg_ctx, intr_ctx_num);
  1376. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1377. soc->wlan_cfg_ctx, intr_ctx_num);
  1378. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1379. soc->wlan_cfg_ctx, intr_ctx_num);
  1380. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1381. soc->wlan_cfg_ctx, intr_ctx_num);
  1382. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1383. soc->wlan_cfg_ctx, intr_ctx_num);
  1384. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1385. soc->wlan_cfg_ctx, intr_ctx_num);
  1386. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1387. soc->wlan_cfg_ctx, intr_ctx_num);
  1388. unsigned int vector =
  1389. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1390. int num_irq = 0;
  1391. soc->intr_mode = DP_INTR_MSI;
  1392. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1393. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1394. irq_id_map[num_irq++] =
  1395. pld_get_msi_irq(soc->osdev->dev, vector);
  1396. *num_irq_r = num_irq;
  1397. }
  1398. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1399. int *irq_id_map, int *num_irq)
  1400. {
  1401. int msi_vector_count, ret;
  1402. uint32_t msi_base_data, msi_vector_start;
  1403. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1404. &msi_vector_count,
  1405. &msi_base_data,
  1406. &msi_vector_start);
  1407. if (ret)
  1408. return dp_soc_interrupt_map_calculate_integrated(soc,
  1409. intr_ctx_num, irq_id_map, num_irq);
  1410. else
  1411. dp_soc_interrupt_map_calculate_msi(soc,
  1412. intr_ctx_num, irq_id_map, num_irq,
  1413. msi_vector_count, msi_vector_start);
  1414. }
  1415. /*
  1416. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1417. * @txrx_soc: DP SOC handle
  1418. *
  1419. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1420. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1421. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1422. *
  1423. * Return: 0 for success. nonzero for failure.
  1424. */
  1425. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1426. {
  1427. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1428. int i = 0;
  1429. int num_irq = 0;
  1430. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1431. int ret = 0;
  1432. /* Map of IRQ ids registered with one interrupt context */
  1433. int irq_id_map[HIF_MAX_GRP_IRQ];
  1434. int tx_mask =
  1435. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1436. int rx_mask =
  1437. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1438. int rx_mon_mask =
  1439. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1440. int rx_err_ring_mask =
  1441. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1442. int rx_wbm_rel_ring_mask =
  1443. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1444. int reo_status_ring_mask =
  1445. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1446. int rxdma2host_ring_mask =
  1447. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1448. int host2rxdma_ring_mask =
  1449. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1450. int host2rxdma_mon_ring_mask =
  1451. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1452. soc->wlan_cfg_ctx, i);
  1453. soc->intr_ctx[i].dp_intr_id = i;
  1454. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1455. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1456. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1457. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1458. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1459. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1460. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1461. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1462. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1463. host2rxdma_mon_ring_mask;
  1464. soc->intr_ctx[i].soc = soc;
  1465. num_irq = 0;
  1466. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1467. &num_irq);
  1468. ret = hif_register_ext_group(soc->hif_handle,
  1469. num_irq, irq_id_map, dp_service_srngs,
  1470. &soc->intr_ctx[i], "dp_intr",
  1471. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1472. if (ret) {
  1473. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1474. FL("failed, ret = %d"), ret);
  1475. return QDF_STATUS_E_FAILURE;
  1476. }
  1477. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1478. }
  1479. hif_configure_ext_group_interrupts(soc->hif_handle);
  1480. return QDF_STATUS_SUCCESS;
  1481. }
  1482. /*
  1483. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1484. * @txrx_soc: DP SOC handle
  1485. *
  1486. * Return: void
  1487. */
  1488. static void dp_soc_interrupt_detach(void *txrx_soc)
  1489. {
  1490. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1491. int i;
  1492. if (soc->intr_mode == DP_INTR_POLL) {
  1493. qdf_timer_stop(&soc->int_timer);
  1494. qdf_timer_free(&soc->int_timer);
  1495. } else {
  1496. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1497. }
  1498. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1499. soc->intr_ctx[i].tx_ring_mask = 0;
  1500. soc->intr_ctx[i].rx_ring_mask = 0;
  1501. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1502. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1503. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1504. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1505. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1506. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1507. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1508. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1509. }
  1510. }
  1511. #define AVG_MAX_MPDUS_PER_TID 128
  1512. #define AVG_TIDS_PER_CLIENT 2
  1513. #define AVG_FLOWS_PER_TID 2
  1514. #define AVG_MSDUS_PER_FLOW 128
  1515. #define AVG_MSDUS_PER_MPDU 4
  1516. /*
  1517. * Allocate and setup link descriptor pool that will be used by HW for
  1518. * various link and queue descriptors and managed by WBM
  1519. */
  1520. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1521. {
  1522. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1523. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1524. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1525. uint32_t num_mpdus_per_link_desc =
  1526. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1527. uint32_t num_msdus_per_link_desc =
  1528. hal_num_msdus_per_link_desc(soc->hal_soc);
  1529. uint32_t num_mpdu_links_per_queue_desc =
  1530. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1531. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1532. uint32_t total_link_descs, total_mem_size;
  1533. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1534. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1535. uint32_t num_link_desc_banks;
  1536. uint32_t last_bank_size = 0;
  1537. uint32_t entry_size, num_entries;
  1538. int i;
  1539. uint32_t desc_id = 0;
  1540. qdf_dma_addr_t *baseaddr = NULL;
  1541. /* Only Tx queue descriptors are allocated from common link descriptor
  1542. * pool Rx queue descriptors are not included in this because (REO queue
  1543. * extension descriptors) they are expected to be allocated contiguously
  1544. * with REO queue descriptors
  1545. */
  1546. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1547. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1548. num_mpdu_queue_descs = num_mpdu_link_descs /
  1549. num_mpdu_links_per_queue_desc;
  1550. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1551. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1552. num_msdus_per_link_desc;
  1553. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1554. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1555. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1556. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1557. /* Round up to power of 2 */
  1558. total_link_descs = 1;
  1559. while (total_link_descs < num_entries)
  1560. total_link_descs <<= 1;
  1561. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1562. FL("total_link_descs: %u, link_desc_size: %d"),
  1563. total_link_descs, link_desc_size);
  1564. total_mem_size = total_link_descs * link_desc_size;
  1565. total_mem_size += link_desc_align;
  1566. if (total_mem_size <= max_alloc_size) {
  1567. num_link_desc_banks = 0;
  1568. last_bank_size = total_mem_size;
  1569. } else {
  1570. num_link_desc_banks = (total_mem_size) /
  1571. (max_alloc_size - link_desc_align);
  1572. last_bank_size = total_mem_size %
  1573. (max_alloc_size - link_desc_align);
  1574. }
  1575. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1576. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1577. total_mem_size, num_link_desc_banks);
  1578. for (i = 0; i < num_link_desc_banks; i++) {
  1579. if (!soc->dp_soc_reinit) {
  1580. baseaddr = &soc->link_desc_banks[i].
  1581. base_paddr_unaligned;
  1582. soc->link_desc_banks[i].base_vaddr_unaligned =
  1583. qdf_mem_alloc_consistent(soc->osdev,
  1584. soc->osdev->dev,
  1585. max_alloc_size,
  1586. baseaddr);
  1587. }
  1588. soc->link_desc_banks[i].size = max_alloc_size;
  1589. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1590. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1591. ((unsigned long)(
  1592. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1593. link_desc_align));
  1594. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1595. soc->link_desc_banks[i].base_paddr_unaligned) +
  1596. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1597. (unsigned long)(
  1598. soc->link_desc_banks[i].base_vaddr_unaligned));
  1599. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1600. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1601. FL("Link descriptor memory alloc failed"));
  1602. goto fail;
  1603. }
  1604. }
  1605. if (last_bank_size) {
  1606. /* Allocate last bank in case total memory required is not exact
  1607. * multiple of max_alloc_size
  1608. */
  1609. if (!soc->dp_soc_reinit) {
  1610. baseaddr = &soc->link_desc_banks[i].
  1611. base_paddr_unaligned;
  1612. soc->link_desc_banks[i].base_vaddr_unaligned =
  1613. qdf_mem_alloc_consistent(soc->osdev,
  1614. soc->osdev->dev,
  1615. last_bank_size,
  1616. baseaddr);
  1617. }
  1618. soc->link_desc_banks[i].size = last_bank_size;
  1619. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1620. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1621. ((unsigned long)(
  1622. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1623. link_desc_align));
  1624. soc->link_desc_banks[i].base_paddr =
  1625. (unsigned long)(
  1626. soc->link_desc_banks[i].base_paddr_unaligned) +
  1627. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1628. (unsigned long)(
  1629. soc->link_desc_banks[i].base_vaddr_unaligned));
  1630. }
  1631. /* Allocate and setup link descriptor idle list for HW internal use */
  1632. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1633. total_mem_size = entry_size * total_link_descs;
  1634. if (total_mem_size <= max_alloc_size) {
  1635. void *desc;
  1636. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1637. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1638. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1639. FL("Link desc idle ring setup failed"));
  1640. goto fail;
  1641. }
  1642. hal_srng_access_start_unlocked(soc->hal_soc,
  1643. soc->wbm_idle_link_ring.hal_srng);
  1644. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1645. soc->link_desc_banks[i].base_paddr; i++) {
  1646. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1647. ((unsigned long)(
  1648. soc->link_desc_banks[i].base_vaddr) -
  1649. (unsigned long)(
  1650. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1651. / link_desc_size;
  1652. unsigned long paddr = (unsigned long)(
  1653. soc->link_desc_banks[i].base_paddr);
  1654. while (num_entries && (desc = hal_srng_src_get_next(
  1655. soc->hal_soc,
  1656. soc->wbm_idle_link_ring.hal_srng))) {
  1657. hal_set_link_desc_addr(desc,
  1658. LINK_DESC_COOKIE(desc_id, i), paddr);
  1659. num_entries--;
  1660. desc_id++;
  1661. paddr += link_desc_size;
  1662. }
  1663. }
  1664. hal_srng_access_end_unlocked(soc->hal_soc,
  1665. soc->wbm_idle_link_ring.hal_srng);
  1666. } else {
  1667. uint32_t num_scatter_bufs;
  1668. uint32_t num_entries_per_buf;
  1669. uint32_t rem_entries;
  1670. uint8_t *scatter_buf_ptr;
  1671. uint16_t scatter_buf_num;
  1672. uint32_t buf_size = 0;
  1673. soc->wbm_idle_scatter_buf_size =
  1674. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1675. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1676. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1677. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1678. soc->hal_soc, total_mem_size,
  1679. soc->wbm_idle_scatter_buf_size);
  1680. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1681. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1682. FL("scatter bufs size out of bounds"));
  1683. goto fail;
  1684. }
  1685. for (i = 0; i < num_scatter_bufs; i++) {
  1686. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1687. if (!soc->dp_soc_reinit) {
  1688. buf_size = soc->wbm_idle_scatter_buf_size;
  1689. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1690. qdf_mem_alloc_consistent(soc->osdev,
  1691. soc->osdev->
  1692. dev,
  1693. buf_size,
  1694. baseaddr);
  1695. }
  1696. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1697. QDF_TRACE(QDF_MODULE_ID_DP,
  1698. QDF_TRACE_LEVEL_ERROR,
  1699. FL("Scatter lst memory alloc fail"));
  1700. goto fail;
  1701. }
  1702. }
  1703. /* Populate idle list scatter buffers with link descriptor
  1704. * pointers
  1705. */
  1706. scatter_buf_num = 0;
  1707. scatter_buf_ptr = (uint8_t *)(
  1708. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1709. rem_entries = num_entries_per_buf;
  1710. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1711. soc->link_desc_banks[i].base_paddr; i++) {
  1712. uint32_t num_link_descs =
  1713. (soc->link_desc_banks[i].size -
  1714. ((unsigned long)(
  1715. soc->link_desc_banks[i].base_vaddr) -
  1716. (unsigned long)(
  1717. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1718. / link_desc_size;
  1719. unsigned long paddr = (unsigned long)(
  1720. soc->link_desc_banks[i].base_paddr);
  1721. while (num_link_descs) {
  1722. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1723. LINK_DESC_COOKIE(desc_id, i), paddr);
  1724. num_link_descs--;
  1725. desc_id++;
  1726. paddr += link_desc_size;
  1727. rem_entries--;
  1728. if (rem_entries) {
  1729. scatter_buf_ptr += entry_size;
  1730. } else {
  1731. rem_entries = num_entries_per_buf;
  1732. scatter_buf_num++;
  1733. if (scatter_buf_num >= num_scatter_bufs)
  1734. break;
  1735. scatter_buf_ptr = (uint8_t *)(
  1736. soc->wbm_idle_scatter_buf_base_vaddr[
  1737. scatter_buf_num]);
  1738. }
  1739. }
  1740. }
  1741. /* Setup link descriptor idle list in HW */
  1742. hal_setup_link_idle_list(soc->hal_soc,
  1743. soc->wbm_idle_scatter_buf_base_paddr,
  1744. soc->wbm_idle_scatter_buf_base_vaddr,
  1745. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1746. (uint32_t)(scatter_buf_ptr -
  1747. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1748. scatter_buf_num-1])), total_link_descs);
  1749. }
  1750. return 0;
  1751. fail:
  1752. if (soc->wbm_idle_link_ring.hal_srng) {
  1753. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1754. WBM_IDLE_LINK, 0);
  1755. }
  1756. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1757. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1758. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1759. soc->wbm_idle_scatter_buf_size,
  1760. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1761. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1762. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1763. }
  1764. }
  1765. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1766. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1767. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1768. soc->link_desc_banks[i].size,
  1769. soc->link_desc_banks[i].base_vaddr_unaligned,
  1770. soc->link_desc_banks[i].base_paddr_unaligned,
  1771. 0);
  1772. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1773. }
  1774. }
  1775. return QDF_STATUS_E_FAILURE;
  1776. }
  1777. /*
  1778. * Free link descriptor pool that was setup HW
  1779. */
  1780. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1781. {
  1782. int i;
  1783. if (soc->wbm_idle_link_ring.hal_srng) {
  1784. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1785. WBM_IDLE_LINK, 0);
  1786. }
  1787. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1788. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1789. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1790. soc->wbm_idle_scatter_buf_size,
  1791. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1792. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1793. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1794. }
  1795. }
  1796. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1797. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1798. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1799. soc->link_desc_banks[i].size,
  1800. soc->link_desc_banks[i].base_vaddr_unaligned,
  1801. soc->link_desc_banks[i].base_paddr_unaligned,
  1802. 0);
  1803. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1804. }
  1805. }
  1806. }
  1807. #ifdef IPA_OFFLOAD
  1808. #define REO_DST_RING_SIZE_QCA6290 1023
  1809. #ifndef QCA_WIFI_QCA8074_VP
  1810. #define REO_DST_RING_SIZE_QCA8074 1023
  1811. #else
  1812. #define REO_DST_RING_SIZE_QCA8074 8
  1813. #endif /* QCA_WIFI_QCA8074_VP */
  1814. #else
  1815. #define REO_DST_RING_SIZE_QCA6290 1024
  1816. #ifndef QCA_WIFI_QCA8074_VP
  1817. #define REO_DST_RING_SIZE_QCA8074 2048
  1818. #else
  1819. #define REO_DST_RING_SIZE_QCA8074 8
  1820. #endif /* QCA_WIFI_QCA8074_VP */
  1821. #endif /* IPA_OFFLOAD */
  1822. /*
  1823. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1824. * @soc: Datapath SOC handle
  1825. *
  1826. * This is a timer function used to age out stale AST nodes from
  1827. * AST table
  1828. */
  1829. #ifdef FEATURE_WDS
  1830. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1831. {
  1832. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1833. struct dp_pdev *pdev;
  1834. struct dp_vdev *vdev;
  1835. struct dp_peer *peer;
  1836. struct dp_ast_entry *ase, *temp_ase;
  1837. int i;
  1838. bool check_wds_ase = false;
  1839. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1840. soc->wds_ast_aging_timer_cnt = 0;
  1841. check_wds_ase = true;
  1842. }
  1843. /* Peer list access lock */
  1844. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1845. /* AST list access lock */
  1846. qdf_spin_lock_bh(&soc->ast_lock);
  1847. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1848. pdev = soc->pdev_list[i];
  1849. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1850. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1851. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1852. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1853. /*
  1854. * Do not expire static ast entries
  1855. * and HM WDS entries
  1856. */
  1857. if (ase->type !=
  1858. CDP_TXRX_AST_TYPE_WDS &&
  1859. ase->type !=
  1860. CDP_TXRX_AST_TYPE_MEC &&
  1861. ase->type !=
  1862. CDP_TXRX_AST_TYPE_DA)
  1863. continue;
  1864. /* Expire MEC entry every n sec.
  1865. * This needs to be expired in
  1866. * case if STA backbone is made as
  1867. * AP backbone, In this case it needs
  1868. * to be re-added as a WDS entry.
  1869. */
  1870. if (ase->is_active && ase->type ==
  1871. CDP_TXRX_AST_TYPE_MEC) {
  1872. ase->is_active = FALSE;
  1873. continue;
  1874. } else if (ase->is_active &&
  1875. check_wds_ase) {
  1876. ase->is_active = FALSE;
  1877. continue;
  1878. }
  1879. if (ase->type ==
  1880. CDP_TXRX_AST_TYPE_MEC) {
  1881. DP_STATS_INC(soc,
  1882. ast.aged_out, 1);
  1883. dp_peer_del_ast(soc, ase);
  1884. } else if (check_wds_ase) {
  1885. DP_STATS_INC(soc,
  1886. ast.aged_out, 1);
  1887. dp_peer_del_ast(soc, ase);
  1888. }
  1889. }
  1890. }
  1891. }
  1892. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1893. }
  1894. qdf_spin_unlock_bh(&soc->ast_lock);
  1895. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1896. if (qdf_atomic_read(&soc->cmn_init_done))
  1897. qdf_timer_mod(&soc->ast_aging_timer,
  1898. DP_AST_AGING_TIMER_DEFAULT_MS);
  1899. }
  1900. /*
  1901. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1902. * @soc: Datapath SOC handle
  1903. *
  1904. * Return: None
  1905. */
  1906. static void dp_soc_wds_attach(struct dp_soc *soc)
  1907. {
  1908. soc->wds_ast_aging_timer_cnt = 0;
  1909. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  1910. dp_ast_aging_timer_fn, (void *)soc,
  1911. QDF_TIMER_TYPE_WAKE_APPS);
  1912. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  1913. }
  1914. /*
  1915. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1916. * @txrx_soc: DP SOC handle
  1917. *
  1918. * Return: None
  1919. */
  1920. static void dp_soc_wds_detach(struct dp_soc *soc)
  1921. {
  1922. qdf_timer_stop(&soc->ast_aging_timer);
  1923. qdf_timer_free(&soc->ast_aging_timer);
  1924. }
  1925. #else
  1926. static void dp_soc_wds_attach(struct dp_soc *soc)
  1927. {
  1928. }
  1929. static void dp_soc_wds_detach(struct dp_soc *soc)
  1930. {
  1931. }
  1932. #endif
  1933. /*
  1934. * dp_soc_reset_ring_map() - Reset cpu ring map
  1935. * @soc: Datapath soc handler
  1936. *
  1937. * This api resets the default cpu ring map
  1938. */
  1939. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1940. {
  1941. uint8_t i;
  1942. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1943. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1944. switch (nss_config) {
  1945. case dp_nss_cfg_first_radio:
  1946. /*
  1947. * Setting Tx ring map for one nss offloaded radio
  1948. */
  1949. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1950. break;
  1951. case dp_nss_cfg_second_radio:
  1952. /*
  1953. * Setting Tx ring for two nss offloaded radios
  1954. */
  1955. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1956. break;
  1957. case dp_nss_cfg_dbdc:
  1958. /*
  1959. * Setting Tx ring map for 2 nss offloaded radios
  1960. */
  1961. soc->tx_ring_map[i] =
  1962. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  1963. break;
  1964. case dp_nss_cfg_dbtc:
  1965. /*
  1966. * Setting Tx ring map for 3 nss offloaded radios
  1967. */
  1968. soc->tx_ring_map[i] =
  1969. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  1970. break;
  1971. default:
  1972. dp_err("tx_ring_map failed due to invalid nss cfg");
  1973. break;
  1974. }
  1975. }
  1976. }
  1977. /*
  1978. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1979. * @dp_soc - DP soc handle
  1980. * @ring_type - ring type
  1981. * @ring_num - ring_num
  1982. *
  1983. * return 0 or 1
  1984. */
  1985. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1986. {
  1987. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1988. uint8_t status = 0;
  1989. switch (ring_type) {
  1990. case WBM2SW_RELEASE:
  1991. case REO_DST:
  1992. case RXDMA_BUF:
  1993. status = ((nss_config) & (1 << ring_num));
  1994. break;
  1995. default:
  1996. break;
  1997. }
  1998. return status;
  1999. }
  2000. /*
  2001. * dp_soc_reset_intr_mask() - reset interrupt mask
  2002. * @dp_soc - DP Soc handle
  2003. *
  2004. * Return: Return void
  2005. */
  2006. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2007. {
  2008. uint8_t j;
  2009. int *grp_mask = NULL;
  2010. int group_number, mask, num_ring;
  2011. /* number of tx ring */
  2012. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2013. /*
  2014. * group mask for tx completion ring.
  2015. */
  2016. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2017. /* loop and reset the mask for only offloaded ring */
  2018. for (j = 0; j < num_ring; j++) {
  2019. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2020. continue;
  2021. }
  2022. /*
  2023. * Group number corresponding to tx offloaded ring.
  2024. */
  2025. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2026. if (group_number < 0) {
  2027. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2028. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2029. WBM2SW_RELEASE, j);
  2030. return;
  2031. }
  2032. /* reset the tx mask for offloaded ring */
  2033. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2034. mask &= (~(1 << j));
  2035. /*
  2036. * reset the interrupt mask for offloaded ring.
  2037. */
  2038. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2039. }
  2040. /* number of rx rings */
  2041. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2042. /*
  2043. * group mask for reo destination ring.
  2044. */
  2045. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2046. /* loop and reset the mask for only offloaded ring */
  2047. for (j = 0; j < num_ring; j++) {
  2048. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2049. continue;
  2050. }
  2051. /*
  2052. * Group number corresponding to rx offloaded ring.
  2053. */
  2054. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2055. if (group_number < 0) {
  2056. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2057. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2058. REO_DST, j);
  2059. return;
  2060. }
  2061. /* set the interrupt mask for offloaded ring */
  2062. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2063. mask &= (~(1 << j));
  2064. /*
  2065. * set the interrupt mask to zero for rx offloaded radio.
  2066. */
  2067. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2068. }
  2069. /*
  2070. * group mask for Rx buffer refill ring
  2071. */
  2072. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2073. /* loop and reset the mask for only offloaded ring */
  2074. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2075. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2076. continue;
  2077. }
  2078. /*
  2079. * Group number corresponding to rx offloaded ring.
  2080. */
  2081. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2082. if (group_number < 0) {
  2083. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2084. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2085. REO_DST, j);
  2086. return;
  2087. }
  2088. /* set the interrupt mask for offloaded ring */
  2089. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2090. group_number);
  2091. mask &= (~(1 << j));
  2092. /*
  2093. * set the interrupt mask to zero for rx offloaded radio.
  2094. */
  2095. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2096. group_number, mask);
  2097. }
  2098. }
  2099. #ifdef IPA_OFFLOAD
  2100. /**
  2101. * dp_reo_remap_config() - configure reo remap register value based
  2102. * nss configuration.
  2103. * based on offload_radio value below remap configuration
  2104. * get applied.
  2105. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2106. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2107. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2108. * 3 - both Radios handled by NSS (remap not required)
  2109. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2110. *
  2111. * @remap1: output parameter indicates reo remap 1 register value
  2112. * @remap2: output parameter indicates reo remap 2 register value
  2113. * Return: bool type, true if remap is configured else false.
  2114. */
  2115. static bool dp_reo_remap_config(struct dp_soc *soc,
  2116. uint32_t *remap1,
  2117. uint32_t *remap2)
  2118. {
  2119. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2120. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2121. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2122. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2123. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2124. return true;
  2125. }
  2126. #else
  2127. static bool dp_reo_remap_config(struct dp_soc *soc,
  2128. uint32_t *remap1,
  2129. uint32_t *remap2)
  2130. {
  2131. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2132. switch (offload_radio) {
  2133. case dp_nss_cfg_default:
  2134. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2135. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2136. (0x3 << 18) | (0x4 << 21)) << 8;
  2137. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2138. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2139. (0x3 << 18) | (0x4 << 21)) << 8;
  2140. break;
  2141. case dp_nss_cfg_first_radio:
  2142. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2143. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2144. (0x2 << 18) | (0x3 << 21)) << 8;
  2145. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2146. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2147. (0x4 << 18) | (0x2 << 21)) << 8;
  2148. break;
  2149. case dp_nss_cfg_second_radio:
  2150. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2151. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2152. (0x1 << 18) | (0x3 << 21)) << 8;
  2153. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2154. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2155. (0x4 << 18) | (0x1 << 21)) << 8;
  2156. break;
  2157. case dp_nss_cfg_dbdc:
  2158. case dp_nss_cfg_dbtc:
  2159. /* return false if both or all are offloaded to NSS */
  2160. return false;
  2161. }
  2162. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2163. *remap1, *remap2, offload_radio);
  2164. return true;
  2165. }
  2166. #endif
  2167. /*
  2168. * dp_reo_frag_dst_set() - configure reo register to set the
  2169. * fragment destination ring
  2170. * @soc : Datapath soc
  2171. * @frag_dst_ring : output parameter to set fragment destination ring
  2172. *
  2173. * Based on offload_radio below fragment destination rings is selected
  2174. * 0 - TCL
  2175. * 1 - SW1
  2176. * 2 - SW2
  2177. * 3 - SW3
  2178. * 4 - SW4
  2179. * 5 - Release
  2180. * 6 - FW
  2181. * 7 - alternate select
  2182. *
  2183. * return: void
  2184. */
  2185. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2186. {
  2187. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2188. switch (offload_radio) {
  2189. case dp_nss_cfg_default:
  2190. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2191. break;
  2192. case dp_nss_cfg_dbdc:
  2193. case dp_nss_cfg_dbtc:
  2194. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2195. break;
  2196. default:
  2197. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2198. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2199. break;
  2200. }
  2201. }
  2202. /*
  2203. * dp_soc_cmn_setup() - Common SoC level initializion
  2204. * @soc: Datapath SOC handle
  2205. *
  2206. * This is an internal function used to setup common SOC data structures,
  2207. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2208. */
  2209. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2210. {
  2211. int i;
  2212. struct hal_reo_params reo_params;
  2213. int tx_ring_size;
  2214. int tx_comp_ring_size;
  2215. int reo_dst_ring_size;
  2216. uint32_t entries;
  2217. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2218. if (qdf_atomic_read(&soc->cmn_init_done))
  2219. return 0;
  2220. if (dp_hw_link_desc_pool_setup(soc))
  2221. goto fail1;
  2222. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2223. /* Setup SRNG rings */
  2224. /* Common rings */
  2225. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2226. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2227. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2228. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2229. goto fail1;
  2230. }
  2231. soc->num_tcl_data_rings = 0;
  2232. /* Tx data rings */
  2233. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2234. soc->num_tcl_data_rings =
  2235. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2236. tx_comp_ring_size =
  2237. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2238. tx_ring_size =
  2239. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2240. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2241. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2242. TCL_DATA, i, 0, tx_ring_size)) {
  2243. QDF_TRACE(QDF_MODULE_ID_DP,
  2244. QDF_TRACE_LEVEL_ERROR,
  2245. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2246. goto fail1;
  2247. }
  2248. /*
  2249. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2250. * count
  2251. */
  2252. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2253. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2254. QDF_TRACE(QDF_MODULE_ID_DP,
  2255. QDF_TRACE_LEVEL_ERROR,
  2256. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2257. goto fail1;
  2258. }
  2259. }
  2260. } else {
  2261. /* This will be incremented during per pdev ring setup */
  2262. soc->num_tcl_data_rings = 0;
  2263. }
  2264. if (dp_tx_soc_attach(soc)) {
  2265. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2266. FL("dp_tx_soc_attach failed"));
  2267. goto fail1;
  2268. }
  2269. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2270. /* TCL command and status rings */
  2271. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2272. entries)) {
  2273. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2274. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2275. goto fail1;
  2276. }
  2277. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2278. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2279. entries)) {
  2280. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2281. FL("dp_srng_setup failed for tcl_status_ring"));
  2282. goto fail1;
  2283. }
  2284. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2285. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2286. * descriptors
  2287. */
  2288. /* Rx data rings */
  2289. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2290. soc->num_reo_dest_rings =
  2291. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2292. QDF_TRACE(QDF_MODULE_ID_DP,
  2293. QDF_TRACE_LEVEL_INFO,
  2294. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2295. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2296. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2297. i, 0, reo_dst_ring_size)) {
  2298. QDF_TRACE(QDF_MODULE_ID_DP,
  2299. QDF_TRACE_LEVEL_ERROR,
  2300. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2301. goto fail1;
  2302. }
  2303. }
  2304. } else {
  2305. /* This will be incremented during per pdev ring setup */
  2306. soc->num_reo_dest_rings = 0;
  2307. }
  2308. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2309. /* LMAC RxDMA to SW Rings configuration */
  2310. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2311. /* Only valid for MCL */
  2312. struct dp_pdev *pdev = soc->pdev_list[0];
  2313. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2314. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2315. RXDMA_DST, 0, i,
  2316. entries)) {
  2317. QDF_TRACE(QDF_MODULE_ID_DP,
  2318. QDF_TRACE_LEVEL_ERROR,
  2319. FL(RNG_ERR "rxdma_err_dst_ring"));
  2320. goto fail1;
  2321. }
  2322. }
  2323. }
  2324. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2325. /* REO reinjection ring */
  2326. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2327. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2328. entries)) {
  2329. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2330. FL("dp_srng_setup failed for reo_reinject_ring"));
  2331. goto fail1;
  2332. }
  2333. /* Rx release ring */
  2334. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2335. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2336. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2337. FL("dp_srng_setup failed for rx_rel_ring"));
  2338. goto fail1;
  2339. }
  2340. /* Rx exception ring */
  2341. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2342. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2343. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2344. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2345. FL("dp_srng_setup failed for reo_exception_ring"));
  2346. goto fail1;
  2347. }
  2348. /* REO command and status rings */
  2349. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2350. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2351. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2352. FL("dp_srng_setup failed for reo_cmd_ring"));
  2353. goto fail1;
  2354. }
  2355. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2356. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2357. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2358. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2359. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2360. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2361. FL("dp_srng_setup failed for reo_status_ring"));
  2362. goto fail1;
  2363. }
  2364. /* Reset the cpu ring map if radio is NSS offloaded */
  2365. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2366. dp_soc_reset_cpu_ring_map(soc);
  2367. dp_soc_reset_intr_mask(soc);
  2368. }
  2369. /* Setup HW REO */
  2370. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2371. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2372. /*
  2373. * Reo ring remap is not required if both radios
  2374. * are offloaded to NSS
  2375. */
  2376. if (!dp_reo_remap_config(soc,
  2377. &reo_params.remap1,
  2378. &reo_params.remap2))
  2379. goto out;
  2380. reo_params.rx_hash_enabled = true;
  2381. }
  2382. /* setup the global rx defrag waitlist */
  2383. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2384. soc->rx.defrag.timeout_ms =
  2385. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2386. soc->rx.flags.defrag_timeout_check =
  2387. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2388. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2389. out:
  2390. /*
  2391. * set the fragment destination ring
  2392. */
  2393. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2394. hal_reo_setup(soc->hal_soc, &reo_params);
  2395. qdf_atomic_set(&soc->cmn_init_done, 1);
  2396. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2397. return 0;
  2398. fail1:
  2399. /*
  2400. * Cleanup will be done as part of soc_detach, which will
  2401. * be called on pdev attach failure
  2402. */
  2403. return QDF_STATUS_E_FAILURE;
  2404. }
  2405. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2406. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2407. {
  2408. struct cdp_lro_hash_config lro_hash;
  2409. QDF_STATUS status;
  2410. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2411. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2412. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2413. dp_err("LRO, GRO and RX hash disabled");
  2414. return QDF_STATUS_E_FAILURE;
  2415. }
  2416. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2417. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2418. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2419. lro_hash.lro_enable = 1;
  2420. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2421. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2422. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2423. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2424. }
  2425. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2426. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2427. LRO_IPV4_SEED_ARR_SZ));
  2428. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2429. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2430. LRO_IPV6_SEED_ARR_SZ));
  2431. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2432. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2433. QDF_BUG(0);
  2434. dp_err("lro_hash_config not configured");
  2435. return QDF_STATUS_E_FAILURE;
  2436. }
  2437. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2438. &lro_hash);
  2439. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2440. dp_err("failed to send lro_hash_config to FW %u", status);
  2441. return status;
  2442. }
  2443. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2444. lro_hash.lro_enable, lro_hash.tcp_flag,
  2445. lro_hash.tcp_flag_mask);
  2446. dp_info("toeplitz_hash_ipv4:");
  2447. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2448. (void *)lro_hash.toeplitz_hash_ipv4,
  2449. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2450. LRO_IPV4_SEED_ARR_SZ));
  2451. dp_info("toeplitz_hash_ipv6:");
  2452. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2453. (void *)lro_hash.toeplitz_hash_ipv6,
  2454. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2455. LRO_IPV6_SEED_ARR_SZ));
  2456. return status;
  2457. }
  2458. /*
  2459. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2460. * @soc: data path SoC handle
  2461. * @pdev: Physical device handle
  2462. *
  2463. * Return: 0 - success, > 0 - failure
  2464. */
  2465. #ifdef QCA_HOST2FW_RXBUF_RING
  2466. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2467. struct dp_pdev *pdev)
  2468. {
  2469. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2470. int max_mac_rings;
  2471. int i;
  2472. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2473. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2474. for (i = 0; i < max_mac_rings; i++) {
  2475. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2476. "%s: pdev_id %d mac_id %d",
  2477. __func__, pdev->pdev_id, i);
  2478. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2479. RXDMA_BUF, 1, i,
  2480. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2481. QDF_TRACE(QDF_MODULE_ID_DP,
  2482. QDF_TRACE_LEVEL_ERROR,
  2483. FL("failed rx mac ring setup"));
  2484. return QDF_STATUS_E_FAILURE;
  2485. }
  2486. }
  2487. return QDF_STATUS_SUCCESS;
  2488. }
  2489. #else
  2490. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2491. struct dp_pdev *pdev)
  2492. {
  2493. return QDF_STATUS_SUCCESS;
  2494. }
  2495. #endif
  2496. /**
  2497. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2498. * @pdev - DP_PDEV handle
  2499. *
  2500. * Return: void
  2501. */
  2502. static inline void
  2503. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2504. {
  2505. uint8_t map_id;
  2506. struct dp_soc *soc = pdev->soc;
  2507. if (!soc)
  2508. return;
  2509. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2510. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2511. default_dscp_tid_map,
  2512. sizeof(default_dscp_tid_map));
  2513. }
  2514. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2515. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2516. default_dscp_tid_map,
  2517. map_id);
  2518. }
  2519. }
  2520. #ifdef IPA_OFFLOAD
  2521. /**
  2522. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2523. * @soc: data path instance
  2524. * @pdev: core txrx pdev context
  2525. *
  2526. * Return: QDF_STATUS_SUCCESS: success
  2527. * QDF_STATUS_E_RESOURCES: Error return
  2528. */
  2529. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2530. struct dp_pdev *pdev)
  2531. {
  2532. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2533. int entries;
  2534. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2535. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2536. /* Setup second Rx refill buffer ring */
  2537. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2538. IPA_RX_REFILL_BUF_RING_IDX,
  2539. pdev->pdev_id,
  2540. entries)) {
  2541. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2542. FL("dp_srng_setup failed second rx refill ring"));
  2543. return QDF_STATUS_E_FAILURE;
  2544. }
  2545. return QDF_STATUS_SUCCESS;
  2546. }
  2547. /**
  2548. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2549. * @soc: data path instance
  2550. * @pdev: core txrx pdev context
  2551. *
  2552. * Return: void
  2553. */
  2554. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2555. struct dp_pdev *pdev)
  2556. {
  2557. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2558. IPA_RX_REFILL_BUF_RING_IDX);
  2559. }
  2560. #else
  2561. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2562. struct dp_pdev *pdev)
  2563. {
  2564. return QDF_STATUS_SUCCESS;
  2565. }
  2566. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2567. struct dp_pdev *pdev)
  2568. {
  2569. }
  2570. #endif
  2571. #if !defined(DISABLE_MON_CONFIG)
  2572. /**
  2573. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2574. * @soc: soc handle
  2575. * @pdev: physical device handle
  2576. *
  2577. * Return: nonzero on failure and zero on success
  2578. */
  2579. static
  2580. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2581. {
  2582. int mac_id = 0;
  2583. int pdev_id = pdev->pdev_id;
  2584. int entries;
  2585. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2586. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2587. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2588. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2589. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2590. entries =
  2591. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2592. if (dp_srng_setup(soc,
  2593. &pdev->rxdma_mon_buf_ring[mac_id],
  2594. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2595. entries)) {
  2596. QDF_TRACE(QDF_MODULE_ID_DP,
  2597. QDF_TRACE_LEVEL_ERROR,
  2598. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2599. return QDF_STATUS_E_NOMEM;
  2600. }
  2601. entries =
  2602. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2603. if (dp_srng_setup(soc,
  2604. &pdev->rxdma_mon_dst_ring[mac_id],
  2605. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2606. entries)) {
  2607. QDF_TRACE(QDF_MODULE_ID_DP,
  2608. QDF_TRACE_LEVEL_ERROR,
  2609. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2610. return QDF_STATUS_E_NOMEM;
  2611. }
  2612. entries =
  2613. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2614. if (dp_srng_setup(soc,
  2615. &pdev->rxdma_mon_status_ring[mac_id],
  2616. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2617. entries)) {
  2618. QDF_TRACE(QDF_MODULE_ID_DP,
  2619. QDF_TRACE_LEVEL_ERROR,
  2620. FL(RNG_ERR "rxdma_mon_status_ring"));
  2621. return QDF_STATUS_E_NOMEM;
  2622. }
  2623. entries =
  2624. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2625. if (dp_srng_setup(soc,
  2626. &pdev->rxdma_mon_desc_ring[mac_id],
  2627. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2628. entries)) {
  2629. QDF_TRACE(QDF_MODULE_ID_DP,
  2630. QDF_TRACE_LEVEL_ERROR,
  2631. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2632. return QDF_STATUS_E_NOMEM;
  2633. }
  2634. } else {
  2635. entries =
  2636. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2637. if (dp_srng_setup(soc,
  2638. &pdev->rxdma_mon_status_ring[mac_id],
  2639. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2640. entries)) {
  2641. QDF_TRACE(QDF_MODULE_ID_DP,
  2642. QDF_TRACE_LEVEL_ERROR,
  2643. FL(RNG_ERR "rxdma_mon_status_ring"));
  2644. return QDF_STATUS_E_NOMEM;
  2645. }
  2646. }
  2647. }
  2648. return QDF_STATUS_SUCCESS;
  2649. }
  2650. #else
  2651. static
  2652. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2653. {
  2654. return QDF_STATUS_SUCCESS;
  2655. }
  2656. #endif
  2657. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2658. * @pdev_hdl: pdev handle
  2659. */
  2660. #ifdef ATH_SUPPORT_EXT_STAT
  2661. void dp_iterate_update_peer_list(void *pdev_hdl)
  2662. {
  2663. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2664. struct dp_soc *soc = pdev->soc;
  2665. struct dp_vdev *vdev = NULL;
  2666. struct dp_peer *peer = NULL;
  2667. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2668. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2669. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2670. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2671. dp_cal_client_update_peer_stats(&peer->stats);
  2672. }
  2673. }
  2674. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2675. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2676. }
  2677. #else
  2678. void dp_iterate_update_peer_list(void *pdev_hdl)
  2679. {
  2680. }
  2681. #endif
  2682. /*
  2683. * dp_pdev_attach_wifi3() - attach txrx pdev
  2684. * @ctrl_pdev: Opaque PDEV object
  2685. * @txrx_soc: Datapath SOC handle
  2686. * @htc_handle: HTC handle for host-target interface
  2687. * @qdf_osdev: QDF OS device
  2688. * @pdev_id: PDEV ID
  2689. *
  2690. * Return: DP PDEV handle on success, NULL on failure
  2691. */
  2692. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2693. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2694. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2695. {
  2696. int tx_ring_size;
  2697. int tx_comp_ring_size;
  2698. int reo_dst_ring_size;
  2699. int entries;
  2700. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2701. int nss_cfg;
  2702. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2703. struct dp_pdev *pdev = NULL;
  2704. if (soc->dp_soc_reinit)
  2705. pdev = soc->pdev_list[pdev_id];
  2706. else
  2707. pdev = qdf_mem_malloc(sizeof(*pdev));
  2708. if (!pdev) {
  2709. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2710. FL("DP PDEV memory allocation failed"));
  2711. goto fail0;
  2712. }
  2713. /*
  2714. * Variable to prevent double pdev deinitialization during
  2715. * radio detach execution .i.e. in the absence of any vdev.
  2716. */
  2717. pdev->pdev_deinit = 0;
  2718. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2719. if (!pdev->invalid_peer) {
  2720. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2721. FL("Invalid peer memory allocation failed"));
  2722. qdf_mem_free(pdev);
  2723. goto fail0;
  2724. }
  2725. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2726. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2727. if (!pdev->wlan_cfg_ctx) {
  2728. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2729. FL("pdev cfg_attach failed"));
  2730. qdf_mem_free(pdev->invalid_peer);
  2731. qdf_mem_free(pdev);
  2732. goto fail0;
  2733. }
  2734. /*
  2735. * set nss pdev config based on soc config
  2736. */
  2737. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2738. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2739. (nss_cfg & (1 << pdev_id)));
  2740. pdev->soc = soc;
  2741. pdev->ctrl_pdev = ctrl_pdev;
  2742. pdev->pdev_id = pdev_id;
  2743. soc->pdev_list[pdev_id] = pdev;
  2744. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2745. soc->pdev_count++;
  2746. TAILQ_INIT(&pdev->vdev_list);
  2747. qdf_spinlock_create(&pdev->vdev_list_lock);
  2748. pdev->vdev_count = 0;
  2749. qdf_spinlock_create(&pdev->tx_mutex);
  2750. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2751. TAILQ_INIT(&pdev->neighbour_peers_list);
  2752. pdev->neighbour_peers_added = false;
  2753. if (dp_soc_cmn_setup(soc)) {
  2754. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2755. FL("dp_soc_cmn_setup failed"));
  2756. goto fail1;
  2757. }
  2758. /* Setup per PDEV TCL rings if configured */
  2759. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2760. tx_ring_size =
  2761. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2762. tx_comp_ring_size =
  2763. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2764. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2765. pdev_id, pdev_id, tx_ring_size)) {
  2766. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2767. FL("dp_srng_setup failed for tcl_data_ring"));
  2768. goto fail1;
  2769. }
  2770. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2771. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2772. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2773. FL("dp_srng_setup failed for tx_comp_ring"));
  2774. goto fail1;
  2775. }
  2776. soc->num_tcl_data_rings++;
  2777. }
  2778. /* Tx specific init */
  2779. if (dp_tx_pdev_attach(pdev)) {
  2780. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2781. FL("dp_tx_pdev_attach failed"));
  2782. goto fail1;
  2783. }
  2784. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2785. /* Setup per PDEV REO rings if configured */
  2786. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2787. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2788. pdev_id, pdev_id, reo_dst_ring_size)) {
  2789. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2790. FL("dp_srng_setup failed for reo_dest_ringn"));
  2791. goto fail1;
  2792. }
  2793. soc->num_reo_dest_rings++;
  2794. }
  2795. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2796. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2797. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2798. FL("dp_srng_setup failed rx refill ring"));
  2799. goto fail1;
  2800. }
  2801. if (dp_rxdma_ring_setup(soc, pdev)) {
  2802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2803. FL("RXDMA ring config failed"));
  2804. goto fail1;
  2805. }
  2806. if (dp_mon_rings_setup(soc, pdev)) {
  2807. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2808. FL("MONITOR rings setup failed"));
  2809. goto fail1;
  2810. }
  2811. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2812. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2813. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2814. 0, pdev_id,
  2815. entries)) {
  2816. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2817. FL(RNG_ERR "rxdma_err_dst_ring"));
  2818. goto fail1;
  2819. }
  2820. }
  2821. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2822. goto fail1;
  2823. if (dp_ipa_ring_resource_setup(soc, pdev))
  2824. goto fail1;
  2825. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2826. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2827. FL("dp_ipa_uc_attach failed"));
  2828. goto fail1;
  2829. }
  2830. /* Rx specific init */
  2831. if (dp_rx_pdev_attach(pdev)) {
  2832. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2833. FL("dp_rx_pdev_attach failed"));
  2834. goto fail1;
  2835. }
  2836. DP_STATS_INIT(pdev);
  2837. /* Monitor filter init */
  2838. pdev->mon_filter_mode = MON_FILTER_ALL;
  2839. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2840. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2841. pdev->fp_data_filter = FILTER_DATA_ALL;
  2842. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2843. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2844. pdev->mo_data_filter = FILTER_DATA_ALL;
  2845. dp_local_peer_id_pool_init(pdev);
  2846. dp_dscp_tid_map_setup(pdev);
  2847. /* Rx monitor mode specific init */
  2848. if (dp_rx_pdev_mon_attach(pdev)) {
  2849. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2850. "dp_rx_pdev_mon_attach failed");
  2851. goto fail1;
  2852. }
  2853. if (dp_wdi_event_attach(pdev)) {
  2854. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2855. "dp_wdi_evet_attach failed");
  2856. goto fail1;
  2857. }
  2858. /* set the reo destination during initialization */
  2859. pdev->reo_dest = pdev->pdev_id + 1;
  2860. /*
  2861. * initialize ppdu tlv list
  2862. */
  2863. TAILQ_INIT(&pdev->ppdu_info_list);
  2864. pdev->tlv_count = 0;
  2865. pdev->list_depth = 0;
  2866. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2867. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2868. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2869. TRUE);
  2870. /* initlialize cal client timer */
  2871. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2872. &dp_iterate_update_peer_list);
  2873. return (struct cdp_pdev *)pdev;
  2874. fail1:
  2875. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  2876. fail0:
  2877. return NULL;
  2878. }
  2879. /*
  2880. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2881. * @soc: data path SoC handle
  2882. * @pdev: Physical device handle
  2883. *
  2884. * Return: void
  2885. */
  2886. #ifdef QCA_HOST2FW_RXBUF_RING
  2887. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2888. struct dp_pdev *pdev)
  2889. {
  2890. int max_mac_rings =
  2891. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2892. int i;
  2893. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2894. max_mac_rings : MAX_RX_MAC_RINGS;
  2895. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2896. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2897. RXDMA_BUF, 1);
  2898. qdf_timer_free(&soc->mon_reap_timer);
  2899. }
  2900. #else
  2901. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2902. struct dp_pdev *pdev)
  2903. {
  2904. }
  2905. #endif
  2906. /*
  2907. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2908. * @pdev: device object
  2909. *
  2910. * Return: void
  2911. */
  2912. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2913. {
  2914. struct dp_neighbour_peer *peer = NULL;
  2915. struct dp_neighbour_peer *temp_peer = NULL;
  2916. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2917. neighbour_peer_list_elem, temp_peer) {
  2918. /* delete this peer from the list */
  2919. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2920. peer, neighbour_peer_list_elem);
  2921. qdf_mem_free(peer);
  2922. }
  2923. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2924. }
  2925. /**
  2926. * dp_htt_ppdu_stats_detach() - detach stats resources
  2927. * @pdev: Datapath PDEV handle
  2928. *
  2929. * Return: void
  2930. */
  2931. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2932. {
  2933. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2934. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2935. ppdu_info_list_elem, ppdu_info_next) {
  2936. if (!ppdu_info)
  2937. break;
  2938. qdf_assert_always(ppdu_info->nbuf);
  2939. qdf_nbuf_free(ppdu_info->nbuf);
  2940. qdf_mem_free(ppdu_info);
  2941. }
  2942. }
  2943. #if !defined(DISABLE_MON_CONFIG)
  2944. static
  2945. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  2946. int mac_id)
  2947. {
  2948. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2949. dp_srng_cleanup(soc,
  2950. &pdev->rxdma_mon_buf_ring[mac_id],
  2951. RXDMA_MONITOR_BUF, 0);
  2952. dp_srng_cleanup(soc,
  2953. &pdev->rxdma_mon_dst_ring[mac_id],
  2954. RXDMA_MONITOR_DST, 0);
  2955. dp_srng_cleanup(soc,
  2956. &pdev->rxdma_mon_status_ring[mac_id],
  2957. RXDMA_MONITOR_STATUS, 0);
  2958. dp_srng_cleanup(soc,
  2959. &pdev->rxdma_mon_desc_ring[mac_id],
  2960. RXDMA_MONITOR_DESC, 0);
  2961. dp_srng_cleanup(soc,
  2962. &pdev->rxdma_err_dst_ring[mac_id],
  2963. RXDMA_DST, 0);
  2964. } else {
  2965. dp_srng_cleanup(soc,
  2966. &pdev->rxdma_mon_status_ring[mac_id],
  2967. RXDMA_MONITOR_STATUS, 0);
  2968. dp_srng_cleanup(soc,
  2969. &pdev->rxdma_err_dst_ring[mac_id],
  2970. RXDMA_DST, 0);
  2971. }
  2972. }
  2973. #else
  2974. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  2975. int mac_id)
  2976. {
  2977. }
  2978. #endif
  2979. /**
  2980. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  2981. *
  2982. * @soc: soc handle
  2983. * @pdev: datapath physical dev handle
  2984. * @mac_id: mac number
  2985. *
  2986. * Return: None
  2987. */
  2988. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2989. int mac_id)
  2990. {
  2991. }
  2992. /**
  2993. * dp_pdev_mem_reset() - Reset txrx pdev memory
  2994. * @pdev: dp pdev handle
  2995. *
  2996. * Return: None
  2997. */
  2998. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  2999. {
  3000. uint16_t len = 0;
  3001. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3002. len = sizeof(struct dp_pdev) -
  3003. offsetof(struct dp_pdev, pdev_deinit) -
  3004. sizeof(pdev->pdev_deinit);
  3005. dp_pdev_offset = dp_pdev_offset +
  3006. offsetof(struct dp_pdev, pdev_deinit) +
  3007. sizeof(pdev->pdev_deinit);
  3008. qdf_mem_zero(dp_pdev_offset, len);
  3009. }
  3010. /**
  3011. * dp_pdev_deinit() - Deinit txrx pdev
  3012. * @txrx_pdev: Datapath PDEV handle
  3013. * @force: Force deinit
  3014. *
  3015. * Return: None
  3016. */
  3017. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3018. {
  3019. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3020. struct dp_soc *soc = pdev->soc;
  3021. qdf_nbuf_t curr_nbuf, next_nbuf;
  3022. int mac_id;
  3023. /*
  3024. * Prevent double pdev deinitialization during radio detach
  3025. * execution .i.e. in the absence of any vdev
  3026. */
  3027. if (pdev->pdev_deinit)
  3028. return;
  3029. pdev->pdev_deinit = 1;
  3030. dp_wdi_event_detach(pdev);
  3031. dp_tx_pdev_detach(pdev);
  3032. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3033. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3034. TCL_DATA, pdev->pdev_id);
  3035. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3036. WBM2SW_RELEASE, pdev->pdev_id);
  3037. }
  3038. dp_pktlogmod_exit(pdev);
  3039. dp_rx_pdev_detach(pdev);
  3040. dp_rx_pdev_mon_detach(pdev);
  3041. dp_neighbour_peers_detach(pdev);
  3042. qdf_spinlock_destroy(&pdev->tx_mutex);
  3043. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3044. dp_ipa_uc_detach(soc, pdev);
  3045. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3046. /* Cleanup per PDEV REO rings if configured */
  3047. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3048. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3049. REO_DST, pdev->pdev_id);
  3050. }
  3051. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3052. dp_rxdma_ring_cleanup(soc, pdev);
  3053. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3054. dp_mon_ring_deinit(soc, pdev, mac_id);
  3055. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3056. RXDMA_DST, 0);
  3057. }
  3058. curr_nbuf = pdev->invalid_peer_head_msdu;
  3059. while (curr_nbuf) {
  3060. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3061. qdf_nbuf_free(curr_nbuf);
  3062. curr_nbuf = next_nbuf;
  3063. }
  3064. pdev->invalid_peer_head_msdu = NULL;
  3065. pdev->invalid_peer_tail_msdu = NULL;
  3066. dp_htt_ppdu_stats_detach(pdev);
  3067. qdf_nbuf_free(pdev->sojourn_buf);
  3068. dp_cal_client_detach(&pdev->cal_client_ctx);
  3069. soc->pdev_count--;
  3070. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3071. qdf_mem_free(pdev->invalid_peer);
  3072. qdf_mem_free(pdev->dp_txrx_handle);
  3073. dp_pdev_mem_reset(pdev);
  3074. }
  3075. /**
  3076. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3077. * @txrx_pdev: Datapath PDEV handle
  3078. * @force: Force deinit
  3079. *
  3080. * Return: None
  3081. */
  3082. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3083. {
  3084. dp_pdev_deinit(txrx_pdev, force);
  3085. }
  3086. /*
  3087. * dp_pdev_detach() - Complete rest of pdev detach
  3088. * @txrx_pdev: Datapath PDEV handle
  3089. * @force: Force deinit
  3090. *
  3091. * Return: None
  3092. */
  3093. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3094. {
  3095. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3096. struct dp_soc *soc = pdev->soc;
  3097. int mac_id;
  3098. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3099. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3100. TCL_DATA, pdev->pdev_id);
  3101. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3102. WBM2SW_RELEASE, pdev->pdev_id);
  3103. }
  3104. dp_mon_link_free(pdev);
  3105. /* Cleanup per PDEV REO rings if configured */
  3106. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3107. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3108. REO_DST, pdev->pdev_id);
  3109. }
  3110. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3111. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3112. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3113. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3114. RXDMA_DST, 0);
  3115. }
  3116. soc->pdev_list[pdev->pdev_id] = NULL;
  3117. qdf_mem_free(pdev);
  3118. }
  3119. /*
  3120. * dp_pdev_detach_wifi3() - detach txrx pdev
  3121. * @txrx_pdev: Datapath PDEV handle
  3122. * @force: Force detach
  3123. *
  3124. * Return: None
  3125. */
  3126. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3127. {
  3128. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3129. struct dp_soc *soc = pdev->soc;
  3130. if (soc->dp_soc_reinit) {
  3131. dp_pdev_detach(txrx_pdev, force);
  3132. } else {
  3133. dp_pdev_deinit(txrx_pdev, force);
  3134. dp_pdev_detach(txrx_pdev, force);
  3135. }
  3136. }
  3137. /*
  3138. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3139. * @soc: DP SOC handle
  3140. */
  3141. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3142. {
  3143. struct reo_desc_list_node *desc;
  3144. struct dp_rx_tid *rx_tid;
  3145. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3146. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3147. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3148. rx_tid = &desc->rx_tid;
  3149. qdf_mem_unmap_nbytes_single(soc->osdev,
  3150. rx_tid->hw_qdesc_paddr,
  3151. QDF_DMA_BIDIRECTIONAL,
  3152. rx_tid->hw_qdesc_alloc_size);
  3153. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3154. qdf_mem_free(desc);
  3155. }
  3156. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3157. qdf_list_destroy(&soc->reo_desc_freelist);
  3158. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3159. }
  3160. /**
  3161. * dp_soc_mem_reset() - Reset Dp Soc memory
  3162. * @soc: DP handle
  3163. *
  3164. * Return: None
  3165. */
  3166. static void dp_soc_mem_reset(struct dp_soc *soc)
  3167. {
  3168. uint16_t len = 0;
  3169. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3170. len = sizeof(struct dp_soc) -
  3171. offsetof(struct dp_soc, dp_soc_reinit) -
  3172. sizeof(soc->dp_soc_reinit);
  3173. dp_soc_offset = dp_soc_offset +
  3174. offsetof(struct dp_soc, dp_soc_reinit) +
  3175. sizeof(soc->dp_soc_reinit);
  3176. qdf_mem_zero(dp_soc_offset, len);
  3177. }
  3178. /**
  3179. * dp_soc_deinit() - Deinitialize txrx SOC
  3180. * @txrx_soc: Opaque DP SOC handle
  3181. *
  3182. * Return: None
  3183. */
  3184. static void dp_soc_deinit(void *txrx_soc)
  3185. {
  3186. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3187. int i;
  3188. qdf_atomic_set(&soc->cmn_init_done, 0);
  3189. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3190. if (soc->pdev_list[i])
  3191. dp_pdev_deinit((struct cdp_pdev *)
  3192. soc->pdev_list[i], 1);
  3193. }
  3194. qdf_flush_work(&soc->htt_stats.work);
  3195. qdf_disable_work(&soc->htt_stats.work);
  3196. /* Free pending htt stats messages */
  3197. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3198. dp_reo_cmdlist_destroy(soc);
  3199. dp_peer_find_detach(soc);
  3200. /* Free the ring memories */
  3201. /* Common rings */
  3202. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3203. /* Tx data rings */
  3204. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3205. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3206. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3207. TCL_DATA, i);
  3208. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3209. WBM2SW_RELEASE, i);
  3210. }
  3211. }
  3212. /* TCL command and status rings */
  3213. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3214. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3215. /* Rx data rings */
  3216. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3217. soc->num_reo_dest_rings =
  3218. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3219. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3220. /* TODO: Get number of rings and ring sizes
  3221. * from wlan_cfg
  3222. */
  3223. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3224. REO_DST, i);
  3225. }
  3226. }
  3227. /* REO reinjection ring */
  3228. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3229. /* Rx release ring */
  3230. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3231. /* Rx exception ring */
  3232. /* TODO: Better to store ring_type and ring_num in
  3233. * dp_srng during setup
  3234. */
  3235. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3236. /* REO command and status rings */
  3237. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3238. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3239. dp_soc_wds_detach(soc);
  3240. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3241. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3242. htt_soc_htc_dealloc(soc->htt_handle);
  3243. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3244. dp_reo_cmdlist_destroy(soc);
  3245. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3246. dp_reo_desc_freelist_destroy(soc);
  3247. qdf_spinlock_destroy(&soc->ast_lock);
  3248. dp_soc_mem_reset(soc);
  3249. }
  3250. /**
  3251. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3252. * @txrx_soc: Opaque DP SOC handle
  3253. *
  3254. * Return: None
  3255. */
  3256. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3257. {
  3258. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3259. soc->dp_soc_reinit = 1;
  3260. dp_soc_deinit(txrx_soc);
  3261. }
  3262. /*
  3263. * dp_soc_detach() - Detach rest of txrx SOC
  3264. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3265. *
  3266. * Return: None
  3267. */
  3268. static void dp_soc_detach(void *txrx_soc)
  3269. {
  3270. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3271. int i;
  3272. qdf_atomic_set(&soc->cmn_init_done, 0);
  3273. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3274. * SW descriptors
  3275. */
  3276. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3277. if (soc->pdev_list[i])
  3278. dp_pdev_detach((struct cdp_pdev *)
  3279. soc->pdev_list[i], 1);
  3280. }
  3281. /* Free the ring memories */
  3282. /* Common rings */
  3283. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3284. dp_tx_soc_detach(soc);
  3285. /* Tx data rings */
  3286. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3287. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3288. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3289. TCL_DATA, i);
  3290. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3291. WBM2SW_RELEASE, i);
  3292. }
  3293. }
  3294. /* TCL command and status rings */
  3295. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3296. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3297. /* Rx data rings */
  3298. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3299. soc->num_reo_dest_rings =
  3300. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3301. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3302. /* TODO: Get number of rings and ring sizes
  3303. * from wlan_cfg
  3304. */
  3305. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3306. REO_DST, i);
  3307. }
  3308. }
  3309. /* REO reinjection ring */
  3310. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3311. /* Rx release ring */
  3312. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3313. /* Rx exception ring */
  3314. /* TODO: Better to store ring_type and ring_num in
  3315. * dp_srng during setup
  3316. */
  3317. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3318. /* REO command and status rings */
  3319. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3320. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3321. dp_hw_link_desc_pool_cleanup(soc);
  3322. htt_soc_detach(soc->htt_handle);
  3323. soc->dp_soc_reinit = 0;
  3324. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3325. qdf_mem_free(soc);
  3326. }
  3327. /*
  3328. * dp_soc_detach_wifi3() - Detach txrx SOC
  3329. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3330. *
  3331. * Return: None
  3332. */
  3333. static void dp_soc_detach_wifi3(void *txrx_soc)
  3334. {
  3335. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3336. if (soc->dp_soc_reinit) {
  3337. dp_soc_detach(txrx_soc);
  3338. } else {
  3339. dp_soc_deinit(txrx_soc);
  3340. dp_soc_detach(txrx_soc);
  3341. }
  3342. }
  3343. #if !defined(DISABLE_MON_CONFIG)
  3344. /**
  3345. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3346. * @soc: soc handle
  3347. * @pdev: physical device handle
  3348. * @mac_id: ring number
  3349. * @mac_for_pdev: mac_id
  3350. *
  3351. * Return: non-zero for failure, zero for success
  3352. */
  3353. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3354. struct dp_pdev *pdev,
  3355. int mac_id,
  3356. int mac_for_pdev)
  3357. {
  3358. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3359. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3360. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3361. pdev->rxdma_mon_buf_ring[mac_id]
  3362. .hal_srng,
  3363. RXDMA_MONITOR_BUF);
  3364. if (status != QDF_STATUS_SUCCESS) {
  3365. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3366. return status;
  3367. }
  3368. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3369. pdev->rxdma_mon_dst_ring[mac_id]
  3370. .hal_srng,
  3371. RXDMA_MONITOR_DST);
  3372. if (status != QDF_STATUS_SUCCESS) {
  3373. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3374. return status;
  3375. }
  3376. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3377. pdev->rxdma_mon_status_ring[mac_id]
  3378. .hal_srng,
  3379. RXDMA_MONITOR_STATUS);
  3380. if (status != QDF_STATUS_SUCCESS) {
  3381. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3382. return status;
  3383. }
  3384. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3385. pdev->rxdma_mon_desc_ring[mac_id]
  3386. .hal_srng,
  3387. RXDMA_MONITOR_DESC);
  3388. if (status != QDF_STATUS_SUCCESS) {
  3389. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3390. return status;
  3391. }
  3392. } else {
  3393. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3394. pdev->rxdma_mon_status_ring[mac_id]
  3395. .hal_srng,
  3396. RXDMA_MONITOR_STATUS);
  3397. if (status != QDF_STATUS_SUCCESS) {
  3398. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3399. return status;
  3400. }
  3401. }
  3402. return status;
  3403. }
  3404. #else
  3405. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3406. struct dp_pdev *pdev,
  3407. int mac_id,
  3408. int mac_for_pdev)
  3409. {
  3410. return QDF_STATUS_SUCCESS;
  3411. }
  3412. #endif
  3413. /*
  3414. * dp_rxdma_ring_config() - configure the RX DMA rings
  3415. *
  3416. * This function is used to configure the MAC rings.
  3417. * On MCL host provides buffers in Host2FW ring
  3418. * FW refills (copies) buffers to the ring and updates
  3419. * ring_idx in register
  3420. *
  3421. * @soc: data path SoC handle
  3422. *
  3423. * Return: zero on success, non-zero on failure
  3424. */
  3425. #ifdef QCA_HOST2FW_RXBUF_RING
  3426. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3427. {
  3428. int i;
  3429. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3430. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3431. struct dp_pdev *pdev = soc->pdev_list[i];
  3432. if (pdev) {
  3433. int mac_id;
  3434. bool dbs_enable = 0;
  3435. int max_mac_rings =
  3436. wlan_cfg_get_num_mac_rings
  3437. (pdev->wlan_cfg_ctx);
  3438. htt_srng_setup(soc->htt_handle, 0,
  3439. pdev->rx_refill_buf_ring.hal_srng,
  3440. RXDMA_BUF);
  3441. if (pdev->rx_refill_buf_ring2.hal_srng)
  3442. htt_srng_setup(soc->htt_handle, 0,
  3443. pdev->rx_refill_buf_ring2.hal_srng,
  3444. RXDMA_BUF);
  3445. if (soc->cdp_soc.ol_ops->
  3446. is_hw_dbs_2x2_capable) {
  3447. dbs_enable = soc->cdp_soc.ol_ops->
  3448. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3449. }
  3450. if (dbs_enable) {
  3451. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3452. QDF_TRACE_LEVEL_ERROR,
  3453. FL("DBS enabled max_mac_rings %d"),
  3454. max_mac_rings);
  3455. } else {
  3456. max_mac_rings = 1;
  3457. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3458. QDF_TRACE_LEVEL_ERROR,
  3459. FL("DBS disabled, max_mac_rings %d"),
  3460. max_mac_rings);
  3461. }
  3462. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3463. FL("pdev_id %d max_mac_rings %d"),
  3464. pdev->pdev_id, max_mac_rings);
  3465. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3466. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3467. mac_id, pdev->pdev_id);
  3468. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3469. QDF_TRACE_LEVEL_ERROR,
  3470. FL("mac_id %d"), mac_for_pdev);
  3471. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3472. pdev->rx_mac_buf_ring[mac_id]
  3473. .hal_srng,
  3474. RXDMA_BUF);
  3475. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3476. pdev->rxdma_err_dst_ring[mac_id]
  3477. .hal_srng,
  3478. RXDMA_DST);
  3479. /* Configure monitor mode rings */
  3480. status = dp_mon_htt_srng_setup(soc, pdev,
  3481. mac_id,
  3482. mac_for_pdev);
  3483. if (status != QDF_STATUS_SUCCESS) {
  3484. dp_err("Failed to send htt monitor messages to target");
  3485. return status;
  3486. }
  3487. }
  3488. }
  3489. }
  3490. /*
  3491. * Timer to reap rxdma status rings.
  3492. * Needed until we enable ppdu end interrupts
  3493. */
  3494. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3495. dp_service_mon_rings, (void *)soc,
  3496. QDF_TIMER_TYPE_WAKE_APPS);
  3497. soc->reap_timer_init = 1;
  3498. return status;
  3499. }
  3500. #else
  3501. /* This is only for WIN */
  3502. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3503. {
  3504. int i;
  3505. int mac_id;
  3506. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3507. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3508. struct dp_pdev *pdev = soc->pdev_list[i];
  3509. if (pdev == NULL)
  3510. continue;
  3511. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3512. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3513. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3514. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3515. #ifndef DISABLE_MON_CONFIG
  3516. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3517. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3518. RXDMA_MONITOR_BUF);
  3519. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3520. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3521. RXDMA_MONITOR_DST);
  3522. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3523. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3524. RXDMA_MONITOR_STATUS);
  3525. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3526. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3527. RXDMA_MONITOR_DESC);
  3528. #endif
  3529. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3530. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3531. RXDMA_DST);
  3532. }
  3533. }
  3534. return status;
  3535. }
  3536. #endif
  3537. /*
  3538. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3539. * @cdp_soc: Opaque Datapath SOC handle
  3540. *
  3541. * Return: zero on success, non-zero on failure
  3542. */
  3543. static QDF_STATUS
  3544. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3545. {
  3546. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3547. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3548. htt_soc_attach_target(soc->htt_handle);
  3549. status = dp_rxdma_ring_config(soc);
  3550. if (status != QDF_STATUS_SUCCESS) {
  3551. dp_err("Failed to send htt srng setup messages to target");
  3552. return status;
  3553. }
  3554. DP_STATS_INIT(soc);
  3555. /* initialize work queue for stats processing */
  3556. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3557. return QDF_STATUS_SUCCESS;
  3558. }
  3559. /*
  3560. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3561. * @txrx_soc: Datapath SOC handle
  3562. */
  3563. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3564. {
  3565. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3566. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3567. }
  3568. /*
  3569. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3570. * @txrx_soc: Datapath SOC handle
  3571. * @nss_cfg: nss config
  3572. */
  3573. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3574. {
  3575. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3576. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3577. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3578. /*
  3579. * TODO: masked out based on the per offloaded radio
  3580. */
  3581. switch (config) {
  3582. case dp_nss_cfg_default:
  3583. break;
  3584. case dp_nss_cfg_dbdc:
  3585. case dp_nss_cfg_dbtc:
  3586. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3587. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3588. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3589. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3590. break;
  3591. default:
  3592. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3593. "Invalid offload config %d", config);
  3594. }
  3595. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3596. FL("nss-wifi<0> nss config is enabled"));
  3597. }
  3598. /*
  3599. * dp_vdev_attach_wifi3() - attach txrx vdev
  3600. * @txrx_pdev: Datapath PDEV handle
  3601. * @vdev_mac_addr: MAC address of the virtual interface
  3602. * @vdev_id: VDEV Id
  3603. * @wlan_op_mode: VDEV operating mode
  3604. *
  3605. * Return: DP VDEV handle on success, NULL on failure
  3606. */
  3607. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3608. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3609. {
  3610. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3611. struct dp_soc *soc = pdev->soc;
  3612. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3613. if (!vdev) {
  3614. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3615. FL("DP VDEV memory allocation failed"));
  3616. goto fail0;
  3617. }
  3618. vdev->pdev = pdev;
  3619. vdev->vdev_id = vdev_id;
  3620. vdev->opmode = op_mode;
  3621. vdev->osdev = soc->osdev;
  3622. vdev->osif_rx = NULL;
  3623. vdev->osif_rsim_rx_decap = NULL;
  3624. vdev->osif_get_key = NULL;
  3625. vdev->osif_rx_mon = NULL;
  3626. vdev->osif_tx_free_ext = NULL;
  3627. vdev->osif_vdev = NULL;
  3628. vdev->delete.pending = 0;
  3629. vdev->safemode = 0;
  3630. vdev->drop_unenc = 1;
  3631. vdev->sec_type = cdp_sec_type_none;
  3632. #ifdef notyet
  3633. vdev->filters_num = 0;
  3634. #endif
  3635. qdf_mem_copy(
  3636. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3637. /* TODO: Initialize default HTT meta data that will be used in
  3638. * TCL descriptors for packets transmitted from this VDEV
  3639. */
  3640. TAILQ_INIT(&vdev->peer_list);
  3641. if ((soc->intr_mode == DP_INTR_POLL) &&
  3642. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3643. if ((pdev->vdev_count == 0) ||
  3644. (wlan_op_mode_monitor == vdev->opmode))
  3645. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3646. }
  3647. if (wlan_op_mode_monitor == vdev->opmode) {
  3648. pdev->monitor_vdev = vdev;
  3649. return (struct cdp_vdev *)vdev;
  3650. }
  3651. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3652. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3653. vdev->dscp_tid_map_id = 0;
  3654. vdev->mcast_enhancement_en = 0;
  3655. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3656. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3657. /* add this vdev into the pdev's list */
  3658. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3659. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3660. pdev->vdev_count++;
  3661. dp_tx_vdev_attach(vdev);
  3662. if (pdev->vdev_count == 1)
  3663. dp_lro_hash_setup(soc, pdev);
  3664. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3665. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3666. DP_STATS_INIT(vdev);
  3667. if (wlan_op_mode_sta == vdev->opmode)
  3668. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3669. vdev->mac_addr.raw,
  3670. NULL);
  3671. return (struct cdp_vdev *)vdev;
  3672. fail0:
  3673. return NULL;
  3674. }
  3675. /**
  3676. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3677. * @vdev: Datapath VDEV handle
  3678. * @osif_vdev: OSIF vdev handle
  3679. * @ctrl_vdev: UMAC vdev handle
  3680. * @txrx_ops: Tx and Rx operations
  3681. *
  3682. * Return: DP VDEV handle on success, NULL on failure
  3683. */
  3684. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3685. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3686. struct ol_txrx_ops *txrx_ops)
  3687. {
  3688. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3689. vdev->osif_vdev = osif_vdev;
  3690. vdev->ctrl_vdev = ctrl_vdev;
  3691. vdev->osif_rx = txrx_ops->rx.rx;
  3692. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3693. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3694. vdev->osif_get_key = txrx_ops->get_key;
  3695. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3696. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3697. #ifdef notyet
  3698. #if ATH_SUPPORT_WAPI
  3699. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3700. #endif
  3701. #endif
  3702. #ifdef UMAC_SUPPORT_PROXY_ARP
  3703. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3704. #endif
  3705. vdev->me_convert = txrx_ops->me_convert;
  3706. /* TODO: Enable the following once Tx code is integrated */
  3707. if (vdev->mesh_vdev)
  3708. txrx_ops->tx.tx = dp_tx_send_mesh;
  3709. else
  3710. txrx_ops->tx.tx = dp_tx_send;
  3711. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3712. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3713. "DP Vdev Register success");
  3714. }
  3715. /**
  3716. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3717. * @vdev: Datapath VDEV handle
  3718. *
  3719. * Return: void
  3720. */
  3721. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3722. {
  3723. struct dp_pdev *pdev = vdev->pdev;
  3724. struct dp_soc *soc = pdev->soc;
  3725. struct dp_peer *peer;
  3726. uint16_t *peer_ids;
  3727. uint8_t i = 0, j = 0;
  3728. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3729. if (!peer_ids) {
  3730. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3731. "DP alloc failure - unable to flush peers");
  3732. return;
  3733. }
  3734. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3735. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3736. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3737. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3738. if (j < soc->max_peers)
  3739. peer_ids[j++] = peer->peer_ids[i];
  3740. }
  3741. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3742. for (i = 0; i < j ; i++) {
  3743. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  3744. if (peer) {
  3745. dp_info("peer: %pM is getting flush",
  3746. peer->mac_addr.raw);
  3747. dp_peer_delete_wifi3(peer, 0);
  3748. /*
  3749. * we need to call dp_peer_unref_del_find_by_id()
  3750. * to remove additional ref count incremented
  3751. * by dp_peer_find_by_id() call.
  3752. *
  3753. * Hold the ref count while executing
  3754. * dp_peer_delete_wifi3() call.
  3755. *
  3756. */
  3757. dp_peer_unref_del_find_by_id(peer);
  3758. }
  3759. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3760. NULL, 0);
  3761. }
  3762. qdf_mem_free(peer_ids);
  3763. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3764. FL("Flushed peers for vdev object %pK "), vdev);
  3765. }
  3766. /*
  3767. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3768. * @txrx_vdev: Datapath VDEV handle
  3769. * @callback: Callback OL_IF on completion of detach
  3770. * @cb_context: Callback context
  3771. *
  3772. */
  3773. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3774. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3775. {
  3776. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3777. struct dp_pdev *pdev = vdev->pdev;
  3778. struct dp_soc *soc = pdev->soc;
  3779. struct dp_neighbour_peer *peer = NULL;
  3780. struct dp_neighbour_peer *temp_peer = NULL;
  3781. /* preconditions */
  3782. qdf_assert(vdev);
  3783. if (wlan_op_mode_monitor == vdev->opmode)
  3784. goto free_vdev;
  3785. if (wlan_op_mode_sta == vdev->opmode)
  3786. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3787. /*
  3788. * If Target is hung, flush all peers before detaching vdev
  3789. * this will free all references held due to missing
  3790. * unmap commands from Target
  3791. */
  3792. if ((hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET) ||
  3793. !hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  3794. dp_vdev_flush_peers(vdev);
  3795. /*
  3796. * Use peer_ref_mutex while accessing peer_list, in case
  3797. * a peer is in the process of being removed from the list.
  3798. */
  3799. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3800. /* check that the vdev has no peers allocated */
  3801. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3802. /* debug print - will be removed later */
  3803. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3804. FL("not deleting vdev object %pK (%pM)"
  3805. "until deletion finishes for all its peers"),
  3806. vdev, vdev->mac_addr.raw);
  3807. /* indicate that the vdev needs to be deleted */
  3808. vdev->delete.pending = 1;
  3809. vdev->delete.callback = callback;
  3810. vdev->delete.context = cb_context;
  3811. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3812. return;
  3813. }
  3814. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3815. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3816. if (!soc->hw_nac_monitor_support) {
  3817. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3818. neighbour_peer_list_elem) {
  3819. QDF_ASSERT(peer->vdev != vdev);
  3820. }
  3821. } else {
  3822. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3823. neighbour_peer_list_elem, temp_peer) {
  3824. if (peer->vdev == vdev) {
  3825. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  3826. neighbour_peer_list_elem);
  3827. qdf_mem_free(peer);
  3828. }
  3829. }
  3830. }
  3831. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3832. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3833. dp_tx_vdev_detach(vdev);
  3834. /* remove the vdev from its parent pdev's list */
  3835. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3836. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3837. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3838. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3839. free_vdev:
  3840. qdf_mem_free(vdev);
  3841. if (callback)
  3842. callback(cb_context);
  3843. }
  3844. /*
  3845. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3846. * @soc - datapath soc handle
  3847. * @peer - datapath peer handle
  3848. *
  3849. * Delete the AST entries belonging to a peer
  3850. */
  3851. #ifdef FEATURE_AST
  3852. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3853. struct dp_peer *peer)
  3854. {
  3855. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3856. qdf_spin_lock_bh(&soc->ast_lock);
  3857. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3858. dp_peer_del_ast(soc, ast_entry);
  3859. peer->self_ast_entry = NULL;
  3860. TAILQ_INIT(&peer->ast_entry_list);
  3861. qdf_spin_unlock_bh(&soc->ast_lock);
  3862. }
  3863. #else
  3864. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3865. struct dp_peer *peer)
  3866. {
  3867. }
  3868. #endif
  3869. #if ATH_SUPPORT_WRAP
  3870. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3871. uint8_t *peer_mac_addr)
  3872. {
  3873. struct dp_peer *peer;
  3874. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3875. 0, vdev->vdev_id);
  3876. if (!peer)
  3877. return NULL;
  3878. if (peer->bss_peer)
  3879. return peer;
  3880. dp_peer_unref_delete(peer);
  3881. return NULL;
  3882. }
  3883. #else
  3884. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3885. uint8_t *peer_mac_addr)
  3886. {
  3887. struct dp_peer *peer;
  3888. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3889. 0, vdev->vdev_id);
  3890. if (!peer)
  3891. return NULL;
  3892. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3893. return peer;
  3894. dp_peer_unref_delete(peer);
  3895. return NULL;
  3896. }
  3897. #endif
  3898. #if defined(FEATURE_AST)
  3899. #if !defined(AST_HKV1_WORKAROUND)
  3900. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3901. uint8_t *peer_mac_addr)
  3902. {
  3903. struct dp_ast_entry *ast_entry;
  3904. qdf_spin_lock_bh(&soc->ast_lock);
  3905. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3906. if (ast_entry && ast_entry->next_hop)
  3907. dp_peer_del_ast(soc, ast_entry);
  3908. qdf_spin_unlock_bh(&soc->ast_lock);
  3909. }
  3910. #else
  3911. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3912. uint8_t *peer_mac_addr)
  3913. {
  3914. struct dp_ast_entry *ast_entry;
  3915. if (soc->ast_override_support) {
  3916. qdf_spin_lock_bh(&soc->ast_lock);
  3917. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3918. if (ast_entry && ast_entry->next_hop)
  3919. dp_peer_del_ast(soc, ast_entry);
  3920. qdf_spin_unlock_bh(&soc->ast_lock);
  3921. }
  3922. }
  3923. #endif
  3924. #else
  3925. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3926. uint8_t *peer_mac_addr)
  3927. {
  3928. }
  3929. #endif
  3930. /*
  3931. * dp_peer_create_wifi3() - attach txrx peer
  3932. * @txrx_vdev: Datapath VDEV handle
  3933. * @peer_mac_addr: Peer MAC address
  3934. *
  3935. * Return: DP peeer handle on success, NULL on failure
  3936. */
  3937. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3938. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3939. {
  3940. struct dp_peer *peer;
  3941. int i;
  3942. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3943. struct dp_pdev *pdev;
  3944. struct dp_soc *soc;
  3945. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3946. /* preconditions */
  3947. qdf_assert(vdev);
  3948. qdf_assert(peer_mac_addr);
  3949. pdev = vdev->pdev;
  3950. soc = pdev->soc;
  3951. /*
  3952. * If a peer entry with given MAC address already exists,
  3953. * reuse the peer and reset the state of peer.
  3954. */
  3955. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3956. if (peer) {
  3957. qdf_atomic_init(&peer->is_default_route_set);
  3958. dp_peer_cleanup(vdev, peer);
  3959. peer->delete_in_progress = false;
  3960. dp_peer_delete_ast_entries(soc, peer);
  3961. if ((vdev->opmode == wlan_op_mode_sta) &&
  3962. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3963. DP_MAC_ADDR_LEN)) {
  3964. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3965. }
  3966. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3967. /*
  3968. * Control path maintains a node count which is incremented
  3969. * for every new peer create command. Since new peer is not being
  3970. * created and earlier reference is reused here,
  3971. * peer_unref_delete event is sent to control path to
  3972. * increment the count back.
  3973. */
  3974. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3975. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3976. peer->mac_addr.raw, vdev->mac_addr.raw,
  3977. vdev->opmode);
  3978. }
  3979. peer->ctrl_peer = ctrl_peer;
  3980. dp_local_peer_id_alloc(pdev, peer);
  3981. DP_STATS_INIT(peer);
  3982. return (void *)peer;
  3983. } else {
  3984. /*
  3985. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3986. * need to remove the AST entry which was earlier added as a WDS
  3987. * entry.
  3988. * If an AST entry exists, but no peer entry exists with a given
  3989. * MAC addresses, we could deduce it as a WDS entry
  3990. */
  3991. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3992. }
  3993. #ifdef notyet
  3994. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3995. soc->mempool_ol_ath_peer);
  3996. #else
  3997. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3998. #endif
  3999. if (!peer)
  4000. return NULL; /* failure */
  4001. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4002. TAILQ_INIT(&peer->ast_entry_list);
  4003. /* store provided params */
  4004. peer->vdev = vdev;
  4005. peer->ctrl_peer = ctrl_peer;
  4006. if ((vdev->opmode == wlan_op_mode_sta) &&
  4007. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4008. DP_MAC_ADDR_LEN)) {
  4009. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4010. }
  4011. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4012. qdf_spinlock_create(&peer->peer_info_lock);
  4013. qdf_mem_copy(
  4014. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  4015. /* TODO: See of rx_opt_proc is really required */
  4016. peer->rx_opt_proc = soc->rx_opt_proc;
  4017. /* initialize the peer_id */
  4018. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4019. peer->peer_ids[i] = HTT_INVALID_PEER;
  4020. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4021. qdf_atomic_init(&peer->ref_cnt);
  4022. /* keep one reference for attach */
  4023. qdf_atomic_inc(&peer->ref_cnt);
  4024. /* add this peer into the vdev's list */
  4025. if (wlan_op_mode_sta == vdev->opmode)
  4026. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4027. else
  4028. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4029. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4030. /* TODO: See if hash based search is required */
  4031. dp_peer_find_hash_add(soc, peer);
  4032. /* Initialize the peer state */
  4033. peer->state = OL_TXRX_PEER_STATE_DISC;
  4034. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4035. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4036. vdev, peer, peer->mac_addr.raw,
  4037. qdf_atomic_read(&peer->ref_cnt));
  4038. /*
  4039. * For every peer MAp message search and set if bss_peer
  4040. */
  4041. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  4042. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4043. "vdev bss_peer!!!!");
  4044. peer->bss_peer = 1;
  4045. vdev->vap_bss_peer = peer;
  4046. }
  4047. for (i = 0; i < DP_MAX_TIDS; i++)
  4048. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4049. dp_local_peer_id_alloc(pdev, peer);
  4050. DP_STATS_INIT(peer);
  4051. return (void *)peer;
  4052. }
  4053. /*
  4054. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4055. * @vdev: Datapath VDEV handle
  4056. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4057. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4058. *
  4059. * Return: None
  4060. */
  4061. static
  4062. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4063. enum cdp_host_reo_dest_ring *reo_dest,
  4064. bool *hash_based)
  4065. {
  4066. struct dp_soc *soc;
  4067. struct dp_pdev *pdev;
  4068. pdev = vdev->pdev;
  4069. soc = pdev->soc;
  4070. /*
  4071. * hash based steering is disabled for Radios which are offloaded
  4072. * to NSS
  4073. */
  4074. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4075. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4076. /*
  4077. * Below line of code will ensure the proper reo_dest ring is chosen
  4078. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4079. */
  4080. *reo_dest = pdev->reo_dest;
  4081. }
  4082. #ifdef IPA_OFFLOAD
  4083. /*
  4084. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4085. * @vdev: Datapath VDEV handle
  4086. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4087. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4088. *
  4089. * If IPA is enabled in ini, for SAP mode, disable hash based
  4090. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4091. * Return: None
  4092. */
  4093. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4094. enum cdp_host_reo_dest_ring *reo_dest,
  4095. bool *hash_based)
  4096. {
  4097. struct dp_soc *soc;
  4098. struct dp_pdev *pdev;
  4099. pdev = vdev->pdev;
  4100. soc = pdev->soc;
  4101. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4102. /*
  4103. * If IPA is enabled, disable hash-based flow steering and set
  4104. * reo_dest_ring_4 as the REO ring to receive packets on.
  4105. * IPA is configured to reap reo_dest_ring_4.
  4106. *
  4107. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4108. * value enum value is from 1 - 4.
  4109. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4110. */
  4111. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4112. if (vdev->opmode == wlan_op_mode_ap) {
  4113. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4114. *hash_based = 0;
  4115. }
  4116. }
  4117. }
  4118. #else
  4119. /*
  4120. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4121. * @vdev: Datapath VDEV handle
  4122. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4123. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4124. *
  4125. * Use system config values for hash based steering.
  4126. * Return: None
  4127. */
  4128. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4129. enum cdp_host_reo_dest_ring *reo_dest,
  4130. bool *hash_based)
  4131. {
  4132. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4133. }
  4134. #endif /* IPA_OFFLOAD */
  4135. /*
  4136. * dp_peer_setup_wifi3() - initialize the peer
  4137. * @vdev_hdl: virtual device object
  4138. * @peer: Peer object
  4139. *
  4140. * Return: void
  4141. */
  4142. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4143. {
  4144. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4145. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4146. struct dp_pdev *pdev;
  4147. struct dp_soc *soc;
  4148. bool hash_based = 0;
  4149. enum cdp_host_reo_dest_ring reo_dest;
  4150. /* preconditions */
  4151. qdf_assert(vdev);
  4152. qdf_assert(peer);
  4153. pdev = vdev->pdev;
  4154. soc = pdev->soc;
  4155. peer->last_assoc_rcvd = 0;
  4156. peer->last_disassoc_rcvd = 0;
  4157. peer->last_deauth_rcvd = 0;
  4158. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4159. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4160. pdev->pdev_id, vdev->vdev_id,
  4161. vdev->opmode, hash_based, reo_dest);
  4162. /*
  4163. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4164. * i.e both the devices have same MAC address. In these
  4165. * cases we want such pkts to be processed in NULL Q handler
  4166. * which is REO2TCL ring. for this reason we should
  4167. * not setup reo_queues and default route for bss_peer.
  4168. */
  4169. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4170. return;
  4171. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4172. /* TODO: Check the destination ring number to be passed to FW */
  4173. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4174. pdev->ctrl_pdev, peer->mac_addr.raw,
  4175. peer->vdev->vdev_id, hash_based, reo_dest);
  4176. }
  4177. qdf_atomic_set(&peer->is_default_route_set, 1);
  4178. dp_peer_rx_init(pdev, peer);
  4179. return;
  4180. }
  4181. /*
  4182. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4183. * @vdev_handle: virtual device object
  4184. * @htt_pkt_type: type of pkt
  4185. *
  4186. * Return: void
  4187. */
  4188. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4189. enum htt_cmn_pkt_type val)
  4190. {
  4191. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4192. vdev->tx_encap_type = val;
  4193. }
  4194. /*
  4195. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4196. * @vdev_handle: virtual device object
  4197. * @htt_pkt_type: type of pkt
  4198. *
  4199. * Return: void
  4200. */
  4201. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4202. enum htt_cmn_pkt_type val)
  4203. {
  4204. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4205. vdev->rx_decap_type = val;
  4206. }
  4207. /*
  4208. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4209. * @txrx_soc: cdp soc handle
  4210. * @ac: Access category
  4211. * @value: timeout value in millisec
  4212. *
  4213. * Return: void
  4214. */
  4215. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4216. uint8_t ac, uint32_t value)
  4217. {
  4218. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4219. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4220. }
  4221. /*
  4222. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4223. * @txrx_soc: cdp soc handle
  4224. * @ac: access category
  4225. * @value: timeout value in millisec
  4226. *
  4227. * Return: void
  4228. */
  4229. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4230. uint8_t ac, uint32_t *value)
  4231. {
  4232. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4233. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4234. }
  4235. /*
  4236. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4237. * @pdev_handle: physical device object
  4238. * @val: reo destination ring index (1 - 4)
  4239. *
  4240. * Return: void
  4241. */
  4242. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4243. enum cdp_host_reo_dest_ring val)
  4244. {
  4245. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4246. if (pdev)
  4247. pdev->reo_dest = val;
  4248. }
  4249. /*
  4250. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4251. * @pdev_handle: physical device object
  4252. *
  4253. * Return: reo destination ring index
  4254. */
  4255. static enum cdp_host_reo_dest_ring
  4256. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4257. {
  4258. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4259. if (pdev)
  4260. return pdev->reo_dest;
  4261. else
  4262. return cdp_host_reo_dest_ring_unknown;
  4263. }
  4264. /*
  4265. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4266. * @pdev_handle: device object
  4267. * @val: value to be set
  4268. *
  4269. * Return: void
  4270. */
  4271. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4272. uint32_t val)
  4273. {
  4274. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4275. /* Enable/Disable smart mesh filtering. This flag will be checked
  4276. * during rx processing to check if packets are from NAC clients.
  4277. */
  4278. pdev->filter_neighbour_peers = val;
  4279. return 0;
  4280. }
  4281. /*
  4282. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4283. * address for smart mesh filtering
  4284. * @vdev_handle: virtual device object
  4285. * @cmd: Add/Del command
  4286. * @macaddr: nac client mac address
  4287. *
  4288. * Return: void
  4289. */
  4290. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4291. uint32_t cmd, uint8_t *macaddr)
  4292. {
  4293. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4294. struct dp_pdev *pdev = vdev->pdev;
  4295. struct dp_neighbour_peer *peer = NULL;
  4296. if (!macaddr)
  4297. goto fail0;
  4298. /* Store address of NAC (neighbour peer) which will be checked
  4299. * against TA of received packets.
  4300. */
  4301. if (cmd == DP_NAC_PARAM_ADD) {
  4302. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4303. sizeof(*peer));
  4304. if (!peer) {
  4305. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4306. FL("DP neighbour peer node memory allocation failed"));
  4307. goto fail0;
  4308. }
  4309. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4310. macaddr, DP_MAC_ADDR_LEN);
  4311. peer->vdev = vdev;
  4312. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4313. /* add this neighbour peer into the list */
  4314. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4315. neighbour_peer_list_elem);
  4316. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4317. /* first neighbour */
  4318. if (!pdev->neighbour_peers_added) {
  4319. pdev->neighbour_peers_added = true;
  4320. dp_ppdu_ring_cfg(pdev);
  4321. }
  4322. return 1;
  4323. } else if (cmd == DP_NAC_PARAM_DEL) {
  4324. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4325. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4326. neighbour_peer_list_elem) {
  4327. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4328. macaddr, DP_MAC_ADDR_LEN)) {
  4329. /* delete this peer from the list */
  4330. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4331. peer, neighbour_peer_list_elem);
  4332. qdf_mem_free(peer);
  4333. break;
  4334. }
  4335. }
  4336. /* last neighbour deleted */
  4337. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4338. pdev->neighbour_peers_added = false;
  4339. dp_ppdu_ring_cfg(pdev);
  4340. }
  4341. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4342. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4343. !pdev->enhanced_stats_en)
  4344. dp_ppdu_ring_reset(pdev);
  4345. return 1;
  4346. }
  4347. fail0:
  4348. return 0;
  4349. }
  4350. /*
  4351. * dp_get_sec_type() - Get the security type
  4352. * @peer: Datapath peer handle
  4353. * @sec_idx: Security id (mcast, ucast)
  4354. *
  4355. * return sec_type: Security type
  4356. */
  4357. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4358. {
  4359. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4360. return dpeer->security[sec_idx].sec_type;
  4361. }
  4362. /*
  4363. * dp_peer_authorize() - authorize txrx peer
  4364. * @peer_handle: Datapath peer handle
  4365. * @authorize
  4366. *
  4367. */
  4368. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4369. {
  4370. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4371. struct dp_soc *soc;
  4372. if (peer != NULL) {
  4373. soc = peer->vdev->pdev->soc;
  4374. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4375. peer->authorize = authorize ? 1 : 0;
  4376. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4377. }
  4378. }
  4379. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4380. struct dp_pdev *pdev,
  4381. struct dp_peer *peer,
  4382. uint32_t vdev_id)
  4383. {
  4384. struct dp_vdev *vdev = NULL;
  4385. struct dp_peer *bss_peer = NULL;
  4386. uint8_t *m_addr = NULL;
  4387. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4388. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4389. if (vdev->vdev_id == vdev_id)
  4390. break;
  4391. }
  4392. if (!vdev) {
  4393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4394. "vdev is NULL");
  4395. } else {
  4396. if (vdev->vap_bss_peer == peer)
  4397. vdev->vap_bss_peer = NULL;
  4398. m_addr = peer->mac_addr.raw;
  4399. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4400. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4401. m_addr, vdev->mac_addr.raw, vdev->opmode);
  4402. if (vdev && vdev->vap_bss_peer) {
  4403. bss_peer = vdev->vap_bss_peer;
  4404. DP_UPDATE_STATS(vdev, peer);
  4405. }
  4406. }
  4407. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4408. qdf_mem_free(peer);
  4409. }
  4410. /**
  4411. * dp_delete_pending_vdev() - check and process vdev delete
  4412. * @pdev: DP specific pdev pointer
  4413. * @vdev: DP specific vdev pointer
  4414. * @vdev_id: vdev id corresponding to vdev
  4415. *
  4416. * This API does following:
  4417. * 1) It releases tx flow pools buffers as vdev is
  4418. * going down and no peers are associated.
  4419. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4420. */
  4421. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4422. uint8_t vdev_id)
  4423. {
  4424. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4425. void *vdev_delete_context = NULL;
  4426. vdev_delete_cb = vdev->delete.callback;
  4427. vdev_delete_context = vdev->delete.context;
  4428. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4429. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4430. vdev, vdev->mac_addr.raw);
  4431. /* all peers are gone, go ahead and delete it */
  4432. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4433. FLOW_TYPE_VDEV, vdev_id);
  4434. dp_tx_vdev_detach(vdev);
  4435. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4436. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4437. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4438. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4439. FL("deleting vdev object %pK (%pM)"),
  4440. vdev, vdev->mac_addr.raw);
  4441. qdf_mem_free(vdev);
  4442. vdev = NULL;
  4443. if (vdev_delete_cb)
  4444. vdev_delete_cb(vdev_delete_context);
  4445. }
  4446. /*
  4447. * dp_peer_unref_delete() - unref and delete peer
  4448. * @peer_handle: Datapath peer handle
  4449. *
  4450. */
  4451. void dp_peer_unref_delete(void *peer_handle)
  4452. {
  4453. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4454. struct dp_vdev *vdev = peer->vdev;
  4455. struct dp_pdev *pdev = vdev->pdev;
  4456. struct dp_soc *soc = pdev->soc;
  4457. struct dp_peer *tmppeer;
  4458. int found = 0;
  4459. uint16_t peer_id;
  4460. uint16_t vdev_id;
  4461. bool delete_vdev;
  4462. /*
  4463. * Hold the lock all the way from checking if the peer ref count
  4464. * is zero until the peer references are removed from the hash
  4465. * table and vdev list (if the peer ref count is zero).
  4466. * This protects against a new HL tx operation starting to use the
  4467. * peer object just after this function concludes it's done being used.
  4468. * Furthermore, the lock needs to be held while checking whether the
  4469. * vdev's list of peers is empty, to make sure that list is not modified
  4470. * concurrently with the empty check.
  4471. */
  4472. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4473. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4474. peer_id = peer->peer_ids[0];
  4475. vdev_id = vdev->vdev_id;
  4476. /*
  4477. * Make sure that the reference to the peer in
  4478. * peer object map is removed
  4479. */
  4480. if (peer_id != HTT_INVALID_PEER)
  4481. soc->peer_id_to_obj_map[peer_id] = NULL;
  4482. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4483. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4484. /* remove the reference to the peer from the hash table */
  4485. dp_peer_find_hash_remove(soc, peer);
  4486. qdf_spin_lock_bh(&soc->ast_lock);
  4487. if (peer->self_ast_entry) {
  4488. dp_peer_del_ast(soc, peer->self_ast_entry);
  4489. peer->self_ast_entry = NULL;
  4490. }
  4491. qdf_spin_unlock_bh(&soc->ast_lock);
  4492. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4493. if (tmppeer == peer) {
  4494. found = 1;
  4495. break;
  4496. }
  4497. }
  4498. if (found) {
  4499. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4500. peer_list_elem);
  4501. } else {
  4502. /*Ignoring the remove operation as peer not found*/
  4503. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4504. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4505. peer, vdev, &peer->vdev->peer_list);
  4506. }
  4507. /* cleanup the peer data */
  4508. dp_peer_cleanup(vdev, peer);
  4509. /* check whether the parent vdev has no peers left */
  4510. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4511. /*
  4512. * capture vdev delete pending flag's status
  4513. * while holding peer_ref_mutex lock
  4514. */
  4515. delete_vdev = vdev->delete.pending;
  4516. /*
  4517. * Now that there are no references to the peer, we can
  4518. * release the peer reference lock.
  4519. */
  4520. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4521. /*
  4522. * Check if the parent vdev was waiting for its peers
  4523. * to be deleted, in order for it to be deleted too.
  4524. */
  4525. if (delete_vdev)
  4526. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4527. } else {
  4528. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4529. }
  4530. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4531. } else {
  4532. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4533. }
  4534. }
  4535. /*
  4536. * dp_peer_detach_wifi3() – Detach txrx peer
  4537. * @peer_handle: Datapath peer handle
  4538. * @bitmap: bitmap indicating special handling of request.
  4539. *
  4540. */
  4541. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4542. {
  4543. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4544. /* redirect the peer's rx delivery function to point to a
  4545. * discard func
  4546. */
  4547. peer->rx_opt_proc = dp_rx_discard;
  4548. peer->ctrl_peer = NULL;
  4549. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4550. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4551. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4552. qdf_spinlock_destroy(&peer->peer_info_lock);
  4553. /*
  4554. * Remove the reference added during peer_attach.
  4555. * The peer will still be left allocated until the
  4556. * PEER_UNMAP message arrives to remove the other
  4557. * reference, added by the PEER_MAP message.
  4558. */
  4559. dp_peer_unref_delete(peer_handle);
  4560. }
  4561. /*
  4562. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4563. * @peer_handle: Datapath peer handle
  4564. *
  4565. */
  4566. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4567. {
  4568. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4569. return vdev->mac_addr.raw;
  4570. }
  4571. /*
  4572. * dp_vdev_set_wds() - Enable per packet stats
  4573. * @vdev_handle: DP VDEV handle
  4574. * @val: value
  4575. *
  4576. * Return: none
  4577. */
  4578. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4579. {
  4580. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4581. vdev->wds_enabled = val;
  4582. return 0;
  4583. }
  4584. /*
  4585. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4586. * @peer_handle: Datapath peer handle
  4587. *
  4588. */
  4589. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4590. uint8_t vdev_id)
  4591. {
  4592. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4593. struct dp_vdev *vdev = NULL;
  4594. if (qdf_unlikely(!pdev))
  4595. return NULL;
  4596. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4597. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4598. if (vdev->vdev_id == vdev_id)
  4599. break;
  4600. }
  4601. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4602. return (struct cdp_vdev *)vdev;
  4603. }
  4604. /*
  4605. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4606. * @dev: PDEV handle
  4607. *
  4608. * Return: VDEV handle of monitor mode
  4609. */
  4610. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4611. {
  4612. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4613. if (qdf_unlikely(!pdev))
  4614. return NULL;
  4615. return (struct cdp_vdev *)pdev->monitor_vdev;
  4616. }
  4617. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4618. {
  4619. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4620. return vdev->opmode;
  4621. }
  4622. static
  4623. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4624. ol_txrx_rx_fp *stack_fn_p,
  4625. ol_osif_vdev_handle *osif_vdev_p)
  4626. {
  4627. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4628. qdf_assert(vdev);
  4629. *stack_fn_p = vdev->osif_rx_stack;
  4630. *osif_vdev_p = vdev->osif_vdev;
  4631. }
  4632. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4633. {
  4634. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4635. struct dp_pdev *pdev = vdev->pdev;
  4636. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4637. }
  4638. /**
  4639. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4640. * ring based on target
  4641. * @soc: soc handle
  4642. * @mac_for_pdev: pdev_id
  4643. * @pdev: physical device handle
  4644. * @ring_num: mac id
  4645. * @htt_tlv_filter: tlv filter
  4646. *
  4647. * Return: zero on success, non-zero on failure
  4648. */
  4649. static inline
  4650. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4651. struct dp_pdev *pdev, uint8_t ring_num,
  4652. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4653. {
  4654. QDF_STATUS status;
  4655. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4656. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4657. pdev->rxdma_mon_buf_ring[ring_num]
  4658. .hal_srng,
  4659. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4660. &htt_tlv_filter);
  4661. else
  4662. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4663. pdev->rx_mac_buf_ring[ring_num]
  4664. .hal_srng,
  4665. RXDMA_BUF, RX_BUFFER_SIZE,
  4666. &htt_tlv_filter);
  4667. return status;
  4668. }
  4669. /**
  4670. * dp_reset_monitor_mode() - Disable monitor mode
  4671. * @pdev_handle: Datapath PDEV handle
  4672. *
  4673. * Return: 0 on success, not 0 on failure
  4674. */
  4675. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4676. {
  4677. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4678. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4679. struct dp_soc *soc = pdev->soc;
  4680. uint8_t pdev_id;
  4681. int mac_id;
  4682. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4683. pdev_id = pdev->pdev_id;
  4684. soc = pdev->soc;
  4685. qdf_spin_lock_bh(&pdev->mon_lock);
  4686. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4687. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4688. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4689. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4690. pdev, mac_id,
  4691. htt_tlv_filter);
  4692. if (status != QDF_STATUS_SUCCESS) {
  4693. dp_err("Failed to send tlv filter for monitor mode rings");
  4694. return status;
  4695. }
  4696. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4697. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4698. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4699. &htt_tlv_filter);
  4700. }
  4701. pdev->monitor_vdev = NULL;
  4702. pdev->mcopy_mode = 0;
  4703. qdf_spin_unlock_bh(&pdev->mon_lock);
  4704. return QDF_STATUS_SUCCESS;
  4705. }
  4706. /**
  4707. * dp_set_nac() - set peer_nac
  4708. * @peer_handle: Datapath PEER handle
  4709. *
  4710. * Return: void
  4711. */
  4712. static void dp_set_nac(struct cdp_peer *peer_handle)
  4713. {
  4714. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4715. peer->nac = 1;
  4716. }
  4717. /**
  4718. * dp_get_tx_pending() - read pending tx
  4719. * @pdev_handle: Datapath PDEV handle
  4720. *
  4721. * Return: outstanding tx
  4722. */
  4723. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4724. {
  4725. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4726. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4727. }
  4728. /**
  4729. * dp_get_peer_mac_from_peer_id() - get peer mac
  4730. * @pdev_handle: Datapath PDEV handle
  4731. * @peer_id: Peer ID
  4732. * @peer_mac: MAC addr of PEER
  4733. *
  4734. * Return: void
  4735. */
  4736. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4737. uint32_t peer_id, uint8_t *peer_mac)
  4738. {
  4739. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4740. struct dp_peer *peer;
  4741. if (pdev && peer_mac) {
  4742. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4743. if (peer) {
  4744. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4745. DP_MAC_ADDR_LEN);
  4746. dp_peer_unref_del_find_by_id(peer);
  4747. }
  4748. }
  4749. }
  4750. /**
  4751. * dp_pdev_configure_monitor_rings() - configure monitor rings
  4752. * @vdev_handle: Datapath VDEV handle
  4753. *
  4754. * Return: void
  4755. */
  4756. static QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  4757. {
  4758. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4759. struct dp_soc *soc;
  4760. uint8_t pdev_id;
  4761. int mac_id;
  4762. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4763. pdev_id = pdev->pdev_id;
  4764. soc = pdev->soc;
  4765. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4766. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4767. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4768. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4769. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4770. pdev->mo_data_filter);
  4771. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4772. htt_tlv_filter.mpdu_start = 1;
  4773. htt_tlv_filter.msdu_start = 1;
  4774. htt_tlv_filter.packet = 1;
  4775. htt_tlv_filter.msdu_end = 1;
  4776. htt_tlv_filter.mpdu_end = 1;
  4777. htt_tlv_filter.packet_header = 1;
  4778. htt_tlv_filter.attention = 1;
  4779. htt_tlv_filter.ppdu_start = 0;
  4780. htt_tlv_filter.ppdu_end = 0;
  4781. htt_tlv_filter.ppdu_end_user_stats = 0;
  4782. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4783. htt_tlv_filter.ppdu_end_status_done = 0;
  4784. htt_tlv_filter.header_per_msdu = 1;
  4785. htt_tlv_filter.enable_fp =
  4786. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4787. htt_tlv_filter.enable_md = 0;
  4788. htt_tlv_filter.enable_mo =
  4789. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4790. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4791. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4792. if (pdev->mcopy_mode)
  4793. htt_tlv_filter.fp_data_filter = 0;
  4794. else
  4795. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4796. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4797. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4798. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4799. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4800. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4801. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4802. pdev, mac_id,
  4803. htt_tlv_filter);
  4804. if (status != QDF_STATUS_SUCCESS) {
  4805. dp_err("Failed to send tlv filter for monitor mode rings");
  4806. return status;
  4807. }
  4808. }
  4809. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4810. htt_tlv_filter.mpdu_start = 1;
  4811. htt_tlv_filter.msdu_start = 0;
  4812. htt_tlv_filter.packet = 0;
  4813. htt_tlv_filter.msdu_end = 0;
  4814. htt_tlv_filter.mpdu_end = 0;
  4815. htt_tlv_filter.attention = 0;
  4816. htt_tlv_filter.ppdu_start = 1;
  4817. htt_tlv_filter.ppdu_end = 1;
  4818. htt_tlv_filter.ppdu_end_user_stats = 1;
  4819. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4820. htt_tlv_filter.ppdu_end_status_done = 1;
  4821. htt_tlv_filter.enable_fp = 1;
  4822. htt_tlv_filter.enable_md = 0;
  4823. htt_tlv_filter.enable_mo = 1;
  4824. if (pdev->mcopy_mode) {
  4825. htt_tlv_filter.packet_header = 1;
  4826. }
  4827. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4828. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4829. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4830. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4831. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4832. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4833. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4834. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4835. pdev->pdev_id);
  4836. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4837. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4838. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4839. }
  4840. return status;
  4841. }
  4842. /**
  4843. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4844. * @vdev_handle: Datapath VDEV handle
  4845. * @smart_monitor: Flag to denote if its smart monitor mode
  4846. *
  4847. * Return: 0 on success, not 0 on failure
  4848. */
  4849. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4850. uint8_t smart_monitor)
  4851. {
  4852. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4853. struct dp_pdev *pdev;
  4854. qdf_assert(vdev);
  4855. pdev = vdev->pdev;
  4856. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4857. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  4858. pdev, pdev->pdev_id, pdev->soc, vdev);
  4859. /*Check if current pdev's monitor_vdev exists */
  4860. if (pdev->monitor_vdev || pdev->mcopy_mode) {
  4861. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4862. "monitor vap already created vdev=%pK\n", vdev);
  4863. qdf_assert(vdev);
  4864. return QDF_STATUS_E_RESOURCES;
  4865. }
  4866. pdev->monitor_vdev = vdev;
  4867. /* If smart monitor mode, do not configure monitor ring */
  4868. if (smart_monitor)
  4869. return QDF_STATUS_SUCCESS;
  4870. return dp_pdev_configure_monitor_rings(pdev);
  4871. }
  4872. /**
  4873. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4874. * @pdev_handle: Datapath PDEV handle
  4875. * @filter_val: Flag to select Filter for monitor mode
  4876. * Return: 0 on success, not 0 on failure
  4877. */
  4878. static QDF_STATUS
  4879. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4880. struct cdp_monitor_filter *filter_val)
  4881. {
  4882. /* Many monitor VAPs can exists in a system but only one can be up at
  4883. * anytime
  4884. */
  4885. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4886. struct dp_vdev *vdev = pdev->monitor_vdev;
  4887. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4888. struct dp_soc *soc;
  4889. uint8_t pdev_id;
  4890. int mac_id;
  4891. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4892. pdev_id = pdev->pdev_id;
  4893. soc = pdev->soc;
  4894. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4895. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4896. pdev, pdev_id, soc, vdev);
  4897. /*Check if current pdev's monitor_vdev exists */
  4898. if (!pdev->monitor_vdev) {
  4899. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4900. "vdev=%pK", vdev);
  4901. qdf_assert(vdev);
  4902. }
  4903. /* update filter mode, type in pdev structure */
  4904. pdev->mon_filter_mode = filter_val->mode;
  4905. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4906. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4907. pdev->fp_data_filter = filter_val->fp_data;
  4908. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4909. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4910. pdev->mo_data_filter = filter_val->mo_data;
  4911. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4912. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4913. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4914. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4915. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4916. pdev->mo_data_filter);
  4917. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4918. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4919. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4920. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4921. pdev, mac_id,
  4922. htt_tlv_filter);
  4923. if (status != QDF_STATUS_SUCCESS) {
  4924. dp_err("Failed to send tlv filter for monitor mode rings");
  4925. return status;
  4926. }
  4927. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4928. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4929. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4930. }
  4931. htt_tlv_filter.mpdu_start = 1;
  4932. htt_tlv_filter.msdu_start = 1;
  4933. htt_tlv_filter.packet = 1;
  4934. htt_tlv_filter.msdu_end = 1;
  4935. htt_tlv_filter.mpdu_end = 1;
  4936. htt_tlv_filter.packet_header = 1;
  4937. htt_tlv_filter.attention = 1;
  4938. htt_tlv_filter.ppdu_start = 0;
  4939. htt_tlv_filter.ppdu_end = 0;
  4940. htt_tlv_filter.ppdu_end_user_stats = 0;
  4941. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4942. htt_tlv_filter.ppdu_end_status_done = 0;
  4943. htt_tlv_filter.header_per_msdu = 1;
  4944. htt_tlv_filter.enable_fp =
  4945. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4946. htt_tlv_filter.enable_md = 0;
  4947. htt_tlv_filter.enable_mo =
  4948. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4949. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4950. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4951. if (pdev->mcopy_mode)
  4952. htt_tlv_filter.fp_data_filter = 0;
  4953. else
  4954. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4955. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4956. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4957. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4958. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4959. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4960. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4961. pdev, mac_id,
  4962. htt_tlv_filter);
  4963. if (status != QDF_STATUS_SUCCESS) {
  4964. dp_err("Failed to send tlv filter for monitor mode rings");
  4965. return status;
  4966. }
  4967. }
  4968. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4969. htt_tlv_filter.mpdu_start = 1;
  4970. htt_tlv_filter.msdu_start = 0;
  4971. htt_tlv_filter.packet = 0;
  4972. htt_tlv_filter.msdu_end = 0;
  4973. htt_tlv_filter.mpdu_end = 0;
  4974. htt_tlv_filter.attention = 0;
  4975. htt_tlv_filter.ppdu_start = 1;
  4976. htt_tlv_filter.ppdu_end = 1;
  4977. htt_tlv_filter.ppdu_end_user_stats = 1;
  4978. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4979. htt_tlv_filter.ppdu_end_status_done = 1;
  4980. htt_tlv_filter.enable_fp = 1;
  4981. htt_tlv_filter.enable_md = 0;
  4982. htt_tlv_filter.enable_mo = 1;
  4983. if (pdev->mcopy_mode) {
  4984. htt_tlv_filter.packet_header = 1;
  4985. }
  4986. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4987. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4988. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4989. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4990. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4991. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4992. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4993. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4994. pdev->pdev_id);
  4995. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4996. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4997. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4998. }
  4999. return QDF_STATUS_SUCCESS;
  5000. }
  5001. /**
  5002. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5003. * @pdev_handle: Datapath PDEV handle
  5004. *
  5005. * Return: pdev_id
  5006. */
  5007. static
  5008. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5009. {
  5010. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5011. return pdev->pdev_id;
  5012. }
  5013. /**
  5014. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5015. * @pdev_handle: Datapath PDEV handle
  5016. * @chan_noise_floor: Channel Noise Floor
  5017. *
  5018. * Return: void
  5019. */
  5020. static
  5021. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5022. int16_t chan_noise_floor)
  5023. {
  5024. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5025. pdev->chan_noise_floor = chan_noise_floor;
  5026. }
  5027. /**
  5028. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5029. * @vdev_handle: Datapath VDEV handle
  5030. * Return: true on ucast filter flag set
  5031. */
  5032. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5033. {
  5034. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5035. struct dp_pdev *pdev;
  5036. pdev = vdev->pdev;
  5037. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5038. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5039. return true;
  5040. return false;
  5041. }
  5042. /**
  5043. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5044. * @vdev_handle: Datapath VDEV handle
  5045. * Return: true on mcast filter flag set
  5046. */
  5047. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5048. {
  5049. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5050. struct dp_pdev *pdev;
  5051. pdev = vdev->pdev;
  5052. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5053. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5054. return true;
  5055. return false;
  5056. }
  5057. /**
  5058. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5059. * @vdev_handle: Datapath VDEV handle
  5060. * Return: true on non data filter flag set
  5061. */
  5062. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5063. {
  5064. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5065. struct dp_pdev *pdev;
  5066. pdev = vdev->pdev;
  5067. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5068. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5069. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5070. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5071. return true;
  5072. }
  5073. }
  5074. return false;
  5075. }
  5076. #ifdef MESH_MODE_SUPPORT
  5077. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5078. {
  5079. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5080. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5081. FL("val %d"), val);
  5082. vdev->mesh_vdev = val;
  5083. }
  5084. /*
  5085. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5086. * @vdev_hdl: virtual device object
  5087. * @val: value to be set
  5088. *
  5089. * Return: void
  5090. */
  5091. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5092. {
  5093. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5094. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5095. FL("val %d"), val);
  5096. vdev->mesh_rx_filter = val;
  5097. }
  5098. #endif
  5099. /*
  5100. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5101. * Current scope is bar received count
  5102. *
  5103. * @pdev_handle: DP_PDEV handle
  5104. *
  5105. * Return: void
  5106. */
  5107. #define STATS_PROC_TIMEOUT (HZ/1000)
  5108. static void
  5109. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5110. {
  5111. struct dp_vdev *vdev;
  5112. struct dp_peer *peer;
  5113. uint32_t waitcnt;
  5114. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5115. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5116. if (!peer) {
  5117. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5118. FL("DP Invalid Peer refernce"));
  5119. return;
  5120. }
  5121. if (peer->delete_in_progress) {
  5122. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5123. FL("DP Peer deletion in progress"));
  5124. continue;
  5125. }
  5126. qdf_atomic_inc(&peer->ref_cnt);
  5127. waitcnt = 0;
  5128. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5129. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5130. && waitcnt < 10) {
  5131. schedule_timeout_interruptible(
  5132. STATS_PROC_TIMEOUT);
  5133. waitcnt++;
  5134. }
  5135. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5136. dp_peer_unref_delete(peer);
  5137. }
  5138. }
  5139. }
  5140. /**
  5141. * dp_rx_bar_stats_cb(): BAR received stats callback
  5142. * @soc: SOC handle
  5143. * @cb_ctxt: Call back context
  5144. * @reo_status: Reo status
  5145. *
  5146. * return: void
  5147. */
  5148. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5149. union hal_reo_status *reo_status)
  5150. {
  5151. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5152. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5153. if (!qdf_atomic_read(&soc->cmn_init_done))
  5154. return;
  5155. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5156. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5157. queue_status->header.status);
  5158. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5159. return;
  5160. }
  5161. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5162. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5163. }
  5164. /**
  5165. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5166. * @vdev: DP VDEV handle
  5167. *
  5168. * return: void
  5169. */
  5170. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5171. struct cdp_vdev_stats *vdev_stats)
  5172. {
  5173. struct dp_peer *peer = NULL;
  5174. struct dp_soc *soc = NULL;
  5175. if (!vdev)
  5176. return;
  5177. soc = vdev->pdev->soc;
  5178. if (!vdev)
  5179. return;
  5180. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5181. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5182. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5183. dp_update_vdev_stats(vdev_stats, peer);
  5184. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5185. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5186. if (!vdev->pdev)
  5187. return;
  5188. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5189. vdev_stats, vdev->vdev_id,
  5190. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5191. #endif
  5192. }
  5193. /**
  5194. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5195. * @pdev: DP PDEV handle
  5196. *
  5197. * return: void
  5198. */
  5199. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5200. {
  5201. struct dp_vdev *vdev = NULL;
  5202. struct cdp_vdev_stats *vdev_stats =
  5203. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5204. if (!vdev_stats) {
  5205. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5206. "DP alloc failure - unable to get alloc vdev stats");
  5207. return;
  5208. }
  5209. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  5210. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  5211. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  5212. if (pdev->mcopy_mode)
  5213. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5214. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5215. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5216. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5217. dp_update_pdev_stats(pdev, vdev_stats);
  5218. dp_update_pdev_ingress_stats(pdev, vdev);
  5219. }
  5220. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5221. qdf_mem_free(vdev_stats);
  5222. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5223. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5224. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5225. #endif
  5226. }
  5227. /**
  5228. * dp_vdev_getstats() - get vdev packet level stats
  5229. * @vdev_handle: Datapath VDEV handle
  5230. * @stats: cdp network device stats structure
  5231. *
  5232. * Return: void
  5233. */
  5234. static void dp_vdev_getstats(void *vdev_handle,
  5235. struct cdp_dev_stats *stats)
  5236. {
  5237. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5238. struct cdp_vdev_stats *vdev_stats =
  5239. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5240. if (!vdev_stats) {
  5241. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5242. "DP alloc failure - unable to get alloc vdev stats");
  5243. return;
  5244. }
  5245. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5246. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5247. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5248. stats->tx_errors = vdev_stats->tx.tx_failed +
  5249. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5250. stats->tx_dropped = stats->tx_errors;
  5251. stats->rx_packets = vdev_stats->rx.unicast.num +
  5252. vdev_stats->rx.multicast.num +
  5253. vdev_stats->rx.bcast.num;
  5254. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5255. vdev_stats->rx.multicast.bytes +
  5256. vdev_stats->rx.bcast.bytes;
  5257. }
  5258. /**
  5259. * dp_pdev_getstats() - get pdev packet level stats
  5260. * @pdev_handle: Datapath PDEV handle
  5261. * @stats: cdp network device stats structure
  5262. *
  5263. * Return: void
  5264. */
  5265. static void dp_pdev_getstats(void *pdev_handle,
  5266. struct cdp_dev_stats *stats)
  5267. {
  5268. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5269. dp_aggregate_pdev_stats(pdev);
  5270. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5271. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5272. stats->tx_errors = pdev->stats.tx.tx_failed +
  5273. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5274. stats->tx_dropped = stats->tx_errors;
  5275. stats->rx_packets = pdev->stats.rx.unicast.num +
  5276. pdev->stats.rx.multicast.num +
  5277. pdev->stats.rx.bcast.num;
  5278. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5279. pdev->stats.rx.multicast.bytes +
  5280. pdev->stats.rx.bcast.bytes;
  5281. }
  5282. /**
  5283. * dp_get_device_stats() - get interface level packet stats
  5284. * @handle: device handle
  5285. * @stats: cdp network device stats structure
  5286. * @type: device type pdev/vdev
  5287. *
  5288. * Return: void
  5289. */
  5290. static void dp_get_device_stats(void *handle,
  5291. struct cdp_dev_stats *stats, uint8_t type)
  5292. {
  5293. switch (type) {
  5294. case UPDATE_VDEV_STATS:
  5295. dp_vdev_getstats(handle, stats);
  5296. break;
  5297. case UPDATE_PDEV_STATS:
  5298. dp_pdev_getstats(handle, stats);
  5299. break;
  5300. default:
  5301. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5302. "apstats cannot be updated for this input "
  5303. "type %d", type);
  5304. break;
  5305. }
  5306. }
  5307. /**
  5308. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5309. * @pdev: DP_PDEV Handle
  5310. *
  5311. * Return:void
  5312. */
  5313. static inline void
  5314. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5315. {
  5316. uint8_t index = 0;
  5317. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5318. DP_PRINT_STATS("Received From Stack:");
  5319. DP_PRINT_STATS(" Packets = %d",
  5320. pdev->stats.tx_i.rcvd.num);
  5321. DP_PRINT_STATS(" Bytes = %llu",
  5322. pdev->stats.tx_i.rcvd.bytes);
  5323. DP_PRINT_STATS("Processed:");
  5324. DP_PRINT_STATS(" Packets = %d",
  5325. pdev->stats.tx_i.processed.num);
  5326. DP_PRINT_STATS(" Bytes = %llu",
  5327. pdev->stats.tx_i.processed.bytes);
  5328. DP_PRINT_STATS("Total Completions:");
  5329. DP_PRINT_STATS(" Packets = %u",
  5330. pdev->stats.tx.comp_pkt.num);
  5331. DP_PRINT_STATS(" Bytes = %llu",
  5332. pdev->stats.tx.comp_pkt.bytes);
  5333. DP_PRINT_STATS("Successful Completions:");
  5334. DP_PRINT_STATS(" Packets = %u",
  5335. pdev->stats.tx.tx_success.num);
  5336. DP_PRINT_STATS(" Bytes = %llu",
  5337. pdev->stats.tx.tx_success.bytes);
  5338. DP_PRINT_STATS("Dropped:");
  5339. DP_PRINT_STATS(" Total = %d",
  5340. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5341. DP_PRINT_STATS(" Dma_map_error = %d",
  5342. pdev->stats.tx_i.dropped.dma_error);
  5343. DP_PRINT_STATS(" Ring Full = %d",
  5344. pdev->stats.tx_i.dropped.ring_full);
  5345. DP_PRINT_STATS(" Descriptor Not available = %d",
  5346. pdev->stats.tx_i.dropped.desc_na.num);
  5347. DP_PRINT_STATS(" HW enqueue failed= %d",
  5348. pdev->stats.tx_i.dropped.enqueue_fail);
  5349. DP_PRINT_STATS(" Resources Full = %d",
  5350. pdev->stats.tx_i.dropped.res_full);
  5351. DP_PRINT_STATS(" FW removed Pkts = %u",
  5352. pdev->stats.tx.dropped.fw_rem.num);
  5353. DP_PRINT_STATS(" FW removed bytes= %llu",
  5354. pdev->stats.tx.dropped.fw_rem.bytes);
  5355. DP_PRINT_STATS(" FW removed transmitted = %d",
  5356. pdev->stats.tx.dropped.fw_rem_tx);
  5357. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5358. pdev->stats.tx.dropped.fw_rem_notx);
  5359. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5360. pdev->stats.tx.dropped.fw_reason1);
  5361. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5362. pdev->stats.tx.dropped.fw_reason2);
  5363. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5364. pdev->stats.tx.dropped.fw_reason3);
  5365. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5366. pdev->stats.tx.dropped.age_out);
  5367. DP_PRINT_STATS(" headroom insufficient = %d",
  5368. pdev->stats.tx_i.dropped.headroom_insufficient);
  5369. DP_PRINT_STATS(" Multicast:");
  5370. DP_PRINT_STATS(" Packets: %u",
  5371. pdev->stats.tx.mcast.num);
  5372. DP_PRINT_STATS(" Bytes: %llu",
  5373. pdev->stats.tx.mcast.bytes);
  5374. DP_PRINT_STATS("Scatter Gather:");
  5375. DP_PRINT_STATS(" Packets = %d",
  5376. pdev->stats.tx_i.sg.sg_pkt.num);
  5377. DP_PRINT_STATS(" Bytes = %llu",
  5378. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5379. DP_PRINT_STATS(" Dropped By Host = %d",
  5380. pdev->stats.tx_i.sg.dropped_host.num);
  5381. DP_PRINT_STATS(" Dropped By Target = %d",
  5382. pdev->stats.tx_i.sg.dropped_target);
  5383. DP_PRINT_STATS("TSO:");
  5384. DP_PRINT_STATS(" Number of Segments = %d",
  5385. pdev->stats.tx_i.tso.num_seg);
  5386. DP_PRINT_STATS(" Packets = %d",
  5387. pdev->stats.tx_i.tso.tso_pkt.num);
  5388. DP_PRINT_STATS(" Bytes = %llu",
  5389. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5390. DP_PRINT_STATS(" Dropped By Host = %d",
  5391. pdev->stats.tx_i.tso.dropped_host.num);
  5392. DP_PRINT_STATS("Mcast Enhancement:");
  5393. DP_PRINT_STATS(" Packets = %d",
  5394. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5395. DP_PRINT_STATS(" Bytes = %llu",
  5396. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5397. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5398. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5399. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5400. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5401. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5402. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5403. DP_PRINT_STATS(" Unicast sent = %d",
  5404. pdev->stats.tx_i.mcast_en.ucast);
  5405. DP_PRINT_STATS("Raw:");
  5406. DP_PRINT_STATS(" Packets = %d",
  5407. pdev->stats.tx_i.raw.raw_pkt.num);
  5408. DP_PRINT_STATS(" Bytes = %llu",
  5409. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5410. DP_PRINT_STATS(" DMA map error = %d",
  5411. pdev->stats.tx_i.raw.dma_map_error);
  5412. DP_PRINT_STATS("Reinjected:");
  5413. DP_PRINT_STATS(" Packets = %d",
  5414. pdev->stats.tx_i.reinject_pkts.num);
  5415. DP_PRINT_STATS(" Bytes = %llu\n",
  5416. pdev->stats.tx_i.reinject_pkts.bytes);
  5417. DP_PRINT_STATS("Inspected:");
  5418. DP_PRINT_STATS(" Packets = %d",
  5419. pdev->stats.tx_i.inspect_pkts.num);
  5420. DP_PRINT_STATS(" Bytes = %llu",
  5421. pdev->stats.tx_i.inspect_pkts.bytes);
  5422. DP_PRINT_STATS("Nawds Multicast:");
  5423. DP_PRINT_STATS(" Packets = %d",
  5424. pdev->stats.tx_i.nawds_mcast.num);
  5425. DP_PRINT_STATS(" Bytes = %llu",
  5426. pdev->stats.tx_i.nawds_mcast.bytes);
  5427. DP_PRINT_STATS("CCE Classified:");
  5428. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5429. pdev->stats.tx_i.cce_classified);
  5430. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5431. pdev->stats.tx_i.cce_classified_raw);
  5432. DP_PRINT_STATS("Mesh stats:");
  5433. DP_PRINT_STATS(" frames to firmware: %u",
  5434. pdev->stats.tx_i.mesh.exception_fw);
  5435. DP_PRINT_STATS(" completions from fw: %u",
  5436. pdev->stats.tx_i.mesh.completion_fw);
  5437. DP_PRINT_STATS("PPDU stats counter");
  5438. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5439. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5440. pdev->stats.ppdu_stats_counter[index]);
  5441. }
  5442. }
  5443. /**
  5444. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5445. * @pdev: DP_PDEV Handle
  5446. *
  5447. * Return: void
  5448. */
  5449. static inline void
  5450. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5451. {
  5452. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5453. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5454. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5455. pdev->stats.rx.rcvd_reo[0].num,
  5456. pdev->stats.rx.rcvd_reo[1].num,
  5457. pdev->stats.rx.rcvd_reo[2].num,
  5458. pdev->stats.rx.rcvd_reo[3].num);
  5459. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5460. pdev->stats.rx.rcvd_reo[0].bytes,
  5461. pdev->stats.rx.rcvd_reo[1].bytes,
  5462. pdev->stats.rx.rcvd_reo[2].bytes,
  5463. pdev->stats.rx.rcvd_reo[3].bytes);
  5464. DP_PRINT_STATS("Replenished:");
  5465. DP_PRINT_STATS(" Packets = %d",
  5466. pdev->stats.replenish.pkts.num);
  5467. DP_PRINT_STATS(" Bytes = %llu",
  5468. pdev->stats.replenish.pkts.bytes);
  5469. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5470. pdev->stats.buf_freelist);
  5471. DP_PRINT_STATS(" Low threshold intr = %d",
  5472. pdev->stats.replenish.low_thresh_intrs);
  5473. DP_PRINT_STATS("Dropped:");
  5474. DP_PRINT_STATS(" msdu_not_done = %d",
  5475. pdev->stats.dropped.msdu_not_done);
  5476. DP_PRINT_STATS(" mon_rx_drop = %d",
  5477. pdev->stats.dropped.mon_rx_drop);
  5478. DP_PRINT_STATS(" mec_drop = %d",
  5479. pdev->stats.rx.mec_drop.num);
  5480. DP_PRINT_STATS(" Bytes = %llu",
  5481. pdev->stats.rx.mec_drop.bytes);
  5482. DP_PRINT_STATS("Sent To Stack:");
  5483. DP_PRINT_STATS(" Packets = %d",
  5484. pdev->stats.rx.to_stack.num);
  5485. DP_PRINT_STATS(" Bytes = %llu",
  5486. pdev->stats.rx.to_stack.bytes);
  5487. DP_PRINT_STATS("Multicast/Broadcast:");
  5488. DP_PRINT_STATS(" Packets = %d",
  5489. pdev->stats.rx.multicast.num);
  5490. DP_PRINT_STATS(" Bytes = %llu",
  5491. pdev->stats.rx.multicast.bytes);
  5492. DP_PRINT_STATS("Errors:");
  5493. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5494. pdev->stats.replenish.rxdma_err);
  5495. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5496. pdev->stats.err.desc_alloc_fail);
  5497. DP_PRINT_STATS(" IP checksum error = %d",
  5498. pdev->stats.err.ip_csum_err);
  5499. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5500. pdev->stats.err.tcp_udp_csum_err);
  5501. /* Get bar_recv_cnt */
  5502. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5503. DP_PRINT_STATS("BAR Received Count: = %d",
  5504. pdev->stats.rx.bar_recv_cnt);
  5505. }
  5506. /**
  5507. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5508. * @pdev: DP_PDEV Handle
  5509. *
  5510. * Return: void
  5511. */
  5512. static inline void
  5513. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5514. {
  5515. struct cdp_pdev_mon_stats *rx_mon_stats;
  5516. rx_mon_stats = &pdev->rx_mon_stats;
  5517. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5518. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5519. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5520. rx_mon_stats->status_ppdu_done);
  5521. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5522. rx_mon_stats->dest_ppdu_done);
  5523. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5524. rx_mon_stats->dest_mpdu_done);
  5525. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5526. rx_mon_stats->dest_mpdu_drop);
  5527. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5528. rx_mon_stats->dup_mon_linkdesc_cnt);
  5529. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5530. rx_mon_stats->dup_mon_buf_cnt);
  5531. }
  5532. /**
  5533. * dp_print_soc_tx_stats(): Print SOC level stats
  5534. * @soc DP_SOC Handle
  5535. *
  5536. * Return: void
  5537. */
  5538. static inline void
  5539. dp_print_soc_tx_stats(struct dp_soc *soc)
  5540. {
  5541. uint8_t desc_pool_id;
  5542. soc->stats.tx.desc_in_use = 0;
  5543. DP_PRINT_STATS("SOC Tx Stats:\n");
  5544. for (desc_pool_id = 0;
  5545. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5546. desc_pool_id++)
  5547. soc->stats.tx.desc_in_use +=
  5548. soc->tx_desc[desc_pool_id].num_allocated;
  5549. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5550. soc->stats.tx.desc_in_use);
  5551. DP_PRINT_STATS("Invalid peer:");
  5552. DP_PRINT_STATS(" Packets = %d",
  5553. soc->stats.tx.tx_invalid_peer.num);
  5554. DP_PRINT_STATS(" Bytes = %llu",
  5555. soc->stats.tx.tx_invalid_peer.bytes);
  5556. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5557. soc->stats.tx.tcl_ring_full[0],
  5558. soc->stats.tx.tcl_ring_full[1],
  5559. soc->stats.tx.tcl_ring_full[2]);
  5560. }
  5561. /**
  5562. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5563. * @soc: DP_SOC Handle
  5564. *
  5565. * Return:void
  5566. */
  5567. static inline void
  5568. dp_print_soc_rx_stats(struct dp_soc *soc)
  5569. {
  5570. uint32_t i;
  5571. char reo_error[DP_REO_ERR_LENGTH];
  5572. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5573. uint8_t index = 0;
  5574. DP_PRINT_STATS("SOC Rx Stats:\n");
  5575. DP_PRINT_STATS("Fragmented packets: %u",
  5576. soc->stats.rx.rx_frags);
  5577. DP_PRINT_STATS("Reo reinjected packets: %u",
  5578. soc->stats.rx.reo_reinject);
  5579. DP_PRINT_STATS("Errors:\n");
  5580. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5581. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5582. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5583. DP_PRINT_STATS("Invalid RBM = %d",
  5584. soc->stats.rx.err.invalid_rbm);
  5585. DP_PRINT_STATS("Invalid Vdev = %d",
  5586. soc->stats.rx.err.invalid_vdev);
  5587. DP_PRINT_STATS("Invalid Pdev = %d",
  5588. soc->stats.rx.err.invalid_pdev);
  5589. DP_PRINT_STATS("Invalid Peer = %d",
  5590. soc->stats.rx.err.rx_invalid_peer.num);
  5591. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5592. soc->stats.rx.err.hal_ring_access_fail);
  5593. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5594. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5595. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5596. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5597. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5598. index += qdf_snprint(&rxdma_error[index],
  5599. DP_RXDMA_ERR_LENGTH - index,
  5600. " %d", soc->stats.rx.err.rxdma_error[i]);
  5601. }
  5602. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5603. rxdma_error);
  5604. index = 0;
  5605. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5606. index += qdf_snprint(&reo_error[index],
  5607. DP_REO_ERR_LENGTH - index,
  5608. " %d", soc->stats.rx.err.reo_error[i]);
  5609. }
  5610. DP_PRINT_STATS("REO Error(0-14):%s",
  5611. reo_error);
  5612. }
  5613. /**
  5614. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5615. * @ring_type: Ring
  5616. *
  5617. * Return: char const pointer
  5618. */
  5619. static inline const
  5620. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5621. {
  5622. switch (ring_type) {
  5623. case REO_DST:
  5624. return "Reo_dst";
  5625. case REO_EXCEPTION:
  5626. return "Reo_exception";
  5627. case REO_CMD:
  5628. return "Reo_cmd";
  5629. case REO_REINJECT:
  5630. return "Reo_reinject";
  5631. case REO_STATUS:
  5632. return "Reo_status";
  5633. case WBM2SW_RELEASE:
  5634. return "wbm2sw_release";
  5635. case TCL_DATA:
  5636. return "tcl_data";
  5637. case TCL_CMD:
  5638. return "tcl_cmd";
  5639. case TCL_STATUS:
  5640. return "tcl_status";
  5641. case SW2WBM_RELEASE:
  5642. return "sw2wbm_release";
  5643. case RXDMA_BUF:
  5644. return "Rxdma_buf";
  5645. case RXDMA_DST:
  5646. return "Rxdma_dst";
  5647. case RXDMA_MONITOR_BUF:
  5648. return "Rxdma_monitor_buf";
  5649. case RXDMA_MONITOR_DESC:
  5650. return "Rxdma_monitor_desc";
  5651. case RXDMA_MONITOR_STATUS:
  5652. return "Rxdma_monitor_status";
  5653. default:
  5654. dp_err("Invalid ring type");
  5655. break;
  5656. }
  5657. return "Invalid";
  5658. }
  5659. /**
  5660. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5661. * @soc: DP_SOC handle
  5662. * @srng: DP_SRNG handle
  5663. * @ring_name: SRNG name
  5664. * @ring_type: srng src/dst ring
  5665. *
  5666. * Return: void
  5667. */
  5668. static void
  5669. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5670. enum hal_ring_type ring_type)
  5671. {
  5672. uint32_t tailp;
  5673. uint32_t headp;
  5674. int32_t hw_headp = -1;
  5675. int32_t hw_tailp = -1;
  5676. const char *ring_name;
  5677. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  5678. if (soc && srng && srng->hal_srng) {
  5679. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5680. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5681. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5682. ring_name, headp, tailp);
  5683. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5684. &hw_tailp, ring_type);
  5685. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5686. ring_name, hw_headp, hw_tailp);
  5687. }
  5688. }
  5689. /**
  5690. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5691. * on target
  5692. * @pdev: physical device handle
  5693. * @mac_id: mac id
  5694. *
  5695. * Return: void
  5696. */
  5697. static inline
  5698. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5699. {
  5700. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5701. dp_print_ring_stat_from_hal(pdev->soc,
  5702. &pdev->rxdma_mon_buf_ring[mac_id],
  5703. RXDMA_MONITOR_BUF);
  5704. dp_print_ring_stat_from_hal(pdev->soc,
  5705. &pdev->rxdma_mon_dst_ring[mac_id],
  5706. RXDMA_MONITOR_DST);
  5707. dp_print_ring_stat_from_hal(pdev->soc,
  5708. &pdev->rxdma_mon_desc_ring[mac_id],
  5709. RXDMA_MONITOR_DESC);
  5710. }
  5711. dp_print_ring_stat_from_hal(pdev->soc,
  5712. &pdev->rxdma_mon_status_ring[mac_id],
  5713. RXDMA_MONITOR_STATUS);
  5714. }
  5715. /**
  5716. * dp_print_ring_stats(): Print tail and head pointer
  5717. * @pdev: DP_PDEV handle
  5718. *
  5719. * Return:void
  5720. */
  5721. static inline void
  5722. dp_print_ring_stats(struct dp_pdev *pdev)
  5723. {
  5724. uint32_t i;
  5725. int mac_id;
  5726. dp_print_ring_stat_from_hal(pdev->soc,
  5727. &pdev->soc->reo_exception_ring,
  5728. REO_EXCEPTION);
  5729. dp_print_ring_stat_from_hal(pdev->soc,
  5730. &pdev->soc->reo_reinject_ring,
  5731. REO_REINJECT);
  5732. dp_print_ring_stat_from_hal(pdev->soc,
  5733. &pdev->soc->reo_cmd_ring,
  5734. REO_CMD);
  5735. dp_print_ring_stat_from_hal(pdev->soc,
  5736. &pdev->soc->reo_status_ring,
  5737. REO_STATUS);
  5738. dp_print_ring_stat_from_hal(pdev->soc,
  5739. &pdev->soc->rx_rel_ring,
  5740. WBM2SW_RELEASE);
  5741. dp_print_ring_stat_from_hal(pdev->soc,
  5742. &pdev->soc->tcl_cmd_ring,
  5743. TCL_CMD);
  5744. dp_print_ring_stat_from_hal(pdev->soc,
  5745. &pdev->soc->tcl_status_ring,
  5746. TCL_STATUS);
  5747. dp_print_ring_stat_from_hal(pdev->soc,
  5748. &pdev->soc->wbm_desc_rel_ring,
  5749. SW2WBM_RELEASE);
  5750. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5751. dp_print_ring_stat_from_hal(pdev->soc,
  5752. &pdev->soc->reo_dest_ring[i],
  5753. REO_DST);
  5754. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5755. dp_print_ring_stat_from_hal(pdev->soc,
  5756. &pdev->soc->tcl_data_ring[i],
  5757. TCL_DATA);
  5758. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5759. dp_print_ring_stat_from_hal(pdev->soc,
  5760. &pdev->soc->tx_comp_ring[i],
  5761. WBM2SW_RELEASE);
  5762. dp_print_ring_stat_from_hal(pdev->soc,
  5763. &pdev->rx_refill_buf_ring,
  5764. RXDMA_BUF);
  5765. dp_print_ring_stat_from_hal(pdev->soc,
  5766. &pdev->rx_refill_buf_ring2,
  5767. RXDMA_BUF);
  5768. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5769. dp_print_ring_stat_from_hal(pdev->soc,
  5770. &pdev->rx_mac_buf_ring[i],
  5771. RXDMA_BUF);
  5772. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5773. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5774. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5775. dp_print_ring_stat_from_hal(pdev->soc,
  5776. &pdev->rxdma_err_dst_ring[i],
  5777. RXDMA_DST);
  5778. }
  5779. /**
  5780. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5781. * @vdev: DP_VDEV handle
  5782. *
  5783. * Return:void
  5784. */
  5785. static inline void
  5786. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5787. {
  5788. struct dp_peer *peer = NULL;
  5789. if (!vdev || !vdev->pdev)
  5790. return;
  5791. DP_STATS_CLR(vdev->pdev);
  5792. DP_STATS_CLR(vdev->pdev->soc);
  5793. DP_STATS_CLR(vdev);
  5794. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5795. if (!peer)
  5796. return;
  5797. DP_STATS_CLR(peer);
  5798. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5799. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5800. &peer->stats, peer->peer_ids[0],
  5801. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5802. #endif
  5803. }
  5804. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5805. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5806. &vdev->stats, vdev->vdev_id,
  5807. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5808. #endif
  5809. }
  5810. /**
  5811. * dp_print_common_rates_info(): Print common rate for tx or rx
  5812. * @pkt_type_array: rate type array contains rate info
  5813. *
  5814. * Return:void
  5815. */
  5816. static inline void
  5817. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5818. {
  5819. uint8_t mcs, pkt_type;
  5820. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5821. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5822. if (!dp_rate_string[pkt_type][mcs].valid)
  5823. continue;
  5824. DP_PRINT_STATS(" %s = %d",
  5825. dp_rate_string[pkt_type][mcs].mcs_type,
  5826. pkt_type_array[pkt_type].mcs_count[mcs]);
  5827. }
  5828. DP_PRINT_STATS("\n");
  5829. }
  5830. }
  5831. /**
  5832. * dp_print_rx_rates(): Print Rx rate stats
  5833. * @vdev: DP_VDEV handle
  5834. *
  5835. * Return:void
  5836. */
  5837. static inline void
  5838. dp_print_rx_rates(struct dp_vdev *vdev)
  5839. {
  5840. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5841. uint8_t i;
  5842. uint8_t index = 0;
  5843. char nss[DP_NSS_LENGTH];
  5844. DP_PRINT_STATS("Rx Rate Info:\n");
  5845. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5846. index = 0;
  5847. for (i = 0; i < SS_COUNT; i++) {
  5848. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5849. " %d", pdev->stats.rx.nss[i]);
  5850. }
  5851. DP_PRINT_STATS("NSS(1-8) = %s",
  5852. nss);
  5853. DP_PRINT_STATS("SGI ="
  5854. " 0.8us %d,"
  5855. " 0.4us %d,"
  5856. " 1.6us %d,"
  5857. " 3.2us %d,",
  5858. pdev->stats.rx.sgi_count[0],
  5859. pdev->stats.rx.sgi_count[1],
  5860. pdev->stats.rx.sgi_count[2],
  5861. pdev->stats.rx.sgi_count[3]);
  5862. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5863. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5864. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5865. DP_PRINT_STATS("Reception Type ="
  5866. " SU: %d,"
  5867. " MU_MIMO:%d,"
  5868. " MU_OFDMA:%d,"
  5869. " MU_OFDMA_MIMO:%d\n",
  5870. pdev->stats.rx.reception_type[0],
  5871. pdev->stats.rx.reception_type[1],
  5872. pdev->stats.rx.reception_type[2],
  5873. pdev->stats.rx.reception_type[3]);
  5874. DP_PRINT_STATS("Aggregation:\n");
  5875. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5876. pdev->stats.rx.ampdu_cnt);
  5877. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5878. pdev->stats.rx.non_ampdu_cnt);
  5879. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5880. pdev->stats.rx.amsdu_cnt);
  5881. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5882. pdev->stats.rx.non_amsdu_cnt);
  5883. }
  5884. /**
  5885. * dp_print_tx_rates(): Print tx rates
  5886. * @vdev: DP_VDEV handle
  5887. *
  5888. * Return:void
  5889. */
  5890. static inline void
  5891. dp_print_tx_rates(struct dp_vdev *vdev)
  5892. {
  5893. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5894. uint8_t index;
  5895. char nss[DP_NSS_LENGTH];
  5896. int nss_index;
  5897. DP_PRINT_STATS("Tx Rate Info:\n");
  5898. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5899. DP_PRINT_STATS("SGI ="
  5900. " 0.8us %d"
  5901. " 0.4us %d"
  5902. " 1.6us %d"
  5903. " 3.2us %d",
  5904. pdev->stats.tx.sgi_count[0],
  5905. pdev->stats.tx.sgi_count[1],
  5906. pdev->stats.tx.sgi_count[2],
  5907. pdev->stats.tx.sgi_count[3]);
  5908. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5909. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5910. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5911. index = 0;
  5912. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5913. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5914. " %d", pdev->stats.tx.nss[nss_index]);
  5915. }
  5916. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5917. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5918. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5919. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5920. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5921. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5922. DP_PRINT_STATS("Aggregation:\n");
  5923. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5924. pdev->stats.tx.amsdu_cnt);
  5925. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5926. pdev->stats.tx.non_amsdu_cnt);
  5927. }
  5928. /**
  5929. * dp_print_peer_stats():print peer stats
  5930. * @peer: DP_PEER handle
  5931. *
  5932. * return void
  5933. */
  5934. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5935. {
  5936. uint8_t i;
  5937. uint32_t index;
  5938. char nss[DP_NSS_LENGTH];
  5939. DP_PRINT_STATS("Node Tx Stats:\n");
  5940. DP_PRINT_STATS("Total Packet Completions = %d",
  5941. peer->stats.tx.comp_pkt.num);
  5942. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5943. peer->stats.tx.comp_pkt.bytes);
  5944. DP_PRINT_STATS("Success Packets = %d",
  5945. peer->stats.tx.tx_success.num);
  5946. DP_PRINT_STATS("Success Bytes = %llu",
  5947. peer->stats.tx.tx_success.bytes);
  5948. DP_PRINT_STATS("Unicast Success Packets = %d",
  5949. peer->stats.tx.ucast.num);
  5950. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5951. peer->stats.tx.ucast.bytes);
  5952. DP_PRINT_STATS("Multicast Success Packets = %d",
  5953. peer->stats.tx.mcast.num);
  5954. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5955. peer->stats.tx.mcast.bytes);
  5956. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5957. peer->stats.tx.bcast.num);
  5958. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5959. peer->stats.tx.bcast.bytes);
  5960. DP_PRINT_STATS("Packets Failed = %d",
  5961. peer->stats.tx.tx_failed);
  5962. DP_PRINT_STATS("Packets In OFDMA = %d",
  5963. peer->stats.tx.ofdma);
  5964. DP_PRINT_STATS("Packets In STBC = %d",
  5965. peer->stats.tx.stbc);
  5966. DP_PRINT_STATS("Packets In LDPC = %d",
  5967. peer->stats.tx.ldpc);
  5968. DP_PRINT_STATS("Packet Retries = %d",
  5969. peer->stats.tx.retries);
  5970. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5971. peer->stats.tx.amsdu_cnt);
  5972. DP_PRINT_STATS("Last Packet RSSI = %d",
  5973. peer->stats.tx.last_ack_rssi);
  5974. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  5975. peer->stats.tx.dropped.fw_rem.num);
  5976. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  5977. peer->stats.tx.dropped.fw_rem.bytes);
  5978. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5979. peer->stats.tx.dropped.fw_rem_tx);
  5980. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5981. peer->stats.tx.dropped.fw_rem_notx);
  5982. DP_PRINT_STATS("Dropped : Age Out = %d",
  5983. peer->stats.tx.dropped.age_out);
  5984. DP_PRINT_STATS("NAWDS : ");
  5985. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5986. peer->stats.tx.nawds_mcast_drop);
  5987. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5988. peer->stats.tx.nawds_mcast.num);
  5989. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5990. peer->stats.tx.nawds_mcast.bytes);
  5991. DP_PRINT_STATS("Rate Info:");
  5992. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5993. DP_PRINT_STATS("SGI = "
  5994. " 0.8us %d"
  5995. " 0.4us %d"
  5996. " 1.6us %d"
  5997. " 3.2us %d",
  5998. peer->stats.tx.sgi_count[0],
  5999. peer->stats.tx.sgi_count[1],
  6000. peer->stats.tx.sgi_count[2],
  6001. peer->stats.tx.sgi_count[3]);
  6002. DP_PRINT_STATS("Excess Retries per AC ");
  6003. DP_PRINT_STATS(" Best effort = %d",
  6004. peer->stats.tx.excess_retries_per_ac[0]);
  6005. DP_PRINT_STATS(" Background= %d",
  6006. peer->stats.tx.excess_retries_per_ac[1]);
  6007. DP_PRINT_STATS(" Video = %d",
  6008. peer->stats.tx.excess_retries_per_ac[2]);
  6009. DP_PRINT_STATS(" Voice = %d",
  6010. peer->stats.tx.excess_retries_per_ac[3]);
  6011. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  6012. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  6013. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  6014. index = 0;
  6015. for (i = 0; i < SS_COUNT; i++) {
  6016. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6017. " %d", peer->stats.tx.nss[i]);
  6018. }
  6019. DP_PRINT_STATS("NSS(1-8) = %s",
  6020. nss);
  6021. DP_PRINT_STATS("Aggregation:");
  6022. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6023. peer->stats.tx.amsdu_cnt);
  6024. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6025. peer->stats.tx.non_amsdu_cnt);
  6026. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6027. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6028. peer->stats.tx.tx_byte_rate);
  6029. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6030. peer->stats.tx.tx_data_rate);
  6031. DP_PRINT_STATS("Node Rx Stats:");
  6032. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6033. peer->stats.rx.to_stack.num);
  6034. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6035. peer->stats.rx.to_stack.bytes);
  6036. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6037. DP_PRINT_STATS("Ring Id = %d", i);
  6038. DP_PRINT_STATS(" Packets Received = %d",
  6039. peer->stats.rx.rcvd_reo[i].num);
  6040. DP_PRINT_STATS(" Bytes Received = %llu",
  6041. peer->stats.rx.rcvd_reo[i].bytes);
  6042. }
  6043. DP_PRINT_STATS("Multicast Packets Received = %d",
  6044. peer->stats.rx.multicast.num);
  6045. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6046. peer->stats.rx.multicast.bytes);
  6047. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6048. peer->stats.rx.bcast.num);
  6049. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6050. peer->stats.rx.bcast.bytes);
  6051. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6052. peer->stats.rx.intra_bss.pkts.num);
  6053. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6054. peer->stats.rx.intra_bss.pkts.bytes);
  6055. DP_PRINT_STATS("Raw Packets Received = %d",
  6056. peer->stats.rx.raw.num);
  6057. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6058. peer->stats.rx.raw.bytes);
  6059. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6060. peer->stats.rx.err.mic_err);
  6061. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6062. peer->stats.rx.err.decrypt_err);
  6063. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6064. peer->stats.rx.non_ampdu_cnt);
  6065. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6066. peer->stats.rx.ampdu_cnt);
  6067. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6068. peer->stats.rx.non_amsdu_cnt);
  6069. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6070. peer->stats.rx.amsdu_cnt);
  6071. DP_PRINT_STATS("NAWDS : ");
  6072. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6073. peer->stats.rx.nawds_mcast_drop);
  6074. DP_PRINT_STATS("SGI ="
  6075. " 0.8us %d"
  6076. " 0.4us %d"
  6077. " 1.6us %d"
  6078. " 3.2us %d",
  6079. peer->stats.rx.sgi_count[0],
  6080. peer->stats.rx.sgi_count[1],
  6081. peer->stats.rx.sgi_count[2],
  6082. peer->stats.rx.sgi_count[3]);
  6083. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6084. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6085. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6086. DP_PRINT_STATS("Reception Type ="
  6087. " SU %d,"
  6088. " MU_MIMO %d,"
  6089. " MU_OFDMA %d,"
  6090. " MU_OFDMA_MIMO %d",
  6091. peer->stats.rx.reception_type[0],
  6092. peer->stats.rx.reception_type[1],
  6093. peer->stats.rx.reception_type[2],
  6094. peer->stats.rx.reception_type[3]);
  6095. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6096. index = 0;
  6097. for (i = 0; i < SS_COUNT; i++) {
  6098. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6099. " %d", peer->stats.rx.nss[i]);
  6100. }
  6101. DP_PRINT_STATS("NSS(1-8) = %s",
  6102. nss);
  6103. DP_PRINT_STATS("Aggregation:");
  6104. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6105. peer->stats.rx.ampdu_cnt);
  6106. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6107. peer->stats.rx.non_ampdu_cnt);
  6108. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6109. peer->stats.rx.amsdu_cnt);
  6110. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6111. peer->stats.rx.non_amsdu_cnt);
  6112. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6113. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6114. peer->stats.rx.rx_byte_rate);
  6115. DP_PRINT_STATS(" Data received in last sec: %d",
  6116. peer->stats.rx.rx_data_rate);
  6117. }
  6118. /*
  6119. * dp_get_host_peer_stats()- function to print peer stats
  6120. * @pdev_handle: DP_PDEV handle
  6121. * @mac_addr: mac address of the peer
  6122. *
  6123. * Return: void
  6124. */
  6125. static void
  6126. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6127. {
  6128. struct dp_peer *peer;
  6129. uint8_t local_id;
  6130. if (!mac_addr) {
  6131. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6132. "Invalid MAC address\n");
  6133. return;
  6134. }
  6135. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6136. &local_id);
  6137. if (!peer) {
  6138. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6139. "%s: Invalid peer\n", __func__);
  6140. return;
  6141. }
  6142. dp_print_peer_stats(peer);
  6143. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6144. }
  6145. /**
  6146. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6147. * @soc_handle: Soc handle
  6148. *
  6149. * Return: void
  6150. */
  6151. static void
  6152. dp_print_soc_cfg_params(struct dp_soc *soc)
  6153. {
  6154. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6155. uint8_t index = 0, i = 0;
  6156. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6157. int num_of_int_contexts;
  6158. if (!soc) {
  6159. dp_err("Context is null");
  6160. return;
  6161. }
  6162. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6163. if (!soc_cfg_ctx) {
  6164. dp_err("Context is null");
  6165. return;
  6166. }
  6167. num_of_int_contexts =
  6168. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6169. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6170. soc_cfg_ctx->num_int_ctxts);
  6171. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6172. soc_cfg_ctx->max_clients);
  6173. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6174. soc_cfg_ctx->max_alloc_size);
  6175. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6176. soc_cfg_ctx->per_pdev_tx_ring);
  6177. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6178. soc_cfg_ctx->num_tcl_data_rings);
  6179. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6180. soc_cfg_ctx->per_pdev_rx_ring);
  6181. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6182. soc_cfg_ctx->per_pdev_lmac_ring);
  6183. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6184. soc_cfg_ctx->num_reo_dest_rings);
  6185. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6186. soc_cfg_ctx->num_tx_desc_pool);
  6187. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6188. soc_cfg_ctx->num_tx_ext_desc_pool);
  6189. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6190. soc_cfg_ctx->num_tx_desc);
  6191. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6192. soc_cfg_ctx->num_tx_ext_desc);
  6193. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6194. soc_cfg_ctx->htt_packet_type);
  6195. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6196. soc_cfg_ctx->max_peer_id);
  6197. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6198. soc_cfg_ctx->tx_ring_size);
  6199. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6200. soc_cfg_ctx->tx_comp_ring_size);
  6201. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6202. soc_cfg_ctx->tx_comp_ring_size_nss);
  6203. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6204. soc_cfg_ctx->int_batch_threshold_tx);
  6205. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6206. soc_cfg_ctx->int_timer_threshold_tx);
  6207. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6208. soc_cfg_ctx->int_batch_threshold_rx);
  6209. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6210. soc_cfg_ctx->int_timer_threshold_rx);
  6211. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6212. soc_cfg_ctx->int_batch_threshold_other);
  6213. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6214. soc_cfg_ctx->int_timer_threshold_other);
  6215. for (i = 0; i < num_of_int_contexts; i++) {
  6216. index += qdf_snprint(&ring_mask[index],
  6217. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6218. " %d",
  6219. soc_cfg_ctx->int_tx_ring_mask[i]);
  6220. }
  6221. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6222. num_of_int_contexts, ring_mask);
  6223. index = 0;
  6224. for (i = 0; i < num_of_int_contexts; i++) {
  6225. index += qdf_snprint(&ring_mask[index],
  6226. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6227. " %d",
  6228. soc_cfg_ctx->int_rx_ring_mask[i]);
  6229. }
  6230. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6231. num_of_int_contexts, ring_mask);
  6232. index = 0;
  6233. for (i = 0; i < num_of_int_contexts; i++) {
  6234. index += qdf_snprint(&ring_mask[index],
  6235. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6236. " %d",
  6237. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6238. }
  6239. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6240. num_of_int_contexts, ring_mask);
  6241. index = 0;
  6242. for (i = 0; i < num_of_int_contexts; i++) {
  6243. index += qdf_snprint(&ring_mask[index],
  6244. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6245. " %d",
  6246. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6247. }
  6248. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6249. num_of_int_contexts, ring_mask);
  6250. index = 0;
  6251. for (i = 0; i < num_of_int_contexts; i++) {
  6252. index += qdf_snprint(&ring_mask[index],
  6253. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6254. " %d",
  6255. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6256. }
  6257. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6258. num_of_int_contexts, ring_mask);
  6259. index = 0;
  6260. for (i = 0; i < num_of_int_contexts; i++) {
  6261. index += qdf_snprint(&ring_mask[index],
  6262. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6263. " %d",
  6264. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6265. }
  6266. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6267. num_of_int_contexts, ring_mask);
  6268. index = 0;
  6269. for (i = 0; i < num_of_int_contexts; i++) {
  6270. index += qdf_snprint(&ring_mask[index],
  6271. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6272. " %d",
  6273. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6274. }
  6275. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6276. num_of_int_contexts, ring_mask);
  6277. index = 0;
  6278. for (i = 0; i < num_of_int_contexts; i++) {
  6279. index += qdf_snprint(&ring_mask[index],
  6280. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6281. " %d",
  6282. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6283. }
  6284. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6285. num_of_int_contexts, ring_mask);
  6286. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6287. soc_cfg_ctx->rx_hash);
  6288. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6289. soc_cfg_ctx->tso_enabled);
  6290. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6291. soc_cfg_ctx->lro_enabled);
  6292. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6293. soc_cfg_ctx->sg_enabled);
  6294. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6295. soc_cfg_ctx->gro_enabled);
  6296. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6297. soc_cfg_ctx->rawmode_enabled);
  6298. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6299. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6300. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6301. soc_cfg_ctx->napi_enabled);
  6302. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6303. soc_cfg_ctx->tcp_udp_checksumoffload);
  6304. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6305. soc_cfg_ctx->defrag_timeout_check);
  6306. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6307. soc_cfg_ctx->rx_defrag_min_timeout);
  6308. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6309. soc_cfg_ctx->wbm_release_ring);
  6310. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6311. soc_cfg_ctx->tcl_cmd_ring);
  6312. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6313. soc_cfg_ctx->tcl_status_ring);
  6314. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6315. soc_cfg_ctx->reo_reinject_ring);
  6316. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6317. soc_cfg_ctx->rx_release_ring);
  6318. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6319. soc_cfg_ctx->reo_exception_ring);
  6320. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6321. soc_cfg_ctx->reo_cmd_ring);
  6322. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6323. soc_cfg_ctx->reo_status_ring);
  6324. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6325. soc_cfg_ctx->rxdma_refill_ring);
  6326. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6327. soc_cfg_ctx->rxdma_err_dst_ring);
  6328. }
  6329. /**
  6330. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6331. * @pdev_handle: DP pdev handle
  6332. *
  6333. * Return - void
  6334. */
  6335. static void
  6336. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6337. {
  6338. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6339. if (!pdev) {
  6340. dp_err("Context is null");
  6341. return;
  6342. }
  6343. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6344. if (!pdev_cfg_ctx) {
  6345. dp_err("Context is null");
  6346. return;
  6347. }
  6348. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6349. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6350. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6351. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6352. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6353. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6354. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6355. pdev_cfg_ctx->dma_mon_status_ring_size);
  6356. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6357. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6358. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6359. pdev_cfg_ctx->num_mac_rings);
  6360. }
  6361. /**
  6362. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6363. *
  6364. * Return: None
  6365. */
  6366. static void dp_txrx_stats_help(void)
  6367. {
  6368. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6369. dp_info("stats_option:");
  6370. dp_info(" 1 -- HTT Tx Statistics");
  6371. dp_info(" 2 -- HTT Rx Statistics");
  6372. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6373. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6374. dp_info(" 5 -- HTT Error Statistics");
  6375. dp_info(" 6 -- HTT TQM Statistics");
  6376. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6377. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6378. dp_info(" 9 -- HTT Tx Rate Statistics");
  6379. dp_info(" 10 -- HTT Rx Rate Statistics");
  6380. dp_info(" 11 -- HTT Peer Statistics");
  6381. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6382. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6383. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6384. dp_info(" 15 -- HTT SRNG Statistics");
  6385. dp_info(" 16 -- HTT SFM Info Statistics");
  6386. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6387. dp_info(" 18 -- HTT Peer List Details");
  6388. dp_info(" 20 -- Clear Host Statistics");
  6389. dp_info(" 21 -- Host Rx Rate Statistics");
  6390. dp_info(" 22 -- Host Tx Rate Statistics");
  6391. dp_info(" 23 -- Host Tx Statistics");
  6392. dp_info(" 24 -- Host Rx Statistics");
  6393. dp_info(" 25 -- Host AST Statistics");
  6394. dp_info(" 26 -- Host SRNG PTR Statistics");
  6395. dp_info(" 27 -- Host Mon Statistics");
  6396. dp_info(" 28 -- Host REO Queue Statistics");
  6397. dp_info(" 29 -- Host Soc cfg param Statistics");
  6398. dp_info(" 30 -- Host pdev cfg param Statistics");
  6399. }
  6400. /**
  6401. * dp_print_host_stats()- Function to print the stats aggregated at host
  6402. * @vdev_handle: DP_VDEV handle
  6403. * @type: host stats type
  6404. *
  6405. * Return: 0 on success, print error message in case of failure
  6406. */
  6407. static int
  6408. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6409. struct cdp_txrx_stats_req *req)
  6410. {
  6411. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6412. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6413. enum cdp_host_txrx_stats type =
  6414. dp_stats_mapping_table[req->stats][STATS_HOST];
  6415. dp_aggregate_pdev_stats(pdev);
  6416. switch (type) {
  6417. case TXRX_CLEAR_STATS:
  6418. dp_txrx_host_stats_clr(vdev);
  6419. break;
  6420. case TXRX_RX_RATE_STATS:
  6421. dp_print_rx_rates(vdev);
  6422. break;
  6423. case TXRX_TX_RATE_STATS:
  6424. dp_print_tx_rates(vdev);
  6425. break;
  6426. case TXRX_TX_HOST_STATS:
  6427. dp_print_pdev_tx_stats(pdev);
  6428. dp_print_soc_tx_stats(pdev->soc);
  6429. break;
  6430. case TXRX_RX_HOST_STATS:
  6431. dp_print_pdev_rx_stats(pdev);
  6432. dp_print_soc_rx_stats(pdev->soc);
  6433. break;
  6434. case TXRX_AST_STATS:
  6435. dp_print_ast_stats(pdev->soc);
  6436. dp_print_peer_table(vdev);
  6437. break;
  6438. case TXRX_SRNG_PTR_STATS:
  6439. dp_print_ring_stats(pdev);
  6440. break;
  6441. case TXRX_RX_MON_STATS:
  6442. dp_print_pdev_rx_mon_stats(pdev);
  6443. break;
  6444. case TXRX_REO_QUEUE_STATS:
  6445. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6446. break;
  6447. case TXRX_SOC_CFG_PARAMS:
  6448. dp_print_soc_cfg_params(pdev->soc);
  6449. break;
  6450. case TXRX_PDEV_CFG_PARAMS:
  6451. dp_print_pdev_cfg_params(pdev);
  6452. break;
  6453. default:
  6454. dp_info("Wrong Input For TxRx Host Stats");
  6455. dp_txrx_stats_help();
  6456. break;
  6457. }
  6458. return 0;
  6459. }
  6460. /*
  6461. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6462. * @pdev: DP_PDEV handle
  6463. *
  6464. * Return: void
  6465. */
  6466. static void
  6467. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6468. {
  6469. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6470. int mac_id;
  6471. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  6472. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6473. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6474. pdev->pdev_id);
  6475. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6476. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6477. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6478. }
  6479. }
  6480. /*
  6481. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6482. * @pdev: DP_PDEV handle
  6483. *
  6484. * Return: void
  6485. */
  6486. static void
  6487. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6488. {
  6489. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6490. int mac_id;
  6491. htt_tlv_filter.mpdu_start = 1;
  6492. htt_tlv_filter.msdu_start = 0;
  6493. htt_tlv_filter.packet = 0;
  6494. htt_tlv_filter.msdu_end = 0;
  6495. htt_tlv_filter.mpdu_end = 0;
  6496. htt_tlv_filter.attention = 0;
  6497. htt_tlv_filter.ppdu_start = 1;
  6498. htt_tlv_filter.ppdu_end = 1;
  6499. htt_tlv_filter.ppdu_end_user_stats = 1;
  6500. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6501. htt_tlv_filter.ppdu_end_status_done = 1;
  6502. htt_tlv_filter.enable_fp = 1;
  6503. htt_tlv_filter.enable_md = 0;
  6504. if (pdev->neighbour_peers_added &&
  6505. pdev->soc->hw_nac_monitor_support) {
  6506. htt_tlv_filter.enable_md = 1;
  6507. htt_tlv_filter.packet_header = 1;
  6508. }
  6509. if (pdev->mcopy_mode) {
  6510. htt_tlv_filter.packet_header = 1;
  6511. htt_tlv_filter.enable_mo = 1;
  6512. }
  6513. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6514. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6515. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6516. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6517. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6518. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6519. if (pdev->neighbour_peers_added &&
  6520. pdev->soc->hw_nac_monitor_support)
  6521. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6522. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6523. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6524. pdev->pdev_id);
  6525. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6526. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6527. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6528. }
  6529. }
  6530. /*
  6531. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6532. * modes are enabled or not.
  6533. * @dp_pdev: dp pdev handle.
  6534. *
  6535. * Return: bool
  6536. */
  6537. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6538. {
  6539. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6540. !pdev->mcopy_mode)
  6541. return true;
  6542. else
  6543. return false;
  6544. }
  6545. /*
  6546. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6547. *@pdev_handle: DP_PDEV handle.
  6548. *@val: Provided value.
  6549. *
  6550. *Return: 0 for success. nonzero for failure.
  6551. */
  6552. static QDF_STATUS
  6553. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6554. {
  6555. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6556. switch (val) {
  6557. case CDP_BPR_DISABLE:
  6558. pdev->bpr_enable = CDP_BPR_DISABLE;
  6559. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6560. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6561. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6562. } else if (pdev->enhanced_stats_en &&
  6563. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6564. !pdev->pktlog_ppdu_stats) {
  6565. dp_h2t_cfg_stats_msg_send(pdev,
  6566. DP_PPDU_STATS_CFG_ENH_STATS,
  6567. pdev->pdev_id);
  6568. }
  6569. break;
  6570. case CDP_BPR_ENABLE:
  6571. pdev->bpr_enable = CDP_BPR_ENABLE;
  6572. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6573. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6574. dp_h2t_cfg_stats_msg_send(pdev,
  6575. DP_PPDU_STATS_CFG_BPR,
  6576. pdev->pdev_id);
  6577. } else if (pdev->enhanced_stats_en &&
  6578. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6579. !pdev->pktlog_ppdu_stats) {
  6580. dp_h2t_cfg_stats_msg_send(pdev,
  6581. DP_PPDU_STATS_CFG_BPR_ENH,
  6582. pdev->pdev_id);
  6583. } else if (pdev->pktlog_ppdu_stats) {
  6584. dp_h2t_cfg_stats_msg_send(pdev,
  6585. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6586. pdev->pdev_id);
  6587. }
  6588. break;
  6589. default:
  6590. break;
  6591. }
  6592. return QDF_STATUS_SUCCESS;
  6593. }
  6594. /*
  6595. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6596. * @pdev_handle: DP_PDEV handle
  6597. * @val: user provided value
  6598. *
  6599. * Return: 0 for success. nonzero for failure.
  6600. */
  6601. static QDF_STATUS
  6602. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6603. {
  6604. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6605. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6606. if (pdev->mcopy_mode)
  6607. dp_reset_monitor_mode(pdev_handle);
  6608. switch (val) {
  6609. case 0:
  6610. pdev->tx_sniffer_enable = 0;
  6611. pdev->mcopy_mode = 0;
  6612. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6613. !pdev->bpr_enable) {
  6614. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6615. dp_ppdu_ring_reset(pdev);
  6616. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6617. dp_h2t_cfg_stats_msg_send(pdev,
  6618. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6619. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6620. dp_h2t_cfg_stats_msg_send(pdev,
  6621. DP_PPDU_STATS_CFG_BPR_ENH,
  6622. pdev->pdev_id);
  6623. } else {
  6624. dp_h2t_cfg_stats_msg_send(pdev,
  6625. DP_PPDU_STATS_CFG_BPR,
  6626. pdev->pdev_id);
  6627. }
  6628. break;
  6629. case 1:
  6630. pdev->tx_sniffer_enable = 1;
  6631. pdev->mcopy_mode = 0;
  6632. if (!pdev->pktlog_ppdu_stats)
  6633. dp_h2t_cfg_stats_msg_send(pdev,
  6634. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6635. break;
  6636. case 2:
  6637. if (pdev->monitor_vdev) {
  6638. status = QDF_STATUS_E_RESOURCES;
  6639. break;
  6640. }
  6641. pdev->mcopy_mode = 1;
  6642. dp_pdev_configure_monitor_rings(pdev);
  6643. pdev->tx_sniffer_enable = 0;
  6644. if (!pdev->pktlog_ppdu_stats)
  6645. dp_h2t_cfg_stats_msg_send(pdev,
  6646. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6647. break;
  6648. default:
  6649. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6650. "Invalid value");
  6651. break;
  6652. }
  6653. return status;
  6654. }
  6655. /*
  6656. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6657. * @pdev_handle: DP_PDEV handle
  6658. *
  6659. * Return: void
  6660. */
  6661. static void
  6662. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6663. {
  6664. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6665. if (pdev->enhanced_stats_en == 0)
  6666. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6667. pdev->enhanced_stats_en = 1;
  6668. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6669. !pdev->monitor_vdev)
  6670. dp_ppdu_ring_cfg(pdev);
  6671. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6672. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6673. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6674. dp_h2t_cfg_stats_msg_send(pdev,
  6675. DP_PPDU_STATS_CFG_BPR_ENH,
  6676. pdev->pdev_id);
  6677. }
  6678. }
  6679. /*
  6680. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6681. * @pdev_handle: DP_PDEV handle
  6682. *
  6683. * Return: void
  6684. */
  6685. static void
  6686. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6687. {
  6688. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6689. if (pdev->enhanced_stats_en == 1)
  6690. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6691. pdev->enhanced_stats_en = 0;
  6692. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6693. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6694. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6695. dp_h2t_cfg_stats_msg_send(pdev,
  6696. DP_PPDU_STATS_CFG_BPR,
  6697. pdev->pdev_id);
  6698. }
  6699. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6700. !pdev->monitor_vdev)
  6701. dp_ppdu_ring_reset(pdev);
  6702. }
  6703. /*
  6704. * dp_get_fw_peer_stats()- function to print peer stats
  6705. * @pdev_handle: DP_PDEV handle
  6706. * @mac_addr: mac address of the peer
  6707. * @cap: Type of htt stats requested
  6708. *
  6709. * Currently Supporting only MAC ID based requests Only
  6710. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6711. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6712. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6713. *
  6714. * Return: void
  6715. */
  6716. static void
  6717. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6718. uint32_t cap)
  6719. {
  6720. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6721. int i;
  6722. uint32_t config_param0 = 0;
  6723. uint32_t config_param1 = 0;
  6724. uint32_t config_param2 = 0;
  6725. uint32_t config_param3 = 0;
  6726. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6727. config_param0 |= (1 << (cap + 1));
  6728. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6729. config_param1 |= (1 << i);
  6730. }
  6731. config_param2 |= (mac_addr[0] & 0x000000ff);
  6732. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6733. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6734. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6735. config_param3 |= (mac_addr[4] & 0x000000ff);
  6736. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6737. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6738. config_param0, config_param1, config_param2,
  6739. config_param3, 0, 0, 0);
  6740. }
  6741. /* This struct definition will be removed from here
  6742. * once it get added in FW headers*/
  6743. struct httstats_cmd_req {
  6744. uint32_t config_param0;
  6745. uint32_t config_param1;
  6746. uint32_t config_param2;
  6747. uint32_t config_param3;
  6748. int cookie;
  6749. u_int8_t stats_id;
  6750. };
  6751. /*
  6752. * dp_get_htt_stats: function to process the httstas request
  6753. * @pdev_handle: DP pdev handle
  6754. * @data: pointer to request data
  6755. * @data_len: length for request data
  6756. *
  6757. * return: void
  6758. */
  6759. static void
  6760. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6761. {
  6762. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6763. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6764. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6765. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6766. req->config_param0, req->config_param1,
  6767. req->config_param2, req->config_param3,
  6768. req->cookie, 0, 0);
  6769. }
  6770. /*
  6771. * dp_set_pdev_param: function to set parameters in pdev
  6772. * @pdev_handle: DP pdev handle
  6773. * @param: parameter type to be set
  6774. * @val: value of parameter to be set
  6775. *
  6776. * Return: 0 for success. nonzero for failure.
  6777. */
  6778. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6779. enum cdp_pdev_param_type param,
  6780. uint8_t val)
  6781. {
  6782. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6783. switch (param) {
  6784. case CDP_CONFIG_DEBUG_SNIFFER:
  6785. return dp_config_debug_sniffer(pdev_handle, val);
  6786. case CDP_CONFIG_BPR_ENABLE:
  6787. return dp_set_bpr_enable(pdev_handle, val);
  6788. case CDP_CONFIG_PRIMARY_RADIO:
  6789. pdev->is_primary = val;
  6790. break;
  6791. default:
  6792. return QDF_STATUS_E_INVAL;
  6793. }
  6794. return QDF_STATUS_SUCCESS;
  6795. }
  6796. /*
  6797. * dp_get_vdev_param: function to get parameters from vdev
  6798. * @param: parameter type to get value
  6799. *
  6800. * return: void
  6801. */
  6802. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6803. enum cdp_vdev_param_type param)
  6804. {
  6805. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6806. uint32_t val;
  6807. switch (param) {
  6808. case CDP_ENABLE_WDS:
  6809. val = vdev->wds_enabled;
  6810. break;
  6811. case CDP_ENABLE_MEC:
  6812. val = vdev->mec_enabled;
  6813. break;
  6814. case CDP_ENABLE_DA_WAR:
  6815. val = vdev->da_war_enabled;
  6816. break;
  6817. default:
  6818. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6819. "param value %d is wrong\n",
  6820. param);
  6821. val = -1;
  6822. break;
  6823. }
  6824. return val;
  6825. }
  6826. /*
  6827. * dp_set_vdev_param: function to set parameters in vdev
  6828. * @param: parameter type to be set
  6829. * @val: value of parameter to be set
  6830. *
  6831. * return: void
  6832. */
  6833. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6834. enum cdp_vdev_param_type param, uint32_t val)
  6835. {
  6836. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6837. switch (param) {
  6838. case CDP_ENABLE_WDS:
  6839. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6840. "wds_enable %d for vdev(%p) id(%d)\n",
  6841. val, vdev, vdev->vdev_id);
  6842. vdev->wds_enabled = val;
  6843. break;
  6844. case CDP_ENABLE_MEC:
  6845. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6846. "mec_enable %d for vdev(%p) id(%d)\n",
  6847. val, vdev, vdev->vdev_id);
  6848. vdev->mec_enabled = val;
  6849. break;
  6850. case CDP_ENABLE_DA_WAR:
  6851. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6852. "da_war_enable %d for vdev(%p) id(%d)\n",
  6853. val, vdev, vdev->vdev_id);
  6854. vdev->da_war_enabled = val;
  6855. break;
  6856. case CDP_ENABLE_NAWDS:
  6857. vdev->nawds_enabled = val;
  6858. break;
  6859. case CDP_ENABLE_MCAST_EN:
  6860. vdev->mcast_enhancement_en = val;
  6861. break;
  6862. case CDP_ENABLE_PROXYSTA:
  6863. vdev->proxysta_vdev = val;
  6864. break;
  6865. case CDP_UPDATE_TDLS_FLAGS:
  6866. vdev->tdls_link_connected = val;
  6867. break;
  6868. case CDP_CFG_WDS_AGING_TIMER:
  6869. if (val == 0)
  6870. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  6871. else if (val != vdev->wds_aging_timer_val)
  6872. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  6873. vdev->wds_aging_timer_val = val;
  6874. break;
  6875. case CDP_ENABLE_AP_BRIDGE:
  6876. if (wlan_op_mode_sta != vdev->opmode)
  6877. vdev->ap_bridge_enabled = val;
  6878. else
  6879. vdev->ap_bridge_enabled = false;
  6880. break;
  6881. case CDP_ENABLE_CIPHER:
  6882. vdev->sec_type = val;
  6883. break;
  6884. case CDP_ENABLE_QWRAP_ISOLATION:
  6885. vdev->isolation_vdev = val;
  6886. break;
  6887. default:
  6888. break;
  6889. }
  6890. dp_tx_vdev_update_search_flags(vdev);
  6891. }
  6892. /**
  6893. * dp_peer_set_nawds: set nawds bit in peer
  6894. * @peer_handle: pointer to peer
  6895. * @value: enable/disable nawds
  6896. *
  6897. * return: void
  6898. */
  6899. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6900. {
  6901. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6902. peer->nawds_enabled = value;
  6903. }
  6904. /*
  6905. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6906. * @vdev_handle: DP_VDEV handle
  6907. * @map_id:ID of map that needs to be updated
  6908. *
  6909. * Return: void
  6910. */
  6911. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6912. uint8_t map_id)
  6913. {
  6914. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6915. vdev->dscp_tid_map_id = map_id;
  6916. return;
  6917. }
  6918. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6919. * @peer_handle: DP pdev handle
  6920. *
  6921. * return : cdp_pdev_stats pointer
  6922. */
  6923. static struct cdp_pdev_stats*
  6924. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6925. {
  6926. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6927. dp_aggregate_pdev_stats(pdev);
  6928. return &pdev->stats;
  6929. }
  6930. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6931. * @peer_handle: DP_PEER handle
  6932. *
  6933. * return : cdp_peer_stats pointer
  6934. */
  6935. static struct cdp_peer_stats*
  6936. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6937. {
  6938. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6939. qdf_assert(peer);
  6940. return &peer->stats;
  6941. }
  6942. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6943. * @peer_handle: DP_PEER handle
  6944. *
  6945. * return : void
  6946. */
  6947. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6948. {
  6949. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6950. qdf_assert(peer);
  6951. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6952. }
  6953. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6954. * @vdev_handle: DP_VDEV handle
  6955. * @buf: buffer for vdev stats
  6956. *
  6957. * return : int
  6958. */
  6959. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6960. bool is_aggregate)
  6961. {
  6962. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6963. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6964. if (is_aggregate)
  6965. dp_aggregate_vdev_stats(vdev, buf);
  6966. else
  6967. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6968. return 0;
  6969. }
  6970. /*
  6971. * dp_get_total_per(): get total per
  6972. * @pdev_handle: DP_PDEV handle
  6973. *
  6974. * Return: % error rate using retries per packet and success packets
  6975. */
  6976. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6977. {
  6978. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6979. dp_aggregate_pdev_stats(pdev);
  6980. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6981. return 0;
  6982. return ((pdev->stats.tx.retries * 100) /
  6983. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6984. }
  6985. /*
  6986. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6987. * @pdev_handle: DP_PDEV handle
  6988. * @buf: to hold pdev_stats
  6989. *
  6990. * Return: int
  6991. */
  6992. static int
  6993. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6994. {
  6995. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6996. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6997. struct cdp_txrx_stats_req req = {0,};
  6998. dp_aggregate_pdev_stats(pdev);
  6999. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7000. req.cookie_val = 1;
  7001. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7002. req.param1, req.param2, req.param3, 0,
  7003. req.cookie_val, 0);
  7004. msleep(DP_MAX_SLEEP_TIME);
  7005. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7006. req.cookie_val = 1;
  7007. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7008. req.param1, req.param2, req.param3, 0,
  7009. req.cookie_val, 0);
  7010. msleep(DP_MAX_SLEEP_TIME);
  7011. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7012. return TXRX_STATS_LEVEL;
  7013. }
  7014. /**
  7015. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7016. * @pdev: DP_PDEV handle
  7017. * @map_id: ID of map that needs to be updated
  7018. * @tos: index value in map
  7019. * @tid: tid value passed by the user
  7020. *
  7021. * Return: void
  7022. */
  7023. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7024. uint8_t map_id, uint8_t tos, uint8_t tid)
  7025. {
  7026. uint8_t dscp;
  7027. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7028. struct dp_soc *soc = pdev->soc;
  7029. if (!soc)
  7030. return;
  7031. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7032. pdev->dscp_tid_map[map_id][dscp] = tid;
  7033. if (map_id < soc->num_hw_dscp_tid_map)
  7034. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7035. map_id, dscp);
  7036. return;
  7037. }
  7038. /**
  7039. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7040. * @pdev_handle: pdev handle
  7041. * @val: hmmc-dscp flag value
  7042. *
  7043. * Return: void
  7044. */
  7045. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7046. bool val)
  7047. {
  7048. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7049. pdev->hmmc_tid_override_en = val;
  7050. }
  7051. /**
  7052. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7053. * @pdev_handle: pdev handle
  7054. * @tid: tid value
  7055. *
  7056. * Return: void
  7057. */
  7058. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7059. uint8_t tid)
  7060. {
  7061. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7062. pdev->hmmc_tid = tid;
  7063. }
  7064. /**
  7065. * dp_fw_stats_process(): Process TxRX FW stats request
  7066. * @vdev_handle: DP VDEV handle
  7067. * @req: stats request
  7068. *
  7069. * return: int
  7070. */
  7071. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7072. struct cdp_txrx_stats_req *req)
  7073. {
  7074. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7075. struct dp_pdev *pdev = NULL;
  7076. uint32_t stats = req->stats;
  7077. uint8_t mac_id = req->mac_id;
  7078. if (!vdev) {
  7079. DP_TRACE(NONE, "VDEV not found");
  7080. return 1;
  7081. }
  7082. pdev = vdev->pdev;
  7083. /*
  7084. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7085. * from param0 to param3 according to below rule:
  7086. *
  7087. * PARAM:
  7088. * - config_param0 : start_offset (stats type)
  7089. * - config_param1 : stats bmask from start offset
  7090. * - config_param2 : stats bmask from start offset + 32
  7091. * - config_param3 : stats bmask from start offset + 64
  7092. */
  7093. if (req->stats == CDP_TXRX_STATS_0) {
  7094. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7095. req->param1 = 0xFFFFFFFF;
  7096. req->param2 = 0xFFFFFFFF;
  7097. req->param3 = 0xFFFFFFFF;
  7098. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7099. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7100. }
  7101. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7102. req->param1, req->param2, req->param3,
  7103. 0, 0, mac_id);
  7104. }
  7105. /**
  7106. * dp_txrx_stats_request - function to map to firmware and host stats
  7107. * @vdev: virtual handle
  7108. * @req: stats request
  7109. *
  7110. * Return: QDF_STATUS
  7111. */
  7112. static
  7113. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7114. struct cdp_txrx_stats_req *req)
  7115. {
  7116. int host_stats;
  7117. int fw_stats;
  7118. enum cdp_stats stats;
  7119. int num_stats;
  7120. if (!vdev || !req) {
  7121. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7122. "Invalid vdev/req instance");
  7123. return QDF_STATUS_E_INVAL;
  7124. }
  7125. stats = req->stats;
  7126. if (stats >= CDP_TXRX_MAX_STATS)
  7127. return QDF_STATUS_E_INVAL;
  7128. /*
  7129. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7130. * has to be updated if new FW HTT stats added
  7131. */
  7132. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7133. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7134. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7135. if (stats >= num_stats) {
  7136. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7137. "%s: Invalid stats option: %d", __func__, stats);
  7138. return QDF_STATUS_E_INVAL;
  7139. }
  7140. req->stats = stats;
  7141. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7142. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7143. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7144. "stats: %u fw_stats_type: %d host_stats: %d",
  7145. stats, fw_stats, host_stats);
  7146. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7147. /* update request with FW stats type */
  7148. req->stats = fw_stats;
  7149. return dp_fw_stats_process(vdev, req);
  7150. }
  7151. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7152. (host_stats <= TXRX_HOST_STATS_MAX))
  7153. return dp_print_host_stats(vdev, req);
  7154. else
  7155. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7156. "Wrong Input for TxRx Stats");
  7157. return QDF_STATUS_SUCCESS;
  7158. }
  7159. /*
  7160. * dp_print_napi_stats(): NAPI stats
  7161. * @soc - soc handle
  7162. */
  7163. static void dp_print_napi_stats(struct dp_soc *soc)
  7164. {
  7165. hif_print_napi_stats(soc->hif_handle);
  7166. }
  7167. /*
  7168. * dp_print_per_ring_stats(): Packet count per ring
  7169. * @soc - soc handle
  7170. */
  7171. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7172. {
  7173. uint8_t ring;
  7174. uint16_t core;
  7175. uint64_t total_packets;
  7176. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7177. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7178. total_packets = 0;
  7179. DP_TRACE_STATS(INFO_HIGH,
  7180. "Packets on ring %u:", ring);
  7181. for (core = 0; core < NR_CPUS; core++) {
  7182. DP_TRACE_STATS(INFO_HIGH,
  7183. "Packets arriving on core %u: %llu",
  7184. core,
  7185. soc->stats.rx.ring_packets[core][ring]);
  7186. total_packets += soc->stats.rx.ring_packets[core][ring];
  7187. }
  7188. DP_TRACE_STATS(INFO_HIGH,
  7189. "Total packets on ring %u: %llu",
  7190. ring, total_packets);
  7191. }
  7192. }
  7193. /*
  7194. * dp_txrx_path_stats() - Function to display dump stats
  7195. * @soc - soc handle
  7196. *
  7197. * return: none
  7198. */
  7199. static void dp_txrx_path_stats(struct dp_soc *soc)
  7200. {
  7201. uint8_t error_code;
  7202. uint8_t loop_pdev;
  7203. struct dp_pdev *pdev;
  7204. uint8_t i;
  7205. if (!soc) {
  7206. DP_TRACE(ERROR, "%s: Invalid access",
  7207. __func__);
  7208. return;
  7209. }
  7210. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7211. pdev = soc->pdev_list[loop_pdev];
  7212. dp_aggregate_pdev_stats(pdev);
  7213. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7214. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7215. pdev->stats.tx_i.rcvd.num,
  7216. pdev->stats.tx_i.rcvd.bytes);
  7217. DP_TRACE_STATS(INFO_HIGH,
  7218. "processed from host: %u msdus (%llu bytes)",
  7219. pdev->stats.tx_i.processed.num,
  7220. pdev->stats.tx_i.processed.bytes);
  7221. DP_TRACE_STATS(INFO_HIGH,
  7222. "successfully transmitted: %u msdus (%llu bytes)",
  7223. pdev->stats.tx.tx_success.num,
  7224. pdev->stats.tx.tx_success.bytes);
  7225. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7226. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7227. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7228. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7229. pdev->stats.tx_i.dropped.desc_na.num);
  7230. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7231. pdev->stats.tx_i.dropped.ring_full);
  7232. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7233. pdev->stats.tx_i.dropped.enqueue_fail);
  7234. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7235. pdev->stats.tx_i.dropped.dma_error);
  7236. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7237. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7238. pdev->stats.tx.tx_failed);
  7239. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7240. pdev->stats.tx.dropped.age_out);
  7241. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7242. pdev->stats.tx.dropped.fw_rem.num);
  7243. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7244. pdev->stats.tx.dropped.fw_rem.bytes);
  7245. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7246. pdev->stats.tx.dropped.fw_rem_tx);
  7247. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7248. pdev->stats.tx.dropped.fw_rem_notx);
  7249. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  7250. pdev->soc->stats.tx.tx_invalid_peer.num);
  7251. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7252. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7253. pdev->stats.tx_comp_histogram.pkts_1);
  7254. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7255. pdev->stats.tx_comp_histogram.pkts_2_20);
  7256. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7257. pdev->stats.tx_comp_histogram.pkts_21_40);
  7258. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7259. pdev->stats.tx_comp_histogram.pkts_41_60);
  7260. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7261. pdev->stats.tx_comp_histogram.pkts_61_80);
  7262. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7263. pdev->stats.tx_comp_histogram.pkts_81_100);
  7264. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7265. pdev->stats.tx_comp_histogram.pkts_101_200);
  7266. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7267. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7268. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7269. DP_TRACE_STATS(INFO_HIGH,
  7270. "delivered %u msdus ( %llu bytes),",
  7271. pdev->stats.rx.to_stack.num,
  7272. pdev->stats.rx.to_stack.bytes);
  7273. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7274. DP_TRACE_STATS(INFO_HIGH,
  7275. "received on reo[%d] %u msdus( %llu bytes),",
  7276. i, pdev->stats.rx.rcvd_reo[i].num,
  7277. pdev->stats.rx.rcvd_reo[i].bytes);
  7278. DP_TRACE_STATS(INFO_HIGH,
  7279. "intra-bss packets %u msdus ( %llu bytes),",
  7280. pdev->stats.rx.intra_bss.pkts.num,
  7281. pdev->stats.rx.intra_bss.pkts.bytes);
  7282. DP_TRACE_STATS(INFO_HIGH,
  7283. "intra-bss fails %u msdus ( %llu bytes),",
  7284. pdev->stats.rx.intra_bss.fail.num,
  7285. pdev->stats.rx.intra_bss.fail.bytes);
  7286. DP_TRACE_STATS(INFO_HIGH,
  7287. "raw packets %u msdus ( %llu bytes),",
  7288. pdev->stats.rx.raw.num,
  7289. pdev->stats.rx.raw.bytes);
  7290. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7291. pdev->stats.rx.err.mic_err);
  7292. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  7293. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7294. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7295. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7296. pdev->soc->stats.rx.err.invalid_rbm);
  7297. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7298. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7299. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7300. error_code++) {
  7301. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7302. continue;
  7303. DP_TRACE_STATS(INFO_HIGH,
  7304. "Reo error number (%u): %u msdus",
  7305. error_code,
  7306. pdev->soc->stats.rx.err
  7307. .reo_error[error_code]);
  7308. }
  7309. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7310. error_code++) {
  7311. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7312. continue;
  7313. DP_TRACE_STATS(INFO_HIGH,
  7314. "Rxdma error number (%u): %u msdus",
  7315. error_code,
  7316. pdev->soc->stats.rx.err
  7317. .rxdma_error[error_code]);
  7318. }
  7319. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7320. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7321. pdev->stats.rx_ind_histogram.pkts_1);
  7322. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7323. pdev->stats.rx_ind_histogram.pkts_2_20);
  7324. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7325. pdev->stats.rx_ind_histogram.pkts_21_40);
  7326. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7327. pdev->stats.rx_ind_histogram.pkts_41_60);
  7328. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7329. pdev->stats.rx_ind_histogram.pkts_61_80);
  7330. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7331. pdev->stats.rx_ind_histogram.pkts_81_100);
  7332. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7333. pdev->stats.rx_ind_histogram.pkts_101_200);
  7334. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7335. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7336. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7337. __func__,
  7338. pdev->soc->wlan_cfg_ctx
  7339. ->tso_enabled,
  7340. pdev->soc->wlan_cfg_ctx
  7341. ->lro_enabled,
  7342. pdev->soc->wlan_cfg_ctx
  7343. ->rx_hash,
  7344. pdev->soc->wlan_cfg_ctx
  7345. ->napi_enabled);
  7346. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7347. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7348. __func__,
  7349. pdev->soc->wlan_cfg_ctx
  7350. ->tx_flow_stop_queue_threshold,
  7351. pdev->soc->wlan_cfg_ctx
  7352. ->tx_flow_start_queue_offset);
  7353. #endif
  7354. }
  7355. }
  7356. /*
  7357. * dp_txrx_dump_stats() - Dump statistics
  7358. * @value - Statistics option
  7359. */
  7360. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7361. enum qdf_stats_verbosity_level level)
  7362. {
  7363. struct dp_soc *soc =
  7364. (struct dp_soc *)psoc;
  7365. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7366. if (!soc) {
  7367. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7368. "%s: soc is NULL", __func__);
  7369. return QDF_STATUS_E_INVAL;
  7370. }
  7371. switch (value) {
  7372. case CDP_TXRX_PATH_STATS:
  7373. dp_txrx_path_stats(soc);
  7374. break;
  7375. case CDP_RX_RING_STATS:
  7376. dp_print_per_ring_stats(soc);
  7377. break;
  7378. case CDP_TXRX_TSO_STATS:
  7379. /* TODO: NOT IMPLEMENTED */
  7380. break;
  7381. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7382. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7383. break;
  7384. case CDP_DP_NAPI_STATS:
  7385. dp_print_napi_stats(soc);
  7386. break;
  7387. case CDP_TXRX_DESC_STATS:
  7388. /* TODO: NOT IMPLEMENTED */
  7389. break;
  7390. default:
  7391. status = QDF_STATUS_E_INVAL;
  7392. break;
  7393. }
  7394. return status;
  7395. }
  7396. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7397. /**
  7398. * dp_update_flow_control_parameters() - API to store datapath
  7399. * config parameters
  7400. * @soc: soc handle
  7401. * @cfg: ini parameter handle
  7402. *
  7403. * Return: void
  7404. */
  7405. static inline
  7406. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7407. struct cdp_config_params *params)
  7408. {
  7409. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7410. params->tx_flow_stop_queue_threshold;
  7411. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7412. params->tx_flow_start_queue_offset;
  7413. }
  7414. #else
  7415. static inline
  7416. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7417. struct cdp_config_params *params)
  7418. {
  7419. }
  7420. #endif
  7421. /**
  7422. * dp_update_config_parameters() - API to store datapath
  7423. * config parameters
  7424. * @soc: soc handle
  7425. * @cfg: ini parameter handle
  7426. *
  7427. * Return: status
  7428. */
  7429. static
  7430. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7431. struct cdp_config_params *params)
  7432. {
  7433. struct dp_soc *soc = (struct dp_soc *)psoc;
  7434. if (!(soc)) {
  7435. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7436. "%s: Invalid handle", __func__);
  7437. return QDF_STATUS_E_INVAL;
  7438. }
  7439. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7440. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7441. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7442. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7443. params->tcp_udp_checksumoffload;
  7444. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7445. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7446. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7447. dp_update_flow_control_parameters(soc, params);
  7448. return QDF_STATUS_SUCCESS;
  7449. }
  7450. /**
  7451. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7452. * config parameters
  7453. * @vdev_handle - datapath vdev handle
  7454. * @cfg: ini parameter handle
  7455. *
  7456. * Return: status
  7457. */
  7458. #ifdef WDS_VENDOR_EXTENSION
  7459. void
  7460. dp_txrx_set_wds_rx_policy(
  7461. struct cdp_vdev *vdev_handle,
  7462. u_int32_t val)
  7463. {
  7464. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7465. struct dp_peer *peer;
  7466. if (vdev->opmode == wlan_op_mode_ap) {
  7467. /* for ap, set it on bss_peer */
  7468. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7469. if (peer->bss_peer) {
  7470. peer->wds_ecm.wds_rx_filter = 1;
  7471. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7472. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7473. break;
  7474. }
  7475. }
  7476. } else if (vdev->opmode == wlan_op_mode_sta) {
  7477. peer = TAILQ_FIRST(&vdev->peer_list);
  7478. peer->wds_ecm.wds_rx_filter = 1;
  7479. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7480. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7481. }
  7482. }
  7483. /**
  7484. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7485. *
  7486. * @peer_handle - datapath peer handle
  7487. * @wds_tx_ucast: policy for unicast transmission
  7488. * @wds_tx_mcast: policy for multicast transmission
  7489. *
  7490. * Return: void
  7491. */
  7492. void
  7493. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7494. int wds_tx_ucast, int wds_tx_mcast)
  7495. {
  7496. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7497. if (wds_tx_ucast || wds_tx_mcast) {
  7498. peer->wds_enabled = 1;
  7499. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7500. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7501. } else {
  7502. peer->wds_enabled = 0;
  7503. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7504. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7505. }
  7506. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7507. FL("Policy Update set to :\
  7508. peer->wds_enabled %d\
  7509. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7510. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7511. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7512. peer->wds_ecm.wds_tx_mcast_4addr);
  7513. return;
  7514. }
  7515. #endif
  7516. static struct cdp_wds_ops dp_ops_wds = {
  7517. .vdev_set_wds = dp_vdev_set_wds,
  7518. #ifdef WDS_VENDOR_EXTENSION
  7519. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7520. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7521. #endif
  7522. };
  7523. /*
  7524. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7525. * @vdev_handle - datapath vdev handle
  7526. * @callback - callback function
  7527. * @ctxt: callback context
  7528. *
  7529. */
  7530. static void
  7531. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7532. ol_txrx_data_tx_cb callback, void *ctxt)
  7533. {
  7534. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7535. vdev->tx_non_std_data_callback.func = callback;
  7536. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7537. }
  7538. /**
  7539. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7540. * @pdev_hdl: datapath pdev handle
  7541. *
  7542. * Return: opaque pointer to dp txrx handle
  7543. */
  7544. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7545. {
  7546. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7547. return pdev->dp_txrx_handle;
  7548. }
  7549. /**
  7550. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7551. * @pdev_hdl: datapath pdev handle
  7552. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7553. *
  7554. * Return: void
  7555. */
  7556. static void
  7557. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7558. {
  7559. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7560. pdev->dp_txrx_handle = dp_txrx_hdl;
  7561. }
  7562. /**
  7563. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7564. * @soc_handle: datapath soc handle
  7565. *
  7566. * Return: opaque pointer to external dp (non-core DP)
  7567. */
  7568. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7569. {
  7570. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7571. return soc->external_txrx_handle;
  7572. }
  7573. /**
  7574. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7575. * @soc_handle: datapath soc handle
  7576. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7577. *
  7578. * Return: void
  7579. */
  7580. static void
  7581. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7582. {
  7583. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7584. soc->external_txrx_handle = txrx_handle;
  7585. }
  7586. /**
  7587. * dp_get_cfg_capabilities() - get dp capabilities
  7588. * @soc_handle: datapath soc handle
  7589. * @dp_caps: enum for dp capabilities
  7590. *
  7591. * Return: bool to determine if dp caps is enabled
  7592. */
  7593. static bool
  7594. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7595. enum cdp_capabilities dp_caps)
  7596. {
  7597. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7598. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7599. }
  7600. #ifdef FEATURE_AST
  7601. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7602. {
  7603. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7604. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7605. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7606. /*
  7607. * For BSS peer, new peer is not created on alloc_node if the
  7608. * peer with same address already exists , instead refcnt is
  7609. * increased for existing peer. Correspondingly in delete path,
  7610. * only refcnt is decreased; and peer is only deleted , when all
  7611. * references are deleted. So delete_in_progress should not be set
  7612. * for bss_peer, unless only 2 reference remains (peer map reference
  7613. * and peer hash table reference).
  7614. */
  7615. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7616. return;
  7617. }
  7618. peer->delete_in_progress = true;
  7619. dp_peer_delete_ast_entries(soc, peer);
  7620. }
  7621. #endif
  7622. #ifdef ATH_SUPPORT_NAC_RSSI
  7623. /**
  7624. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7625. * @vdev_hdl: DP vdev handle
  7626. * @rssi: rssi value
  7627. *
  7628. * Return: 0 for success. nonzero for failure.
  7629. */
  7630. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7631. char *mac_addr,
  7632. uint8_t *rssi)
  7633. {
  7634. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7635. struct dp_pdev *pdev = vdev->pdev;
  7636. struct dp_neighbour_peer *peer = NULL;
  7637. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7638. *rssi = 0;
  7639. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7640. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7641. neighbour_peer_list_elem) {
  7642. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7643. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7644. *rssi = peer->rssi;
  7645. status = QDF_STATUS_SUCCESS;
  7646. break;
  7647. }
  7648. }
  7649. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7650. return status;
  7651. }
  7652. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7653. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7654. uint8_t chan_num)
  7655. {
  7656. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7657. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7658. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7659. pdev->nac_rssi_filtering = 1;
  7660. /* Store address of NAC (neighbour peer) which will be checked
  7661. * against TA of received packets.
  7662. */
  7663. if (cmd == CDP_NAC_PARAM_ADD) {
  7664. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7665. client_macaddr);
  7666. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7667. dp_update_filter_neighbour_peers(vdev_handle,
  7668. DP_NAC_PARAM_DEL,
  7669. client_macaddr);
  7670. }
  7671. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7672. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7673. ((void *)vdev->pdev->ctrl_pdev,
  7674. vdev->vdev_id, cmd, bssid);
  7675. return QDF_STATUS_SUCCESS;
  7676. }
  7677. #endif
  7678. /**
  7679. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7680. * for pktlog
  7681. * @txrx_pdev_handle: cdp_pdev handle
  7682. * @enb_dsb: Enable or disable peer based filtering
  7683. *
  7684. * Return: QDF_STATUS
  7685. */
  7686. static int
  7687. dp_enable_peer_based_pktlog(
  7688. struct cdp_pdev *txrx_pdev_handle,
  7689. char *mac_addr, uint8_t enb_dsb)
  7690. {
  7691. struct dp_peer *peer;
  7692. uint8_t local_id;
  7693. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7694. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7695. mac_addr, &local_id);
  7696. if (!peer) {
  7697. dp_err("Invalid Peer");
  7698. return QDF_STATUS_E_FAILURE;
  7699. }
  7700. peer->peer_based_pktlog_filter = enb_dsb;
  7701. pdev->dp_peer_based_pktlog = enb_dsb;
  7702. return QDF_STATUS_SUCCESS;
  7703. }
  7704. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7705. uint32_t max_peers,
  7706. bool peer_map_unmap_v2)
  7707. {
  7708. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7709. soc->max_peers = max_peers;
  7710. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7711. if (dp_peer_find_attach(soc))
  7712. return QDF_STATUS_E_FAILURE;
  7713. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7714. return QDF_STATUS_SUCCESS;
  7715. }
  7716. /**
  7717. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7718. * @dp_pdev: dp pdev handle
  7719. * @ctrl_pdev: UMAC ctrl pdev handle
  7720. *
  7721. * Return: void
  7722. */
  7723. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7724. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7725. {
  7726. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7727. pdev->ctrl_pdev = ctrl_pdev;
  7728. }
  7729. /*
  7730. * dp_get_cfg() - get dp cfg
  7731. * @soc: cdp soc handle
  7732. * @cfg: cfg enum
  7733. *
  7734. * Return: cfg value
  7735. */
  7736. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7737. {
  7738. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7739. uint32_t value = 0;
  7740. switch (cfg) {
  7741. case cfg_dp_enable_data_stall:
  7742. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7743. break;
  7744. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7745. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7746. break;
  7747. case cfg_dp_tso_enable:
  7748. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7749. break;
  7750. case cfg_dp_lro_enable:
  7751. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7752. break;
  7753. case cfg_dp_gro_enable:
  7754. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7755. break;
  7756. case cfg_dp_tx_flow_start_queue_offset:
  7757. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7758. break;
  7759. case cfg_dp_tx_flow_stop_queue_threshold:
  7760. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7761. break;
  7762. case cfg_dp_disable_intra_bss_fwd:
  7763. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7764. break;
  7765. default:
  7766. value = 0;
  7767. }
  7768. return value;
  7769. }
  7770. static struct cdp_cmn_ops dp_ops_cmn = {
  7771. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7772. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7773. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7774. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7775. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7776. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  7777. .txrx_peer_create = dp_peer_create_wifi3,
  7778. .txrx_peer_setup = dp_peer_setup_wifi3,
  7779. #ifdef FEATURE_AST
  7780. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7781. #else
  7782. .txrx_peer_teardown = NULL,
  7783. #endif
  7784. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7785. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  7786. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7787. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  7788. .txrx_peer_ast_hash_find_by_pdevid =
  7789. dp_peer_ast_hash_find_by_pdevid_wifi3,
  7790. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  7791. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  7792. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  7793. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  7794. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  7795. .txrx_peer_ast_get_nexthop_peer_id =
  7796. dp_peer_ast_get_nexhop_peer_id_wifi3,
  7797. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  7798. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  7799. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  7800. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  7801. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  7802. #endif
  7803. .txrx_peer_delete = dp_peer_delete_wifi3,
  7804. .txrx_vdev_register = dp_vdev_register_wifi3,
  7805. .txrx_soc_detach = dp_soc_detach_wifi3,
  7806. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  7807. .txrx_soc_init = dp_soc_init_wifi3,
  7808. .txrx_tso_soc_attach = dp_tso_soc_attach,
  7809. .txrx_tso_soc_detach = dp_tso_soc_detach,
  7810. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7811. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7812. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7813. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7814. .txrx_ath_getstats = dp_get_device_stats,
  7815. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7816. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7817. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7818. .delba_process = dp_delba_process_wifi3,
  7819. .set_addba_response = dp_set_addba_response,
  7820. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7821. .flush_cache_rx_queue = NULL,
  7822. /* TODO: get API's for dscp-tid need to be added*/
  7823. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7824. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7825. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7826. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7827. .txrx_get_total_per = dp_get_total_per,
  7828. .txrx_stats_request = dp_txrx_stats_request,
  7829. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7830. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7831. .txrx_get_vow_config_frm_pdev = NULL,
  7832. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7833. .txrx_set_nac = dp_set_nac,
  7834. .txrx_get_tx_pending = dp_get_tx_pending,
  7835. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7836. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7837. .display_stats = dp_txrx_dump_stats,
  7838. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7839. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7840. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7841. .txrx_intr_detach = dp_soc_interrupt_detach,
  7842. .set_pn_check = dp_set_pn_check_wifi3,
  7843. .update_config_parameters = dp_update_config_parameters,
  7844. /* TODO: Add other functions */
  7845. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7846. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7847. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7848. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7849. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7850. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7851. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7852. .tx_send = dp_tx_send,
  7853. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7854. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7855. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7856. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7857. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7858. .txrx_get_os_rx_handles_from_vdev =
  7859. dp_get_os_rx_handles_from_vdev_wifi3,
  7860. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7861. .get_dp_capabilities = dp_get_cfg_capabilities,
  7862. .txrx_get_cfg = dp_get_cfg,
  7863. };
  7864. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7865. .txrx_peer_authorize = dp_peer_authorize,
  7866. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7867. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7868. #ifdef MESH_MODE_SUPPORT
  7869. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7870. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7871. #endif
  7872. .txrx_set_vdev_param = dp_set_vdev_param,
  7873. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7874. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7875. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7876. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7877. .txrx_update_filter_neighbour_peers =
  7878. dp_update_filter_neighbour_peers,
  7879. .txrx_get_sec_type = dp_get_sec_type,
  7880. /* TODO: Add other functions */
  7881. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7882. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7883. #ifdef WDI_EVENT_ENABLE
  7884. .txrx_get_pldev = dp_get_pldev,
  7885. #endif
  7886. .txrx_set_pdev_param = dp_set_pdev_param,
  7887. #ifdef ATH_SUPPORT_NAC_RSSI
  7888. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7889. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7890. #endif
  7891. .set_key = dp_set_michael_key,
  7892. .txrx_get_vdev_param = dp_get_vdev_param,
  7893. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  7894. };
  7895. static struct cdp_me_ops dp_ops_me = {
  7896. #ifdef ATH_SUPPORT_IQUE
  7897. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7898. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7899. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7900. #endif
  7901. .tx_me_find_ast_entry = NULL,
  7902. };
  7903. static struct cdp_mon_ops dp_ops_mon = {
  7904. .txrx_monitor_set_filter_ucast_data = NULL,
  7905. .txrx_monitor_set_filter_mcast_data = NULL,
  7906. .txrx_monitor_set_filter_non_data = NULL,
  7907. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7908. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7909. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7910. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7911. /* Added support for HK advance filter */
  7912. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7913. };
  7914. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7915. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7916. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7917. .get_htt_stats = dp_get_htt_stats,
  7918. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7919. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7920. .txrx_stats_publish = dp_txrx_stats_publish,
  7921. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7922. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7923. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7924. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7925. /* TODO */
  7926. };
  7927. static struct cdp_raw_ops dp_ops_raw = {
  7928. /* TODO */
  7929. };
  7930. #ifdef CONFIG_WIN
  7931. static struct cdp_pflow_ops dp_ops_pflow = {
  7932. /* TODO */
  7933. };
  7934. #endif /* CONFIG_WIN */
  7935. #ifdef FEATURE_RUNTIME_PM
  7936. /**
  7937. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7938. * @opaque_pdev: DP pdev context
  7939. *
  7940. * DP is ready to runtime suspend if there are no pending TX packets.
  7941. *
  7942. * Return: QDF_STATUS
  7943. */
  7944. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7945. {
  7946. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7947. struct dp_soc *soc = pdev->soc;
  7948. /* Abort if there are any pending TX packets */
  7949. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7950. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7951. FL("Abort suspend due to pending TX packets"));
  7952. return QDF_STATUS_E_AGAIN;
  7953. }
  7954. if (soc->intr_mode == DP_INTR_POLL)
  7955. qdf_timer_stop(&soc->int_timer);
  7956. return QDF_STATUS_SUCCESS;
  7957. }
  7958. /**
  7959. * dp_runtime_resume() - ensure DP is ready to runtime resume
  7960. * @opaque_pdev: DP pdev context
  7961. *
  7962. * Resume DP for runtime PM.
  7963. *
  7964. * Return: QDF_STATUS
  7965. */
  7966. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7967. {
  7968. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7969. struct dp_soc *soc = pdev->soc;
  7970. void *hal_srng;
  7971. int i;
  7972. if (soc->intr_mode == DP_INTR_POLL)
  7973. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7974. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7975. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7976. if (hal_srng) {
  7977. /* We actually only need to acquire the lock */
  7978. hal_srng_access_start(soc->hal_soc, hal_srng);
  7979. /* Update SRC ring head pointer for HW to send
  7980. all pending packets */
  7981. hal_srng_access_end(soc->hal_soc, hal_srng);
  7982. }
  7983. }
  7984. return QDF_STATUS_SUCCESS;
  7985. }
  7986. #endif /* FEATURE_RUNTIME_PM */
  7987. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7988. {
  7989. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7990. struct dp_soc *soc = pdev->soc;
  7991. int timeout = SUSPEND_DRAIN_WAIT;
  7992. int drain_wait_delay = 50; /* 50 ms */
  7993. /* Abort if there are any pending TX packets */
  7994. while (dp_get_tx_pending(opaque_pdev) > 0) {
  7995. qdf_sleep(drain_wait_delay);
  7996. if (timeout <= 0) {
  7997. dp_err("TX frames are pending, abort suspend");
  7998. return QDF_STATUS_E_TIMEOUT;
  7999. }
  8000. timeout = timeout - drain_wait_delay;
  8001. }
  8002. if (soc->intr_mode == DP_INTR_POLL)
  8003. qdf_timer_stop(&soc->int_timer);
  8004. return QDF_STATUS_SUCCESS;
  8005. }
  8006. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8007. {
  8008. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8009. struct dp_soc *soc = pdev->soc;
  8010. if (soc->intr_mode == DP_INTR_POLL)
  8011. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8012. return QDF_STATUS_SUCCESS;
  8013. }
  8014. #ifndef CONFIG_WIN
  8015. static struct cdp_misc_ops dp_ops_misc = {
  8016. .tx_non_std = dp_tx_non_std,
  8017. .get_opmode = dp_get_opmode,
  8018. #ifdef FEATURE_RUNTIME_PM
  8019. .runtime_suspend = dp_runtime_suspend,
  8020. .runtime_resume = dp_runtime_resume,
  8021. #endif /* FEATURE_RUNTIME_PM */
  8022. .pkt_log_init = dp_pkt_log_init,
  8023. .pkt_log_con_service = dp_pkt_log_con_service,
  8024. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8025. };
  8026. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8027. /* WIFI 3.0 DP implement as required. */
  8028. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8029. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8030. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8031. .register_pause_cb = dp_txrx_register_pause_cb,
  8032. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8033. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8034. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8035. };
  8036. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8037. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8038. };
  8039. #ifdef IPA_OFFLOAD
  8040. static struct cdp_ipa_ops dp_ops_ipa = {
  8041. .ipa_get_resource = dp_ipa_get_resource,
  8042. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8043. .ipa_op_response = dp_ipa_op_response,
  8044. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8045. .ipa_get_stat = dp_ipa_get_stat,
  8046. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8047. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8048. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8049. .ipa_setup = dp_ipa_setup,
  8050. .ipa_cleanup = dp_ipa_cleanup,
  8051. .ipa_setup_iface = dp_ipa_setup_iface,
  8052. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8053. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8054. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8055. .ipa_set_perf_level = dp_ipa_set_perf_level
  8056. };
  8057. #endif
  8058. static struct cdp_bus_ops dp_ops_bus = {
  8059. .bus_suspend = dp_bus_suspend,
  8060. .bus_resume = dp_bus_resume
  8061. };
  8062. static struct cdp_ocb_ops dp_ops_ocb = {
  8063. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8064. };
  8065. static struct cdp_throttle_ops dp_ops_throttle = {
  8066. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8067. };
  8068. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8069. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8070. };
  8071. static struct cdp_cfg_ops dp_ops_cfg = {
  8072. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8073. };
  8074. /*
  8075. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8076. * @dev: physical device instance
  8077. * @peer_mac_addr: peer mac address
  8078. * @local_id: local id for the peer
  8079. * @debug_id: to track enum peer access
  8080. *
  8081. * Return: peer instance pointer
  8082. */
  8083. static inline void *
  8084. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8085. uint8_t *local_id,
  8086. enum peer_debug_id_type debug_id)
  8087. {
  8088. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8089. struct dp_peer *peer;
  8090. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8091. if (!peer)
  8092. return NULL;
  8093. *local_id = peer->local_id;
  8094. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8095. return peer;
  8096. }
  8097. /*
  8098. * dp_peer_release_ref - release peer ref count
  8099. * @peer: peer handle
  8100. * @debug_id: to track enum peer access
  8101. *
  8102. * Return: None
  8103. */
  8104. static inline
  8105. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8106. {
  8107. dp_peer_unref_delete(peer);
  8108. }
  8109. static struct cdp_peer_ops dp_ops_peer = {
  8110. .register_peer = dp_register_peer,
  8111. .clear_peer = dp_clear_peer,
  8112. .find_peer_by_addr = dp_find_peer_by_addr,
  8113. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8114. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8115. .peer_release_ref = dp_peer_release_ref,
  8116. .local_peer_id = dp_local_peer_id,
  8117. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8118. .peer_state_update = dp_peer_state_update,
  8119. .get_vdevid = dp_get_vdevid,
  8120. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8121. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8122. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8123. .get_peer_state = dp_get_peer_state,
  8124. };
  8125. #endif
  8126. static struct cdp_ops dp_txrx_ops = {
  8127. .cmn_drv_ops = &dp_ops_cmn,
  8128. .ctrl_ops = &dp_ops_ctrl,
  8129. .me_ops = &dp_ops_me,
  8130. .mon_ops = &dp_ops_mon,
  8131. .host_stats_ops = &dp_ops_host_stats,
  8132. .wds_ops = &dp_ops_wds,
  8133. .raw_ops = &dp_ops_raw,
  8134. #ifdef CONFIG_WIN
  8135. .pflow_ops = &dp_ops_pflow,
  8136. #endif /* CONFIG_WIN */
  8137. #ifndef CONFIG_WIN
  8138. .misc_ops = &dp_ops_misc,
  8139. .cfg_ops = &dp_ops_cfg,
  8140. .flowctl_ops = &dp_ops_flowctl,
  8141. .l_flowctl_ops = &dp_ops_l_flowctl,
  8142. #ifdef IPA_OFFLOAD
  8143. .ipa_ops = &dp_ops_ipa,
  8144. #endif
  8145. .bus_ops = &dp_ops_bus,
  8146. .ocb_ops = &dp_ops_ocb,
  8147. .peer_ops = &dp_ops_peer,
  8148. .throttle_ops = &dp_ops_throttle,
  8149. .mob_stats_ops = &dp_ops_mob_stats,
  8150. #endif
  8151. };
  8152. /*
  8153. * dp_soc_set_txrx_ring_map()
  8154. * @dp_soc: DP handler for soc
  8155. *
  8156. * Return: Void
  8157. */
  8158. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8159. {
  8160. uint32_t i;
  8161. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8162. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8163. }
  8164. }
  8165. #ifdef QCA_WIFI_QCA8074
  8166. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8167. /**
  8168. * dp_soc_attach_wifi3() - Attach txrx SOC
  8169. * @ctrl_psoc: Opaque SOC handle from control plane
  8170. * @htc_handle: Opaque HTC handle
  8171. * @hif_handle: Opaque HIF handle
  8172. * @qdf_osdev: QDF device
  8173. * @ol_ops: Offload Operations
  8174. * @device_id: Device ID
  8175. *
  8176. * Return: DP SOC handle on success, NULL on failure
  8177. */
  8178. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8179. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8180. struct ol_if_ops *ol_ops, uint16_t device_id)
  8181. {
  8182. struct dp_soc *dp_soc = NULL;
  8183. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8184. ol_ops, device_id);
  8185. if (!dp_soc)
  8186. return NULL;
  8187. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8188. return NULL;
  8189. return (void *)dp_soc;
  8190. }
  8191. #else
  8192. /**
  8193. * dp_soc_attach_wifi3() - Attach txrx SOC
  8194. * @ctrl_psoc: Opaque SOC handle from control plane
  8195. * @htc_handle: Opaque HTC handle
  8196. * @hif_handle: Opaque HIF handle
  8197. * @qdf_osdev: QDF device
  8198. * @ol_ops: Offload Operations
  8199. * @device_id: Device ID
  8200. *
  8201. * Return: DP SOC handle on success, NULL on failure
  8202. */
  8203. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8204. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8205. struct ol_if_ops *ol_ops, uint16_t device_id)
  8206. {
  8207. struct dp_soc *dp_soc = NULL;
  8208. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8209. ol_ops, device_id);
  8210. return (void *)dp_soc;
  8211. }
  8212. #endif
  8213. /**
  8214. * dp_soc_attach() - Attach txrx SOC
  8215. * @ctrl_psoc: Opaque SOC handle from control plane
  8216. * @htc_handle: Opaque HTC handle
  8217. * @qdf_osdev: QDF device
  8218. * @ol_ops: Offload Operations
  8219. * @device_id: Device ID
  8220. *
  8221. * Return: DP SOC handle on success, NULL on failure
  8222. */
  8223. static struct dp_soc *
  8224. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8225. struct ol_if_ops *ol_ops, uint16_t device_id)
  8226. {
  8227. int int_ctx;
  8228. struct dp_soc *soc = NULL;
  8229. struct htt_soc *htt_soc = NULL;
  8230. soc = qdf_mem_malloc(sizeof(*soc));
  8231. if (!soc) {
  8232. dp_err("DP SOC memory allocation failed");
  8233. goto fail0;
  8234. }
  8235. int_ctx = 0;
  8236. soc->device_id = device_id;
  8237. soc->cdp_soc.ops = &dp_txrx_ops;
  8238. soc->cdp_soc.ol_ops = ol_ops;
  8239. soc->ctrl_psoc = ctrl_psoc;
  8240. soc->osdev = qdf_osdev;
  8241. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8242. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8243. if (!soc->wlan_cfg_ctx) {
  8244. dp_err("wlan_cfg_ctx failed\n");
  8245. goto fail1;
  8246. }
  8247. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8248. if (!htt_soc) {
  8249. dp_err("HTT attach failed");
  8250. goto fail1;
  8251. }
  8252. soc->htt_handle = htt_soc;
  8253. htt_soc->dp_soc = soc;
  8254. htt_soc->htc_soc = htc_handle;
  8255. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8256. goto fail2;
  8257. return (void *)soc;
  8258. fail2:
  8259. qdf_mem_free(htt_soc);
  8260. fail1:
  8261. qdf_mem_free(soc);
  8262. fail0:
  8263. return NULL;
  8264. }
  8265. /**
  8266. * dp_soc_init() - Initialize txrx SOC
  8267. * @dp_soc: Opaque DP SOC handle
  8268. * @htc_handle: Opaque HTC handle
  8269. * @hif_handle: Opaque HIF handle
  8270. *
  8271. * Return: DP SOC handle on success, NULL on failure
  8272. */
  8273. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8274. {
  8275. int target_type;
  8276. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8277. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8278. htt_soc->htc_soc = htc_handle;
  8279. soc->hif_handle = hif_handle;
  8280. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8281. if (!soc->hal_soc)
  8282. return NULL;
  8283. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8284. soc->hal_soc, soc->osdev);
  8285. target_type = hal_get_target_type(soc->hal_soc);
  8286. switch (target_type) {
  8287. case TARGET_TYPE_QCA6290:
  8288. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8289. REO_DST_RING_SIZE_QCA6290);
  8290. soc->ast_override_support = 1;
  8291. break;
  8292. #ifdef QCA_WIFI_QCA6390
  8293. case TARGET_TYPE_QCA6390:
  8294. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8295. REO_DST_RING_SIZE_QCA6290);
  8296. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8297. soc->ast_override_support = 1;
  8298. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8299. int int_ctx;
  8300. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8301. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8302. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8303. }
  8304. }
  8305. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8306. break;
  8307. #endif
  8308. case TARGET_TYPE_QCA8074:
  8309. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8310. REO_DST_RING_SIZE_QCA8074);
  8311. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8312. break;
  8313. case TARGET_TYPE_QCA8074V2:
  8314. case TARGET_TYPE_QCA6018:
  8315. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8316. REO_DST_RING_SIZE_QCA8074);
  8317. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8318. soc->hw_nac_monitor_support = 1;
  8319. soc->ast_override_support = 1;
  8320. soc->per_tid_basize_max_tid = 8;
  8321. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8322. break;
  8323. default:
  8324. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8325. qdf_assert_always(0);
  8326. break;
  8327. }
  8328. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8329. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8330. soc->cce_disable = false;
  8331. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8332. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8333. CDP_CFG_MAX_PEER_ID);
  8334. if (ret != -EINVAL) {
  8335. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8336. }
  8337. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8338. CDP_CFG_CCE_DISABLE);
  8339. if (ret == 1)
  8340. soc->cce_disable = true;
  8341. }
  8342. qdf_spinlock_create(&soc->peer_ref_mutex);
  8343. qdf_spinlock_create(&soc->ast_lock);
  8344. dp_soc_wds_attach(soc);
  8345. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8346. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8347. /* fill the tx/rx cpu ring map*/
  8348. dp_soc_set_txrx_ring_map(soc);
  8349. qdf_spinlock_create(&soc->htt_stats.lock);
  8350. /* initialize work queue for stats processing */
  8351. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8352. return soc;
  8353. }
  8354. /**
  8355. * dp_soc_init_wifi3() - Initialize txrx SOC
  8356. * @dp_soc: Opaque DP SOC handle
  8357. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8358. * @hif_handle: Opaque HIF handle
  8359. * @htc_handle: Opaque HTC handle
  8360. * @qdf_osdev: QDF device (Unused)
  8361. * @ol_ops: Offload Operations (Unused)
  8362. * @device_id: Device ID (Unused)
  8363. *
  8364. * Return: DP SOC handle on success, NULL on failure
  8365. */
  8366. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8367. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8368. struct ol_if_ops *ol_ops, uint16_t device_id)
  8369. {
  8370. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8371. }
  8372. #endif
  8373. /*
  8374. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8375. *
  8376. * @soc: handle to DP soc
  8377. * @mac_id: MAC id
  8378. *
  8379. * Return: Return pdev corresponding to MAC
  8380. */
  8381. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8382. {
  8383. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8384. return soc->pdev_list[mac_id];
  8385. /* Typically for MCL as there only 1 PDEV*/
  8386. return soc->pdev_list[0];
  8387. }
  8388. /*
  8389. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8390. * @soc: DP SoC context
  8391. * @max_mac_rings: No of MAC rings
  8392. *
  8393. * Return: None
  8394. */
  8395. static
  8396. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8397. int *max_mac_rings)
  8398. {
  8399. bool dbs_enable = false;
  8400. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8401. dbs_enable = soc->cdp_soc.ol_ops->
  8402. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8403. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8404. }
  8405. /*
  8406. * dp_set_pktlog_wifi3() - attach txrx vdev
  8407. * @pdev: Datapath PDEV handle
  8408. * @event: which event's notifications are being subscribed to
  8409. * @enable: WDI event subscribe or not. (True or False)
  8410. *
  8411. * Return: Success, NULL on failure
  8412. */
  8413. #ifdef WDI_EVENT_ENABLE
  8414. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8415. bool enable)
  8416. {
  8417. struct dp_soc *soc = NULL;
  8418. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8419. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8420. (pdev->wlan_cfg_ctx);
  8421. uint8_t mac_id = 0;
  8422. soc = pdev->soc;
  8423. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8424. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8425. FL("Max_mac_rings %d "),
  8426. max_mac_rings);
  8427. if (enable) {
  8428. switch (event) {
  8429. case WDI_EVENT_RX_DESC:
  8430. if (pdev->monitor_vdev) {
  8431. /* Nothing needs to be done if monitor mode is
  8432. * enabled
  8433. */
  8434. return 0;
  8435. }
  8436. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8437. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8438. htt_tlv_filter.mpdu_start = 1;
  8439. htt_tlv_filter.msdu_start = 1;
  8440. htt_tlv_filter.msdu_end = 1;
  8441. htt_tlv_filter.mpdu_end = 1;
  8442. htt_tlv_filter.packet_header = 1;
  8443. htt_tlv_filter.attention = 1;
  8444. htt_tlv_filter.ppdu_start = 1;
  8445. htt_tlv_filter.ppdu_end = 1;
  8446. htt_tlv_filter.ppdu_end_user_stats = 1;
  8447. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8448. htt_tlv_filter.ppdu_end_status_done = 1;
  8449. htt_tlv_filter.enable_fp = 1;
  8450. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8451. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8452. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8453. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8454. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8455. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8456. for (mac_id = 0; mac_id < max_mac_rings;
  8457. mac_id++) {
  8458. int mac_for_pdev =
  8459. dp_get_mac_id_for_pdev(mac_id,
  8460. pdev->pdev_id);
  8461. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8462. mac_for_pdev,
  8463. pdev->rxdma_mon_status_ring[mac_id]
  8464. .hal_srng,
  8465. RXDMA_MONITOR_STATUS,
  8466. RX_BUFFER_SIZE,
  8467. &htt_tlv_filter);
  8468. }
  8469. if (soc->reap_timer_init)
  8470. qdf_timer_mod(&soc->mon_reap_timer,
  8471. DP_INTR_POLL_TIMER_MS);
  8472. }
  8473. break;
  8474. case WDI_EVENT_LITE_RX:
  8475. if (pdev->monitor_vdev) {
  8476. /* Nothing needs to be done if monitor mode is
  8477. * enabled
  8478. */
  8479. return 0;
  8480. }
  8481. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8482. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8483. htt_tlv_filter.ppdu_start = 1;
  8484. htt_tlv_filter.ppdu_end = 1;
  8485. htt_tlv_filter.ppdu_end_user_stats = 1;
  8486. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8487. htt_tlv_filter.ppdu_end_status_done = 1;
  8488. htt_tlv_filter.mpdu_start = 1;
  8489. htt_tlv_filter.enable_fp = 1;
  8490. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8491. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8492. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8493. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8494. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8495. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8496. for (mac_id = 0; mac_id < max_mac_rings;
  8497. mac_id++) {
  8498. int mac_for_pdev =
  8499. dp_get_mac_id_for_pdev(mac_id,
  8500. pdev->pdev_id);
  8501. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8502. mac_for_pdev,
  8503. pdev->rxdma_mon_status_ring[mac_id]
  8504. .hal_srng,
  8505. RXDMA_MONITOR_STATUS,
  8506. RX_BUFFER_SIZE_PKTLOG_LITE,
  8507. &htt_tlv_filter);
  8508. }
  8509. if (soc->reap_timer_init)
  8510. qdf_timer_mod(&soc->mon_reap_timer,
  8511. DP_INTR_POLL_TIMER_MS);
  8512. }
  8513. break;
  8514. case WDI_EVENT_LITE_T2H:
  8515. if (pdev->monitor_vdev) {
  8516. /* Nothing needs to be done if monitor mode is
  8517. * enabled
  8518. */
  8519. return 0;
  8520. }
  8521. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8522. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8523. mac_id, pdev->pdev_id);
  8524. pdev->pktlog_ppdu_stats = true;
  8525. dp_h2t_cfg_stats_msg_send(pdev,
  8526. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8527. mac_for_pdev);
  8528. }
  8529. break;
  8530. default:
  8531. /* Nothing needs to be done for other pktlog types */
  8532. break;
  8533. }
  8534. } else {
  8535. switch (event) {
  8536. case WDI_EVENT_RX_DESC:
  8537. case WDI_EVENT_LITE_RX:
  8538. if (pdev->monitor_vdev) {
  8539. /* Nothing needs to be done if monitor mode is
  8540. * enabled
  8541. */
  8542. return 0;
  8543. }
  8544. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8545. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8546. for (mac_id = 0; mac_id < max_mac_rings;
  8547. mac_id++) {
  8548. int mac_for_pdev =
  8549. dp_get_mac_id_for_pdev(mac_id,
  8550. pdev->pdev_id);
  8551. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8552. mac_for_pdev,
  8553. pdev->rxdma_mon_status_ring[mac_id]
  8554. .hal_srng,
  8555. RXDMA_MONITOR_STATUS,
  8556. RX_BUFFER_SIZE,
  8557. &htt_tlv_filter);
  8558. }
  8559. if (soc->reap_timer_init)
  8560. qdf_timer_stop(&soc->mon_reap_timer);
  8561. }
  8562. break;
  8563. case WDI_EVENT_LITE_T2H:
  8564. if (pdev->monitor_vdev) {
  8565. /* Nothing needs to be done if monitor mode is
  8566. * enabled
  8567. */
  8568. return 0;
  8569. }
  8570. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8571. * passing value 0. Once these macros will define in htt
  8572. * header file will use proper macros
  8573. */
  8574. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8575. int mac_for_pdev =
  8576. dp_get_mac_id_for_pdev(mac_id,
  8577. pdev->pdev_id);
  8578. pdev->pktlog_ppdu_stats = false;
  8579. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8580. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8581. mac_for_pdev);
  8582. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8583. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8584. mac_for_pdev);
  8585. } else if (pdev->enhanced_stats_en) {
  8586. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8587. mac_for_pdev);
  8588. }
  8589. }
  8590. break;
  8591. default:
  8592. /* Nothing needs to be done for other pktlog types */
  8593. break;
  8594. }
  8595. }
  8596. return 0;
  8597. }
  8598. #endif