htt_stats.h 134 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661
  1. /*
  2. * Copyright (c) 2017-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. /**
  19. * @file htt_stats.h
  20. *
  21. * @details the public header file of HTT STATS
  22. */
  23. #ifndef __HTT_STATS_H__
  24. #define __HTT_STATS_H__
  25. #include <htt.h>
  26. /*
  27. * htt_dbg_ext_stats_type -
  28. * The base structure for each of the stats_type is only for reference
  29. * Host should use this information to know the type of TLVs to expect
  30. * for a particular stats type.
  31. *
  32. * Max supported stats :- 256.
  33. */
  34. enum htt_dbg_ext_stats_type {
  35. /* HTT_DBG_EXT_STATS_RESET
  36. * PARAM:
  37. * - config_param0 : start_offset (stats type)
  38. * - config_param1 : stats bmask from start offset
  39. * - config_param2 : stats bmask from start offset + 32
  40. * - config_param3 : stats bmask from start offset + 64
  41. * RESP MSG:
  42. * - No response sent.
  43. */
  44. HTT_DBG_EXT_STATS_RESET = 0,
  45. /* HTT_DBG_EXT_STATS_PDEV_TX
  46. * PARAMS:
  47. * - No Params
  48. * RESP MSG:
  49. * - htt_tx_pdev_stats_t
  50. */
  51. HTT_DBG_EXT_STATS_PDEV_TX = 1,
  52. /* HTT_DBG_EXT_STATS_PDEV_RX
  53. * PARAMS:
  54. * - No Params
  55. * RESP MSG:
  56. * - htt_rx_pdev_stats_t
  57. */
  58. HTT_DBG_EXT_STATS_PDEV_RX = 2,
  59. /* HTT_DBG_EXT_STATS_PDEV_TX_HWQ
  60. * PARAMS:
  61. * - config_param0: [Bit31: Bit0] HWQ mask
  62. * RESP MSG:
  63. * - htt_tx_hwq_stats_t
  64. */
  65. HTT_DBG_EXT_STATS_PDEV_TX_HWQ = 3,
  66. /* HTT_DBG_EXT_STATS_PDEV_TX_SCHED
  67. * PARAMS:
  68. * - config_param0: [Bit31: Bit0] TXQ mask
  69. * RESP MSG:
  70. * - htt_stats_tx_sched_t
  71. */
  72. HTT_DBG_EXT_STATS_PDEV_TX_SCHED = 4,
  73. /* HTT_DBG_EXT_STATS_PDEV_ERROR
  74. * PARAMS:
  75. * - No Params
  76. * RESP MSG:
  77. * - htt_hw_err_stats_t
  78. */
  79. HTT_DBG_EXT_STATS_PDEV_ERROR = 5,
  80. /* HTT_DBG_EXT_STATS_PDEV_TQM
  81. * PARAMS:
  82. * - No Params
  83. * RESP MSG:
  84. * - htt_tx_tqm_pdev_stats_t
  85. */
  86. HTT_DBG_EXT_STATS_PDEV_TQM = 6,
  87. /* HTT_DBG_EXT_STATS_TQM_CMDQ
  88. * PARAMS:
  89. * - config_param0:
  90. * [Bit15: Bit0 ] cmdq id :if 0xFFFF print all cmdq's
  91. * [Bit31: Bit16] reserved
  92. * RESP MSG:
  93. * - htt_tx_tqm_cmdq_stats_t
  94. */
  95. HTT_DBG_EXT_STATS_TQM_CMDQ = 7,
  96. /* HTT_DBG_EXT_STATS_TX_DE_INFO
  97. * PARAMS:
  98. * - No Params
  99. * RESP MSG:
  100. * - htt_tx_de_stats_t
  101. */
  102. HTT_DBG_EXT_STATS_TX_DE_INFO = 8,
  103. /* HTT_DBG_EXT_STATS_PDEV_TX_RATE
  104. * PARAMS:
  105. * - No Params
  106. * RESP MSG:
  107. * - htt_tx_pdev_rate_stats_t
  108. */
  109. HTT_DBG_EXT_STATS_PDEV_TX_RATE = 9,
  110. /* HTT_DBG_EXT_STATS_PDEV_RX_RATE
  111. * PARAMS:
  112. * - No Params
  113. * RESP MSG:
  114. * - htt_rx_pdev_rate_stats_t
  115. */
  116. HTT_DBG_EXT_STATS_PDEV_RX_RATE = 10,
  117. /* HTT_DBG_EXT_STATS_PEER_INFO
  118. * PARAMS:
  119. * - config_param0:
  120. * [Bit0] - [0] for sw_peer_id, [1] for mac_addr based request
  121. * [Bit15 : Bit 1] htt_peer_stats_req_mode_t
  122. * [Bit31 : Bit16] sw_peer_id
  123. * config_param1:
  124. * peer_stats_req_type_mask:32 (enum htt_peer_stats_tlv_enum)
  125. * 0 bit htt_peer_stats_cmn_tlv
  126. * 1 bit htt_peer_details_tlv
  127. * 2 bit htt_tx_peer_rate_stats_tlv
  128. * 3 bit htt_rx_peer_rate_stats_tlv
  129. * 4 bit htt_tx_tid_stats_tlv/htt_tx_tid_stats_v1_tlv
  130. * 5 bit htt_rx_tid_stats_tlv
  131. * 6 bit htt_msdu_flow_stats_tlv
  132. * - config_param2: [Bit31 : Bit0] mac_addr31to0
  133. * - config_param3: [Bit15 : Bit0] mac_addr47to32
  134. * [Bit31 : Bit16] reserved
  135. * RESP MSG:
  136. * - htt_peer_stats_t
  137. */
  138. HTT_DBG_EXT_STATS_PEER_INFO = 11,
  139. /* HTT_DBG_EXT_STATS_TX_SELFGEN_INFO
  140. * PARAMS:
  141. * - No Params
  142. * RESP MSG:
  143. * - htt_tx_pdev_selfgen_stats_t
  144. */
  145. HTT_DBG_EXT_STATS_TX_SELFGEN_INFO = 12,
  146. /* HTT_DBG_EXT_STATS_TX_MU_HWQ
  147. * PARAMS:
  148. * - config_param0: [Bit31: Bit0] HWQ mask
  149. * RESP MSG:
  150. * - htt_tx_hwq_mu_mimo_stats_t
  151. */
  152. HTT_DBG_EXT_STATS_TX_MU_HWQ = 13,
  153. /* HTT_DBG_EXT_STATS_RING_IF_INFO
  154. * PARAMS:
  155. * - config_param0:
  156. * [Bit15: Bit0 ] ring id :if 0xFFFF print all rings
  157. * [Bit31: Bit16] reserved
  158. * RESP MSG:
  159. * - htt_ring_if_stats_t
  160. */
  161. HTT_DBG_EXT_STATS_RING_IF_INFO = 14,
  162. /* HTT_DBG_EXT_STATS_SRNG_INFO
  163. * PARAMS:
  164. * - config_param0:
  165. * [Bit15: Bit0 ] ring id :if 0xFFFF print all rings
  166. * [Bit31: Bit16] reserved
  167. * - No Params
  168. * RESP MSG:
  169. * - htt_sring_stats_t
  170. */
  171. HTT_DBG_EXT_STATS_SRNG_INFO = 15,
  172. /* HTT_DBG_EXT_STATS_SFM_INFO
  173. * PARAMS:
  174. * - No Params
  175. * RESP MSG:
  176. * - htt_sfm_stats_t
  177. */
  178. HTT_DBG_EXT_STATS_SFM_INFO = 16,
  179. /* HTT_DBG_EXT_STATS_PDEV_TX_MU
  180. * PARAMS:
  181. * - No Params
  182. * RESP MSG:
  183. * - htt_tx_pdev_mu_mimo_stats_t
  184. */
  185. HTT_DBG_EXT_STATS_PDEV_TX_MU = 17,
  186. /* HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST
  187. * PARAMS:
  188. * - config_param0:
  189. * [Bit7 : Bit0] vdev_id:8
  190. * note:0xFF to get all active peers based on pdev_mask.
  191. * [Bit31 : Bit8] rsvd:24
  192. * RESP MSG:
  193. * - htt_active_peer_details_list_t
  194. */
  195. HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST = 18,
  196. /* HTT_DBG_EXT_STATS_PDEV_CCA_STATS
  197. * PARAMS:
  198. * - config_param0:
  199. * [Bit0] - 1 sec interval histogram
  200. * [Bit1] - 100ms interval histogram
  201. * [Bit3] - Cumulative CCA stats
  202. * RESP MSG:
  203. * - htt_pdev_cca_stats_t
  204. */
  205. HTT_DBG_EXT_STATS_PDEV_CCA_STATS = 19,
  206. /* HTT_DBG_EXT_STATS_TWT_SESSIONS
  207. * PARAMS:
  208. * - config_param0:
  209. * No params
  210. * RESP MSG:
  211. * - htt_pdev_twt_sessions_stats_t
  212. */
  213. HTT_DBG_EXT_STATS_TWT_SESSIONS = 20,
  214. /* HTT_DBG_EXT_STATS_REO_CNTS
  215. * PARAMS:
  216. * - config_param0:
  217. * No params
  218. * RESP MSG:
  219. * - htt_soc_reo_resource_stats_t
  220. */
  221. HTT_DBG_EXT_STATS_REO_RESOURCE_STATS = 21,
  222. /* HTT_DBG_EXT_STATS_TX_SOUNDING_INFO
  223. * PARAMS:
  224. * - config_param0:
  225. * [Bit0] vdev_id_set:1
  226. * set to 1 if vdev_id is set and vdev stats are requested
  227. * [Bit8 : Bit1] vdev_id:8
  228. * note:0xFF to get all active vdevs based on pdev_mask.
  229. * [Bit31 : Bit9] rsvd:22
  230. *
  231. * RESP MSG:
  232. * - htt_tx_sounding_stats_t
  233. */
  234. HTT_DBG_EXT_STATS_TX_SOUNDING_INFO = 22,
  235. /* HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS
  236. * PARAMS:
  237. * - config_param0:
  238. * No params
  239. * RESP MSG:
  240. * - htt_pdev_obss_pd_stats_t
  241. */
  242. HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS = 23,
  243. /* keep this last */
  244. HTT_DBG_NUM_EXT_STATS = 256,
  245. };
  246. typedef enum {
  247. HTT_STATS_TX_PDEV_CMN_TAG = 0, /* htt_tx_pdev_stats_cmn_tlv */
  248. HTT_STATS_TX_PDEV_UNDERRUN_TAG = 1, /* htt_tx_pdev_stats_urrn_tlv_v */
  249. HTT_STATS_TX_PDEV_SIFS_TAG = 2, /* htt_tx_pdev_stats_sifs_tlv_v */
  250. HTT_STATS_TX_PDEV_FLUSH_TAG = 3, /* htt_tx_pdev_stats_flush_tlv_v */
  251. HTT_STATS_TX_PDEV_PHY_ERR_TAG = 4, /* htt_tx_pdev_stats_phy_err_tlv_v */
  252. HTT_STATS_STRING_TAG = 5, /* htt_stats_string_tlv */
  253. HTT_STATS_TX_HWQ_CMN_TAG = 6, /* htt_tx_hwq_stats_cmn_tlv */
  254. HTT_STATS_TX_HWQ_DIFS_LATENCY_TAG = 7, /* htt_tx_hwq_difs_latency_stats_tlv_v */
  255. HTT_STATS_TX_HWQ_CMD_RESULT_TAG = 8, /* htt_tx_hwq_cmd_result_stats_tlv_v */
  256. HTT_STATS_TX_HWQ_CMD_STALL_TAG = 9, /* htt_tx_hwq_cmd_stall_stats_tlv_v */
  257. HTT_STATS_TX_HWQ_FES_STATUS_TAG = 10, /* htt_tx_hwq_fes_result_stats_tlv_v */
  258. HTT_STATS_TX_TQM_GEN_MPDU_TAG = 11, /* htt_tx_tqm_gen_mpdu_stats_tlv_v */
  259. HTT_STATS_TX_TQM_LIST_MPDU_TAG = 12, /* htt_tx_tqm_list_mpdu_stats_tlv_v */
  260. HTT_STATS_TX_TQM_LIST_MPDU_CNT_TAG = 13, /* htt_tx_tqm_list_mpdu_cnt_tlv_v */
  261. HTT_STATS_TX_TQM_CMN_TAG = 14, /* htt_tx_tqm_cmn_stats_tlv */
  262. HTT_STATS_TX_TQM_PDEV_TAG = 15, /* htt_tx_tqm_pdev_stats_tlv_v */
  263. HTT_STATS_TX_TQM_CMDQ_STATUS_TAG = 16, /* htt_tx_tqm_cmdq_status_tlv */
  264. HTT_STATS_TX_DE_EAPOL_PACKETS_TAG = 17, /* htt_tx_de_eapol_packets_stats_tlv */
  265. HTT_STATS_TX_DE_CLASSIFY_FAILED_TAG = 18, /* htt_tx_de_classify_failed_stats_tlv */
  266. HTT_STATS_TX_DE_CLASSIFY_STATS_TAG = 19, /* htt_tx_de_classify_stats_tlv */
  267. HTT_STATS_TX_DE_CLASSIFY_STATUS_TAG = 20, /* htt_tx_de_classify_status_stats_tlv */
  268. HTT_STATS_TX_DE_ENQUEUE_PACKETS_TAG = 21, /* htt_tx_de_enqueue_packets_stats_tlv */
  269. HTT_STATS_TX_DE_ENQUEUE_DISCARD_TAG = 22, /* htt_tx_de_enqueue_discard_stats_tlv */
  270. HTT_STATS_TX_DE_CMN_TAG = 23, /* htt_tx_de_cmn_stats_tlv */
  271. HTT_STATS_RING_IF_TAG = 24, /* htt_ring_if_stats_tlv */
  272. HTT_STATS_TX_PDEV_MU_MIMO_STATS_TAG = 25, /* htt_tx_pdev_mu_mimo_sch_stats_tlv */
  273. HTT_STATS_SFM_CMN_TAG = 26, /* htt_sfm_cmn_tlv */
  274. HTT_STATS_SRING_STATS_TAG = 27, /* htt_sring_stats_tlv */
  275. HTT_STATS_RX_PDEV_FW_STATS_TAG = 28, /* htt_rx_pdev_fw_stats_tlv */
  276. HTT_STATS_RX_PDEV_FW_RING_MPDU_ERR_TAG = 29, /* htt_rx_pdev_fw_ring_mpdu_err_tlv_v */
  277. HTT_STATS_RX_PDEV_FW_MPDU_DROP_TAG = 30, /* htt_rx_pdev_fw_mpdu_drop_tlv_v */
  278. HTT_STATS_RX_SOC_FW_STATS_TAG = 31, /* htt_rx_soc_fw_stats_tlv */
  279. HTT_STATS_RX_SOC_FW_REFILL_RING_EMPTY_TAG = 32, /* htt_rx_soc_fw_refill_ring_empty_tlv_v */
  280. HTT_STATS_RX_SOC_FW_REFILL_RING_NUM_REFILL_TAG = 33, /* htt_rx_soc_fw_refill_ring_num_refill_tlv_v */
  281. HTT_STATS_TX_PDEV_RATE_STATS_TAG = 34, /* htt_tx_pdev_rate_stats_tlv */
  282. HTT_STATS_RX_PDEV_RATE_STATS_TAG = 35, /* htt_rx_pdev_rate_stats_tlv */
  283. HTT_STATS_TX_PDEV_SCHEDULER_TXQ_STATS_TAG = 36, /* htt_tx_pdev_stats_sched_per_txq_tlv */
  284. HTT_STATS_TX_SCHED_CMN_TAG = 37, /* htt_stats_tx_sched_cmn_tlv */
  285. HTT_STATS_TX_PDEV_MUMIMO_MPDU_STATS_TAG = 38, /* htt_tx_pdev_mu_mimo_mpdu_stats_tlv */
  286. HTT_STATS_SCHED_TXQ_CMD_POSTED_TAG = 39, /* htt_sched_txq_cmd_posted_tlv_v */
  287. HTT_STATS_RING_IF_CMN_TAG = 40, /* htt_ring_if_cmn_tlv */
  288. HTT_STATS_SFM_CLIENT_USER_TAG = 41, /* htt_sfm_client_user_tlv_v */
  289. HTT_STATS_SFM_CLIENT_TAG = 42, /* htt_sfm_client_tlv */
  290. HTT_STATS_TX_TQM_ERROR_STATS_TAG = 43, /* htt_tx_tqm_error_stats_tlv */
  291. HTT_STATS_SCHED_TXQ_CMD_REAPED_TAG = 44, /* htt_sched_txq_cmd_reaped_tlv_v */
  292. HTT_STATS_SRING_CMN_TAG = 45, /* htt_sring_cmn_tlv */
  293. HTT_STATS_TX_SELFGEN_AC_ERR_STATS_TAG = 46, /* htt_tx_selfgen_ac_err_stats_tlv */
  294. HTT_STATS_TX_SELFGEN_CMN_STATS_TAG = 47, /* htt_tx_selfgen_cmn_stats_tlv */
  295. HTT_STATS_TX_SELFGEN_AC_STATS_TAG = 48, /* htt_tx_selfgen_ac_stats_tlv */
  296. HTT_STATS_TX_SELFGEN_AX_STATS_TAG = 49, /* htt_tx_selfgen_ax_stats_tlv */
  297. HTT_STATS_TX_SELFGEN_AX_ERR_STATS_TAG = 50, /* htt_tx_selfgen_ax_err_stats_tlv */
  298. HTT_STATS_TX_HWQ_MUMIMO_SCH_STATS_TAG = 51, /* htt_tx_hwq_mu_mimo_sch_stats_tlv */
  299. HTT_STATS_TX_HWQ_MUMIMO_MPDU_STATS_TAG = 52, /* htt_tx_hwq_mu_mimo_mpdu_stats_tlv */
  300. HTT_STATS_TX_HWQ_MUMIMO_CMN_STATS_TAG = 53, /* htt_tx_hwq_mu_mimo_cmn_stats_tlv */
  301. HTT_STATS_HW_INTR_MISC_TAG = 54, /* htt_hw_stats_intr_misc_tlv */
  302. HTT_STATS_HW_WD_TIMEOUT_TAG = 55, /* htt_hw_stats_wd_timeout_tlv */
  303. HTT_STATS_HW_PDEV_ERRS_TAG = 56, /* htt_hw_stats_pdev_errs_tlv */
  304. HTT_STATS_COUNTER_NAME_TAG = 57, /* htt_counter_tlv */
  305. HTT_STATS_TX_TID_DETAILS_TAG = 58, /* htt_tx_tid_stats_tlv */
  306. HTT_STATS_RX_TID_DETAILS_TAG = 59, /* htt_rx_tid_stats_tlv */
  307. HTT_STATS_PEER_STATS_CMN_TAG = 60, /* htt_peer_stats_cmn_tlv */
  308. HTT_STATS_PEER_DETAILS_TAG = 61, /* htt_peer_details_tlv */
  309. HTT_STATS_PEER_TX_RATE_STATS_TAG = 62, /* htt_tx_peer_rate_stats_tlv */
  310. HTT_STATS_PEER_RX_RATE_STATS_TAG = 63, /* htt_rx_peer_rate_stats_tlv */
  311. HTT_STATS_PEER_MSDU_FLOWQ_TAG = 64, /* htt_msdu_flow_stats_tlv */
  312. HTT_STATS_TX_DE_COMPL_STATS_TAG = 65, /* htt_tx_de_compl_stats_tlv */
  313. HTT_STATS_WHAL_TX_TAG = 66, /* htt_hw_stats_whal_tx_tlv */
  314. HTT_STATS_TX_PDEV_SIFS_HIST_TAG = 67, /* htt_tx_pdev_stats_sifs_hist_tlv_v */
  315. HTT_STATS_RX_PDEV_FW_STATS_PHY_ERR_TAG = 68, /* htt_rx_pdev_fw_stats_phy_err_tlv */
  316. HTT_STATS_TX_TID_DETAILS_V1_TAG = 69, /* htt_tx_tid_stats_v1_tlv */
  317. HTT_STATS_PDEV_CCA_1SEC_HIST_TAG = 70, /* htt_pdev_cca_stats_hist_tlv (for 1 sec interval stats) */
  318. HTT_STATS_PDEV_CCA_100MSEC_HIST_TAG = 71, /* htt_pdev_cca_stats_hist_tlv (for 100 msec interval stats) */
  319. HTT_STATS_PDEV_CCA_STAT_CUMULATIVE_TAG = 72, /* htt_pdev_stats_cca_stats_tlv */
  320. HTT_STATS_PDEV_CCA_COUNTERS_TAG = 73, /* htt_pdev_stats_cca_counters_tlv */
  321. HTT_STATS_TX_PDEV_MPDU_STATS_TAG = 74, /* htt_tx_pdev_mpdu_stats_tlv */
  322. HTT_STATS_PDEV_TWT_SESSIONS_TAG = 75, /* htt_pdev_stats_twt_sessions_tlv */
  323. HTT_STATS_PDEV_TWT_SESSION_TAG = 76, /* htt_pdev_stats_twt_session_tlv */
  324. HTT_STATS_RX_REFILL_RXDMA_ERR_TAG = 77, /* htt_rx_soc_fw_refill_ring_num_rxdma_err_tlv_v */
  325. HTT_STATS_RX_REFILL_REO_ERR_TAG = 78, /* htt_rx_soc_fw_refill_ring_num_reo_err_tlv_v */
  326. HTT_STATS_RX_REO_RESOURCE_STATS_TAG = 79, /* htt_rx_reo_debug_stats_tlv_v */
  327. HTT_STATS_TX_SOUNDING_STATS_TAG = 80, /* htt_tx_sounding_stats_tlv */
  328. HTT_STATS_TX_PDEV_TX_PPDU_STATS_TAG = 81, /* htt_tx_pdev_stats_tx_ppdu_stats_tlv_v */
  329. HTT_STATS_TX_PDEV_TRIED_MPDU_CNT_HIST_TAG = 82, /* htt_tx_pdev_stats_tried_mpdu_cnt_hist_tlv_v */
  330. HTT_STATS_TX_HWQ_TRIED_MPDU_CNT_HIST_TAG = 83, /* htt_tx_hwq_tried_mpdu_cnt_hist_tlv_v */
  331. HTT_STATS_TX_HWQ_TXOP_USED_CNT_HIST_TAG = 84, /* htt_tx_hwq_txop_used_cnt_hist_tlv_v */
  332. HTT_STATS_TX_DE_FW2WBM_RING_FULL_HIST_TAG = 85, /* htt_tx_de_fw2wbm_ring_full_hist_tlv */
  333. HTT_STATS_SCHED_TXQ_SCHED_ORDER_SU_TAG = 86, /* htt_sched_txq_sched_order_su_tlv */
  334. HTT_STATS_SCHED_TXQ_SCHED_INELIGIBILITY_TAG = 87, /* htt_sched_txq_sched_eligibility_tlv */
  335. HTT_STATS_PDEV_OBSS_PD_TAG = 88, /* htt_pdev_obss_pd_stats_tlv */
  336. HTT_STATS_MAX_TAG,
  337. } htt_tlv_tag_t;
  338. #define HTT_STATS_TLV_TAG_M 0x00000fff
  339. #define HTT_STATS_TLV_TAG_S 0
  340. #define HTT_STATS_TLV_LENGTH_M 0x00fff000
  341. #define HTT_STATS_TLV_LENGTH_S 12
  342. #define HTT_STATS_TLV_TAG_GET(_var) \
  343. (((_var) & HTT_STATS_TLV_TAG_M) >> \
  344. HTT_STATS_TLV_TAG_S)
  345. #define HTT_STATS_TLV_TAG_SET(_var, _val) \
  346. do { \
  347. HTT_CHECK_SET_VAL(HTT_STATS_TLV_TAG, _val); \
  348. ((_var) |= ((_val) << HTT_STATS_TLV_TAG_S)); \
  349. } while (0)
  350. #define HTT_STATS_TLV_LENGTH_GET(_var) \
  351. (((_var) & HTT_STATS_TLV_LENGTH_M) >> \
  352. HTT_STATS_TLV_LENGTH_S)
  353. #define HTT_STATS_TLV_LENGTH_SET(_var, _val) \
  354. do { \
  355. HTT_CHECK_SET_VAL(HTT_STATS_TLV_LENGTH, _val); \
  356. ((_var) |= ((_val) << HTT_STATS_TLV_LENGTH_S)); \
  357. } while (0)
  358. typedef struct {
  359. /* BIT [11 : 0] :- tag
  360. * BIT [23 : 12] :- length
  361. * BIT [31 : 24] :- reserved
  362. */
  363. A_UINT32 tag__length;
  364. } htt_tlv_hdr_t;
  365. #define HTT_STATS_MAX_STRING_SZ32 4
  366. #define HTT_STATS_MACID_INVALID 0xff
  367. #define HTT_TX_HWQ_MAX_DIFS_LATENCY_BINS 10
  368. #define HTT_TX_HWQ_MAX_CMD_RESULT_STATS 13
  369. #define HTT_TX_HWQ_MAX_CMD_STALL_STATS 5
  370. #define HTT_TX_HWQ_MAX_FES_RESULT_STATS 10
  371. typedef enum {
  372. HTT_STATS_TX_PDEV_NO_DATA_UNDERRUN = 0,
  373. HTT_STATS_TX_PDEV_DATA_UNDERRUN_BETWEEN_MPDU = 1,
  374. HTT_STATS_TX_PDEV_DATA_UNDERRUN_WITHIN_MPDU = 2,
  375. HTT_TX_PDEV_MAX_URRN_STATS = 3,
  376. } htt_tx_pdev_underrun_enum;
  377. #define HTT_TX_PDEV_MAX_FLUSH_REASON_STATS 71
  378. #define HTT_TX_PDEV_MAX_SIFS_BURST_STATS 9
  379. #define HTT_TX_PDEV_MAX_SIFS_BURST_HIST_STATS 10
  380. #define HTT_TX_PDEV_MAX_PHY_ERR_STATS 18
  381. #define HTT_TX_PDEV_SCHED_TX_MODE_MAX 4
  382. #define HTT_TX_PDEV_NUM_SCHED_ORDER_LOG 20
  383. #define HTT_RX_STATS_REFILL_MAX_RING 4
  384. #define HTT_RX_STATS_RXDMA_MAX_ERR 16
  385. #define HTT_RX_STATS_FW_DROP_REASON_MAX 16
  386. /* Bytes stored in little endian order */
  387. /* Length should be multiple of DWORD */
  388. typedef struct {
  389. htt_tlv_hdr_t tlv_hdr;
  390. A_UINT32 data[1]; /* Can be variable length */
  391. } htt_stats_string_tlv;
  392. #define HTT_TX_PDEV_STATS_CMN_MAC_ID_M 0x000000ff
  393. #define HTT_TX_PDEV_STATS_CMN_MAC_ID_S 0
  394. #define HTT_TX_PDEV_STATS_CMN_MAC_ID_GET(_var) \
  395. (((_var) & HTT_TX_PDEV_STATS_CMN_MAC_ID_M) >> \
  396. HTT_TX_PDEV_STATS_CMN_MAC_ID_S)
  397. #define HTT_TX_PDEV_STATS_CMN_MAC_ID_SET(_var, _val) \
  398. do { \
  399. HTT_CHECK_SET_VAL(HTT_TX_PDEV_STATS_CMN_MAC_ID, _val); \
  400. ((_var) |= ((_val) << HTT_TX_PDEV_STATS_CMN_MAC_ID_S)); \
  401. } while (0)
  402. /* == TX PDEV STATS == */
  403. typedef struct {
  404. htt_tlv_hdr_t tlv_hdr;
  405. /* BIT [ 7 : 0] :- mac_id
  406. * BIT [31 : 8] :- reserved
  407. */
  408. A_UINT32 mac_id__word;
  409. /* Num queued to HW */
  410. A_UINT32 hw_queued;
  411. /* Num PPDU reaped from HW */
  412. A_UINT32 hw_reaped;
  413. /* Num underruns */
  414. A_UINT32 underrun;
  415. /* Num HW Paused counter. */
  416. A_UINT32 hw_paused;
  417. /* Num HW flush counter. */
  418. A_UINT32 hw_flush;
  419. /* Num HW filtered counter. */
  420. A_UINT32 hw_filt;
  421. /* Num PPDUs cleaned up in TX abort */
  422. A_UINT32 tx_abort;
  423. /* Num MPDUs requed by SW */
  424. A_UINT32 mpdu_requed;
  425. /* excessive retries */
  426. A_UINT32 tx_xretry;
  427. /* Last used data hw rate code */
  428. A_UINT32 data_rc;
  429. /* frames dropped due to excessive sw retries */
  430. A_UINT32 mpdu_dropped_xretry;
  431. /* illegal rate phy errors */
  432. A_UINT32 illgl_rate_phy_err;
  433. /* wal pdev continous xretry */
  434. A_UINT32 cont_xretry;
  435. /* wal pdev tx timeout */
  436. A_UINT32 tx_timeout;
  437. /* wal pdev resets */
  438. A_UINT32 pdev_resets;
  439. /* PhY/BB underrun */
  440. A_UINT32 phy_underrun;
  441. /* MPDU is more than txop limit */
  442. A_UINT32 txop_ovf;
  443. /* Number of Sequences posted */
  444. A_UINT32 seq_posted;
  445. /* Number of Sequences failed queueing */
  446. A_UINT32 seq_failed_queueing;
  447. /* Number of Sequences completed */
  448. A_UINT32 seq_completed;
  449. /* Number of Sequences restarted */
  450. A_UINT32 seq_restarted;
  451. /* Number of MU Sequences posted */
  452. A_UINT32 mu_seq_posted;
  453. /* Number of time HW ring is paused between seq switch within ISR */
  454. A_UINT32 seq_switch_hw_paused;
  455. /* Number of times seq continuation in DSR */
  456. A_UINT32 next_seq_posted_dsr;
  457. /* Number of times seq continuation in ISR */
  458. A_UINT32 seq_posted_isr;
  459. /* Number of seq_ctrl cached. */
  460. A_UINT32 seq_ctrl_cached;
  461. /* Number of MPDUs successfully transmitted */
  462. A_UINT32 mpdu_count_tqm;
  463. /* Number of MSDUs successfully transmitted */
  464. A_UINT32 msdu_count_tqm;
  465. /* Number of MPDUs dropped */
  466. A_UINT32 mpdu_removed_tqm;
  467. /* Number of MSDUs dropped */
  468. A_UINT32 msdu_removed_tqm;
  469. /* Num MPDUs flushed by SW, HWPAUSED, SW TXABORT (Reset,channel change) */
  470. A_UINT32 mpdus_sw_flush;
  471. /* Num MPDUs filtered by HW, all filter condition (TTL expired) */
  472. A_UINT32 mpdus_hw_filter;
  473. /* Num MPDUs truncated by PDG (TXOP, TBTT, PPDU_duration based on rate, dyn_bw) */
  474. A_UINT32 mpdus_truncated;
  475. /* Num MPDUs that was tried but didn't receive ACK or BA */
  476. A_UINT32 mpdus_ack_failed;
  477. /* Num MPDUs that was dropped due to expiry (MSDU TTL). */
  478. A_UINT32 mpdus_expired;
  479. /* Num MPDUs that was retried within seq_ctrl (MGMT/LEGACY) */
  480. A_UINT32 mpdus_seq_hw_retry;
  481. /* Num of TQM acked cmds processed */
  482. A_UINT32 ack_tlv_proc;
  483. /* coex_abort_mpdu_cnt valid. */
  484. A_UINT32 coex_abort_mpdu_cnt_valid;
  485. /* coex_abort_mpdu_cnt from TX FES stats. */
  486. A_UINT32 coex_abort_mpdu_cnt;
  487. /* Number of total PPDUs(DATA, MGMT, excludes selfgen) tried over the air (OTA) */
  488. A_UINT32 num_total_ppdus_tried_ota;
  489. /* Number of data PPDUs tried over the air (OTA) */
  490. A_UINT32 num_data_ppdus_tried_ota;
  491. /* Num Local control/mgmt frames (MSDUs) queued */
  492. A_UINT32 local_ctrl_mgmt_enqued;
  493. /* local_ctrl_mgmt_freed:
  494. * Num Local control/mgmt frames (MSDUs) done
  495. * It includes all local ctrl/mgmt completions
  496. * (acked, no ack, flush, TTL, etc)
  497. */
  498. A_UINT32 local_ctrl_mgmt_freed;
  499. /* Num Local data frames (MSDUs) queued */
  500. A_UINT32 local_data_enqued;
  501. /* local_data_freed:
  502. * Num Local data frames (MSDUs) done
  503. * It includes all local data completions
  504. * (acked, no ack, flush, TTL, etc)
  505. */
  506. A_UINT32 local_data_freed;
  507. /* Num MPDUs tried by SW */
  508. A_UINT32 mpdu_tried;
  509. /* Num of waiting seq posted in isr completion handler */
  510. A_UINT32 isr_wait_seq_posted;
  511. A_UINT32 tx_active_dur_us_low;
  512. A_UINT32 tx_active_dur_us_high;
  513. } htt_tx_pdev_stats_cmn_tlv;
  514. #define HTT_TX_PDEV_STATS_URRN_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  515. /* NOTE: Variable length TLV, use length spec to infer array size */
  516. typedef struct {
  517. htt_tlv_hdr_t tlv_hdr;
  518. A_UINT32 urrn_stats[1]; /* HTT_TX_PDEV_MAX_URRN_STATS */
  519. } htt_tx_pdev_stats_urrn_tlv_v;
  520. #define HTT_TX_PDEV_STATS_FLUSH_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  521. /* NOTE: Variable length TLV, use length spec to infer array size */
  522. typedef struct {
  523. htt_tlv_hdr_t tlv_hdr;
  524. A_UINT32 flush_errs[1]; /* HTT_TX_PDEV_MAX_FLUSH_REASON_STATS */
  525. } htt_tx_pdev_stats_flush_tlv_v;
  526. #define HTT_TX_PDEV_STATS_SIFS_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  527. /* NOTE: Variable length TLV, use length spec to infer array size */
  528. typedef struct {
  529. htt_tlv_hdr_t tlv_hdr;
  530. A_UINT32 sifs_status[1]; /* HTT_TX_PDEV_MAX_SIFS_BURST_STATS */
  531. } htt_tx_pdev_stats_sifs_tlv_v;
  532. #define HTT_TX_PDEV_STATS_PHY_ERR_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  533. /* NOTE: Variable length TLV, use length spec to infer array size */
  534. typedef struct {
  535. htt_tlv_hdr_t tlv_hdr;
  536. A_UINT32 phy_errs[1]; /* HTT_TX_PDEV_MAX_PHY_ERR_STATS */
  537. } htt_tx_pdev_stats_phy_err_tlv_v;
  538. #define HTT_TX_PDEV_STATS_SIFS_HIST_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  539. /* NOTE: Variable length TLV, use length spec to infer array size */
  540. typedef struct {
  541. htt_tlv_hdr_t tlv_hdr;
  542. A_UINT32 sifs_hist_status[1]; /* HTT_TX_PDEV_SIFS_BURST_HIST_STATS */
  543. } htt_tx_pdev_stats_sifs_hist_tlv_v;
  544. typedef struct {
  545. htt_tlv_hdr_t tlv_hdr;
  546. A_UINT32 num_data_ppdus_legacy_su;
  547. A_UINT32 num_data_ppdus_ac_su;
  548. A_UINT32 num_data_ppdus_ax_su;
  549. A_UINT32 num_data_ppdus_ac_su_txbf;
  550. A_UINT32 num_data_ppdus_ax_su_txbf;
  551. } htt_tx_pdev_stats_tx_ppdu_stats_tlv_v;
  552. #define HTT_TX_PDEV_STATS_TRIED_MPDU_CNT_HIST_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  553. /* NOTE: Variable length TLV, use length spec to infer array size .
  554. *
  555. * Tried_mpdu_cnt_hist is the histogram of MPDUs tries per HWQ.
  556. * The tries here is the count of the MPDUS within a PPDU that the
  557. * HW had attempted to transmit on air, for the HWSCH Schedule
  558. * command submitted by FW.It is not the retry attempts.
  559. * The histogram bins are 0-29, 30-59, 60-89 and so on. The are
  560. * 10 bins in this histogram. They are defined in FW using the
  561. * following macros
  562. * #define WAL_MAX_TRIED_MPDU_CNT_HISTOGRAM 9
  563. * #define WAL_TRIED_MPDU_CNT_HISTOGRAM_INTERVAL 30
  564. *
  565. */
  566. typedef struct {
  567. htt_tlv_hdr_t tlv_hdr;
  568. A_UINT32 hist_bin_size;
  569. A_UINT32 tried_mpdu_cnt_hist[1]; /* HTT_TX_PDEV_TRIED_MPDU_CNT_HIST */
  570. } htt_tx_pdev_stats_tried_mpdu_cnt_hist_tlv_v;
  571. /* STATS_TYPE: HTT_DBG_EXT_STATS_PDEV_TX
  572. * TLV_TAGS:
  573. * - HTT_STATS_TX_PDEV_CMN_TAG
  574. * - HTT_STATS_TX_PDEV_URRN_TAG
  575. * - HTT_STATS_TX_PDEV_SIFS_TAG
  576. * - HTT_STATS_TX_PDEV_FLUSH_TAG
  577. * - HTT_STATS_TX_PDEV_PHY_ERR_TAG
  578. * - HTT_STATS_TX_PDEV_SIFS_HIST_TAG
  579. * - HTT_STATS_TX_PDEV_TX_PPDU_STATS_TAG
  580. * - HTT_STATS_TX_PDEV_TRIED_MPDU_CNT_HIST_TAG
  581. */
  582. /* NOTE:
  583. * This structure is for documentation, and cannot be safely used directly.
  584. * Instead, use the constituent TLV structures to fill/parse.
  585. */
  586. typedef struct _htt_tx_pdev_stats {
  587. htt_tx_pdev_stats_cmn_tlv cmn_tlv;
  588. htt_tx_pdev_stats_urrn_tlv_v underrun_tlv;
  589. htt_tx_pdev_stats_sifs_tlv_v sifs_tlv;
  590. htt_tx_pdev_stats_flush_tlv_v flush_tlv;
  591. htt_tx_pdev_stats_phy_err_tlv_v phy_err_tlv;
  592. htt_tx_pdev_stats_sifs_hist_tlv_v sifs_hist_tlv;
  593. htt_tx_pdev_stats_tx_ppdu_stats_tlv_v tx_su_tlv;
  594. htt_tx_pdev_stats_tried_mpdu_cnt_hist_tlv_v tried_mpdu_cnt_hist_tlv;
  595. } htt_tx_pdev_stats_t;
  596. /* == SOC ERROR STATS == */
  597. /* =============== PDEV ERROR STATS ============== */
  598. #define HTT_STATS_MAX_HW_INTR_NAME_LEN 8
  599. typedef struct {
  600. htt_tlv_hdr_t tlv_hdr;
  601. /* Stored as little endian */
  602. A_UINT8 hw_intr_name[HTT_STATS_MAX_HW_INTR_NAME_LEN];
  603. A_UINT32 mask;
  604. A_UINT32 count;
  605. } htt_hw_stats_intr_misc_tlv;
  606. #define HTT_STATS_MAX_HW_MODULE_NAME_LEN 8
  607. typedef struct {
  608. htt_tlv_hdr_t tlv_hdr;
  609. /* Stored as little endian */
  610. A_UINT8 hw_module_name[HTT_STATS_MAX_HW_MODULE_NAME_LEN];
  611. A_UINT32 count;
  612. } htt_hw_stats_wd_timeout_tlv;
  613. #define HTT_HW_STATS_PDEV_ERRS_MAC_ID_M 0x000000ff
  614. #define HTT_HW_STATS_PDEV_ERRS_MAC_ID_S 0
  615. #define HTT_HW_STATS_PDEV_ERRS_MAC_ID_GET(_var) \
  616. (((_var) & HTT_HW_STATS_PDEV_ERRS_MAC_ID_M) >> \
  617. HTT_HW_STATS_PDEV_ERRS_MAC_ID_S)
  618. #define HTT_HW_STATS_PDEV_ERRS_MAC_ID_SET(_var, _val) \
  619. do { \
  620. HTT_CHECK_SET_VAL(HTT_HW_STATS_PDEV_ERRS_MAC_ID, _val); \
  621. ((_var) |= ((_val) << HTT_HW_STATS_PDEV_ERRS_MAC_ID_S)); \
  622. } while (0)
  623. typedef struct {
  624. htt_tlv_hdr_t tlv_hdr;
  625. /* BIT [ 7 : 0] :- mac_id
  626. * BIT [31 : 8] :- reserved
  627. */
  628. A_UINT32 mac_id__word;
  629. A_UINT32 tx_abort;
  630. A_UINT32 tx_abort_fail_count;
  631. A_UINT32 rx_abort;
  632. A_UINT32 rx_abort_fail_count;
  633. A_UINT32 warm_reset;
  634. A_UINT32 cold_reset;
  635. A_UINT32 tx_flush;
  636. A_UINT32 tx_glb_reset;
  637. A_UINT32 tx_txq_reset;
  638. A_UINT32 rx_timeout_reset;
  639. } htt_hw_stats_pdev_errs_tlv;
  640. typedef struct {
  641. htt_tlv_hdr_t tlv_hdr;
  642. /* BIT [ 7 : 0] :- mac_id
  643. * BIT [31 : 8] :- reserved
  644. */
  645. A_UINT32 mac_id__word;
  646. A_UINT32 last_unpause_ppdu_id;
  647. A_UINT32 hwsch_unpause_wait_tqm_write;
  648. A_UINT32 hwsch_dummy_tlv_skipped;
  649. A_UINT32 hwsch_misaligned_offset_received;
  650. A_UINT32 hwsch_reset_count;
  651. A_UINT32 hwsch_dev_reset_war;
  652. A_UINT32 hwsch_delayed_pause;
  653. A_UINT32 hwsch_long_delayed_pause;
  654. A_UINT32 sch_rx_ppdu_no_response;
  655. A_UINT32 sch_selfgen_response;
  656. A_UINT32 sch_rx_sifs_resp_trigger;
  657. } htt_hw_stats_whal_tx_tlv;
  658. /* STATS_TYPE: HTT_DBG_EXT_STATS_PDEV_ERROR
  659. * TLV_TAGS:
  660. * - HTT_STATS_HW_PDEV_ERRS_TAG
  661. * - HTT_STATS_HW_INTR_MISC_TAG (multiple)
  662. * - HTT_STATS_HW_WD_TIMEOUT_TAG (multiple)
  663. * - HTT_STATS_WHAL_TX_TAG
  664. */
  665. /* NOTE:
  666. * This structure is for documentation, and cannot be safely used directly.
  667. * Instead, use the constituent TLV structures to fill/parse.
  668. */
  669. typedef struct _htt_pdev_err_stats {
  670. htt_hw_stats_pdev_errs_tlv pdev_errs;
  671. htt_hw_stats_intr_misc_tlv misc_stats[1];
  672. htt_hw_stats_wd_timeout_tlv wd_timeout[1];
  673. htt_hw_stats_whal_tx_tlv whal_tx_stats;
  674. } htt_hw_err_stats_t;
  675. /* ============ PEER STATS ============ */
  676. #define HTT_MSDU_FLOW_STATS_TX_FLOW_NUM_M 0x0000ffff
  677. #define HTT_MSDU_FLOW_STATS_TX_FLOW_NUM_S 0
  678. #define HTT_MSDU_FLOW_STATS_TID_NUM_M 0x000f0000
  679. #define HTT_MSDU_FLOW_STATS_TID_NUM_S 16
  680. #define HTT_MSDU_FLOW_STATS_DROP_M 0x00100000
  681. #define HTT_MSDU_FLOW_STATS_DROP_S 20
  682. #define HTT_MSDU_FLOW_STATS_TX_FLOW_NUM_GET(_var) \
  683. (((_var) & HTT_MSDU_FLOW_STATS_TX_FLOW_NUM_M) >> \
  684. HTT_MSDU_FLOW_STATS_TX_FLOW_NUM_S)
  685. #define HTT_MSDU_FLOW_STATS_TX_FLOW_NUM_SET(_var, _val) \
  686. do { \
  687. HTT_CHECK_SET_VAL(HTT_MSDU_FLOW_STATS_TX_FLOW_NUM, _val); \
  688. ((_var) |= ((_val) << HTT_MSDU_FLOW_STATS_TX_FLOW_NUM_S)); \
  689. } while (0)
  690. #define HTT_MSDU_FLOW_STATS_TID_NUM_GET(_var) \
  691. (((_var) & HTT_MSDU_FLOW_STATS_TID_NUM_M) >> \
  692. HTT_MSDU_FLOW_STATS_TID_NUM_S)
  693. #define HTT_MSDU_FLOW_STATS_TID_NUM_SET(_var, _val) \
  694. do { \
  695. HTT_CHECK_SET_VAL(HTT_MSDU_FLOW_STATS_TID_NUM, _val); \
  696. ((_var) |= ((_val) << HTT_MSDU_FLOW_STATS_TID_NUM_S)); \
  697. } while (0)
  698. #define HTT_MSDU_FLOW_STATS_DROP_GET(_var) \
  699. (((_var) & HTT_MSDU_FLOW_STATS_DROP_M) >> \
  700. HTT_MSDU_FLOW_STATS_DROP_S)
  701. #define HTT_MSDU_FLOW_STATS_DROP_SET(_var, _val) \
  702. do { \
  703. HTT_CHECK_SET_VAL(HTT_MSDU_FLOW_STATS_DROP, _val); \
  704. ((_var) |= ((_val) << HTT_MSDU_FLOW_STATS_DROP_S)); \
  705. } while (0)
  706. typedef struct _htt_msdu_flow_stats_tlv {
  707. htt_tlv_hdr_t tlv_hdr;
  708. A_UINT32 last_update_timestamp;
  709. A_UINT32 last_add_timestamp;
  710. A_UINT32 last_remove_timestamp;
  711. A_UINT32 total_processed_msdu_count;
  712. A_UINT32 cur_msdu_count_in_flowq;
  713. A_UINT32 sw_peer_id; /* This will help to find which peer_id is stuck state */
  714. /* BIT [15 : 0] :- tx_flow_number
  715. * BIT [19 : 16] :- tid_num
  716. * BIT [20 : 20] :- drop_rule
  717. * BIT [31 : 21] :- reserved
  718. */
  719. A_UINT32 tx_flow_no__tid_num__drop_rule;
  720. A_UINT32 last_cycle_enqueue_count;
  721. A_UINT32 last_cycle_dequeue_count;
  722. A_UINT32 last_cycle_drop_count;
  723. /* BIT [15 : 0] :- current_drop_th
  724. * BIT [31 : 16] :- reserved
  725. */
  726. A_UINT32 current_drop_th;
  727. } htt_msdu_flow_stats_tlv;
  728. #define MAX_HTT_TID_NAME 8
  729. /* DWORD sw_peer_id__tid_num */
  730. #define HTT_TX_TID_STATS_SW_PEER_ID_M 0x0000ffff
  731. #define HTT_TX_TID_STATS_SW_PEER_ID_S 0
  732. #define HTT_TX_TID_STATS_TID_NUM_M 0xffff0000
  733. #define HTT_TX_TID_STATS_TID_NUM_S 16
  734. #define HTT_TX_TID_STATS_SW_PEER_ID_GET(_var) \
  735. (((_var) & HTT_TX_TID_STATS_SW_PEER_ID_M) >> \
  736. HTT_TX_TID_STATS_SW_PEER_ID_S)
  737. #define HTT_TX_TID_STATS_SW_PEER_ID_SET(_var, _val) \
  738. do { \
  739. HTT_CHECK_SET_VAL(HTT_TX_TID_STATS_SW_PEER_ID, _val); \
  740. ((_var) |= ((_val) << HTT_TX_TID_STATS_SW_PEER_ID_S)); \
  741. } while (0)
  742. #define HTT_TX_TID_STATS_TID_NUM_GET(_var) \
  743. (((_var) & HTT_TX_TID_STATS_TID_NUM_M) >> \
  744. HTT_TX_TID_STATS_TID_NUM_S)
  745. #define HTT_TX_TID_STATS_TID_NUM_SET(_var, _val) \
  746. do { \
  747. HTT_CHECK_SET_VAL(HTT_TX_TID_STATS_TID_NUM, _val); \
  748. ((_var) |= ((_val) << HTT_TX_TID_STATS_TID_NUM_S)); \
  749. } while (0)
  750. /* DWORD num_sched_pending__num_ppdu_in_hwq */
  751. #define HTT_TX_TID_STATS_NUM_SCHED_PENDING_M 0x000000ff
  752. #define HTT_TX_TID_STATS_NUM_SCHED_PENDING_S 0
  753. #define HTT_TX_TID_STATS_NUM_PPDU_IN_HWQ_M 0x0000ff00
  754. #define HTT_TX_TID_STATS_NUM_PPDU_IN_HWQ_S 8
  755. #define HTT_TX_TID_STATS_NUM_SCHED_PENDING_GET(_var) \
  756. (((_var) & HTT_TX_TID_STATS_NUM_SCHED_PENDING_M) >> \
  757. HTT_TX_TID_STATS_NUM_SCHED_PENDING_S)
  758. #define HTT_TX_TID_STATS_NUM_SCHED_PENDING_SET(_var, _val) \
  759. do { \
  760. HTT_CHECK_SET_VAL(HTT_TX_TID_STATS_NUM_SCHED_PENDING, _val); \
  761. ((_var) |= ((_val) << HTT_TX_TID_STATS_NUM_SCHED_PENDING_S)); \
  762. } while (0)
  763. #define HTT_TX_TID_STATS_NUM_PPDU_IN_HWQ_GET(_var) \
  764. (((_var) & HTT_TX_TID_STATS_NUM_PPDU_IN_HWQ_M) >> \
  765. HTT_TX_TID_STATS_NUM_PPDU_IN_HWQ_S)
  766. #define HTT_TX_TID_STATS_NUM_PPDU_IN_HWQ_SET(_var, _val) \
  767. do { \
  768. HTT_CHECK_SET_VAL(HTT_TX_TID_STATS_NUM_PPDU_IN_HWQ, _val); \
  769. ((_var) |= ((_val) << HTT_TX_TID_STATS_NUM_PPDU_IN_HWQ_S)); \
  770. } while (0)
  771. /* Tidq stats */
  772. typedef struct _htt_tx_tid_stats_tlv {
  773. htt_tlv_hdr_t tlv_hdr;
  774. /* Stored as little endian */
  775. A_UINT8 tid_name[MAX_HTT_TID_NAME];
  776. /* BIT [15 : 0] :- sw_peer_id
  777. * BIT [31 : 16] :- tid_num
  778. */
  779. A_UINT32 sw_peer_id__tid_num;
  780. /* BIT [ 7 : 0] :- num_sched_pending
  781. * BIT [15 : 8] :- num_ppdu_in_hwq
  782. * BIT [31 : 16] :- reserved
  783. */
  784. A_UINT32 num_sched_pending__num_ppdu_in_hwq;
  785. A_UINT32 tid_flags;
  786. /* per tid # of hw_queued ppdu.*/
  787. A_UINT32 hw_queued;
  788. /* number of per tid successful PPDU. */
  789. A_UINT32 hw_reaped;
  790. /* per tid Num MPDUs filtered by HW */
  791. A_UINT32 mpdus_hw_filter;
  792. A_UINT32 qdepth_bytes;
  793. A_UINT32 qdepth_num_msdu;
  794. A_UINT32 qdepth_num_mpdu;
  795. A_UINT32 last_scheduled_tsmp;
  796. A_UINT32 pause_module_id;
  797. A_UINT32 block_module_id;
  798. /* tid tx airtime in sec */
  799. A_UINT32 tid_tx_airtime;
  800. } htt_tx_tid_stats_tlv;
  801. /* Tidq stats */
  802. typedef struct _htt_tx_tid_stats_v1_tlv {
  803. htt_tlv_hdr_t tlv_hdr;
  804. /* Stored as little endian */
  805. A_UINT8 tid_name[MAX_HTT_TID_NAME];
  806. /* BIT [15 : 0] :- sw_peer_id
  807. * BIT [31 : 16] :- tid_num
  808. */
  809. A_UINT32 sw_peer_id__tid_num;
  810. /* BIT [ 7 : 0] :- num_sched_pending
  811. * BIT [15 : 8] :- num_ppdu_in_hwq
  812. * BIT [31 : 16] :- reserved
  813. */
  814. A_UINT32 num_sched_pending__num_ppdu_in_hwq;
  815. A_UINT32 tid_flags;
  816. /* Max qdepth in bytes reached by this tid*/
  817. A_UINT32 max_qdepth_bytes;
  818. /* number of msdus qdepth reached max */
  819. A_UINT32 max_qdepth_n_msdus;
  820. /* Made reserved this field */
  821. A_UINT32 rsvd;
  822. A_UINT32 qdepth_bytes;
  823. A_UINT32 qdepth_num_msdu;
  824. A_UINT32 qdepth_num_mpdu;
  825. A_UINT32 last_scheduled_tsmp;
  826. A_UINT32 pause_module_id;
  827. A_UINT32 block_module_id;
  828. /* tid tx airtime in sec */
  829. A_UINT32 tid_tx_airtime;
  830. A_UINT32 allow_n_flags;
  831. /* BIT [15 : 0] :- sendn_frms_allowed
  832. * BIT [31 : 16] :- reserved
  833. */
  834. A_UINT32 sendn_frms_allowed;
  835. } htt_tx_tid_stats_v1_tlv;
  836. #define HTT_RX_TID_STATS_SW_PEER_ID_M 0x0000ffff
  837. #define HTT_RX_TID_STATS_SW_PEER_ID_S 0
  838. #define HTT_RX_TID_STATS_TID_NUM_M 0xffff0000
  839. #define HTT_RX_TID_STATS_TID_NUM_S 16
  840. #define HTT_RX_TID_STATS_SW_PEER_ID_GET(_var) \
  841. (((_var) & HTT_RX_TID_STATS_SW_PEER_ID_M) >> \
  842. HTT_RX_TID_STATS_SW_PEER_ID_S)
  843. #define HTT_RX_TID_STATS_SW_PEER_ID_SET(_var, _val) \
  844. do { \
  845. HTT_CHECK_SET_VAL(HTT_RX_TID_STATS_SW_PEER_ID, _val); \
  846. ((_var) |= ((_val) << HTT_RX_TID_STATS_SW_PEER_ID_S)); \
  847. } while (0)
  848. #define HTT_RX_TID_STATS_TID_NUM_GET(_var) \
  849. (((_var) & HTT_RX_TID_STATS_TID_NUM_M) >> \
  850. HTT_RX_TID_STATS_TID_NUM_S)
  851. #define HTT_RX_TID_STATS_TID_NUM_SET(_var, _val) \
  852. do { \
  853. HTT_CHECK_SET_VAL(HTT_RX_TID_STATS_TID_NUM, _val); \
  854. ((_var) |= ((_val) << HTT_RX_TID_STATS_TID_NUM_S)); \
  855. } while (0)
  856. typedef struct _htt_rx_tid_stats_tlv {
  857. htt_tlv_hdr_t tlv_hdr;
  858. /* BIT [15 : 0] : sw_peer_id
  859. * BIT [31 : 16] : tid_num
  860. */
  861. A_UINT32 sw_peer_id__tid_num;
  862. /* Stored as little endian */
  863. A_UINT8 tid_name[MAX_HTT_TID_NAME];
  864. /* dup_in_reorder not collected per tid for now,
  865. as there is no wal_peer back ptr in data rx peer. */
  866. A_UINT32 dup_in_reorder;
  867. A_UINT32 dup_past_outside_window;
  868. A_UINT32 dup_past_within_window;
  869. /* Number of per tid MSDUs with flag of decrypt_err */
  870. A_UINT32 rxdesc_err_decrypt;
  871. /* tid rx airtime in sec */
  872. A_UINT32 tid_rx_airtime;
  873. } htt_rx_tid_stats_tlv;
  874. #define HTT_MAX_COUNTER_NAME 8
  875. typedef struct {
  876. htt_tlv_hdr_t tlv_hdr;
  877. /* Stored as little endian */
  878. A_UINT8 counter_name[HTT_MAX_COUNTER_NAME];
  879. A_UINT32 count;
  880. } htt_counter_tlv;
  881. typedef struct {
  882. htt_tlv_hdr_t tlv_hdr;
  883. /* Number of rx ppdu. */
  884. A_UINT32 ppdu_cnt;
  885. /* Number of rx mpdu. */
  886. A_UINT32 mpdu_cnt;
  887. /* Number of rx msdu */
  888. A_UINT32 msdu_cnt;
  889. /* Pause bitmap */
  890. A_UINT32 pause_bitmap;
  891. /* Block bitmap */
  892. A_UINT32 block_bitmap;
  893. /* Current timestamp */
  894. A_UINT32 current_timestamp;
  895. /* Peer cumulative tx airtime in sec */
  896. A_UINT32 peer_tx_airtime;
  897. /* Peer cumulative rx airtime in sec */
  898. A_UINT32 peer_rx_airtime;
  899. /* Peer current rssi in dBm */
  900. A_INT32 rssi;
  901. /* Total enqueued, dequeued and dropped msdu's for peer */
  902. A_UINT32 peer_enqueued_count_low;
  903. A_UINT32 peer_enqueued_count_high;
  904. A_UINT32 peer_dequeued_count_low;
  905. A_UINT32 peer_dequeued_count_high;
  906. A_UINT32 peer_dropped_count_low;
  907. A_UINT32 peer_dropped_count_high;
  908. /* Total ppdu transmitted bytes for peer: includes MAC header overhead */
  909. A_UINT32 ppdu_transmitted_bytes_low;
  910. A_UINT32 ppdu_transmitted_bytes_high;
  911. A_UINT32 peer_ttl_removed_count;
  912. /* inactive_time
  913. * Running duration of the time since last tx/rx activity by this peer,
  914. * units = seconds.
  915. * If the peer is currently active, this inactive_time will be 0x0.
  916. */
  917. A_UINT32 inactive_time;
  918. } htt_peer_stats_cmn_tlv;
  919. typedef struct {
  920. htt_tlv_hdr_t tlv_hdr;
  921. /* This enum type of HTT_PEER_TYPE */
  922. A_UINT32 peer_type;
  923. A_UINT32 sw_peer_id;
  924. /* BIT [7 : 0] :- vdev_id
  925. * BIT [15 : 8] :- pdev_id
  926. * BIT [31 : 16] :- ast_indx
  927. */
  928. A_UINT32 vdev_pdev_ast_idx;
  929. htt_mac_addr mac_addr;
  930. A_UINT32 peer_flags;
  931. A_UINT32 qpeer_flags;
  932. } htt_peer_details_tlv;
  933. typedef enum {
  934. HTT_STATS_PREAM_OFDM,
  935. HTT_STATS_PREAM_CCK,
  936. HTT_STATS_PREAM_HT,
  937. HTT_STATS_PREAM_VHT,
  938. HTT_STATS_PREAM_HE,
  939. HTT_STATS_PREAM_RSVD,
  940. HTT_STATS_PREAM_RSVD1,
  941. HTT_STATS_PREAM_COUNT,
  942. } HTT_STATS_PREAM_TYPE;
  943. #define HTT_TX_PEER_STATS_NUM_MCS_COUNTERS 12
  944. #define HTT_TX_PEER_STATS_NUM_GI_COUNTERS 4
  945. #define HTT_TX_PEER_STATS_NUM_DCM_COUNTERS 5
  946. #define HTT_TX_PEER_STATS_NUM_BW_COUNTERS 4
  947. #define HTT_TX_PEER_STATS_NUM_SPATIAL_STREAMS 8
  948. #define HTT_TX_PEER_STATS_NUM_PREAMBLE_TYPES HTT_STATS_PREAM_COUNT
  949. typedef struct _htt_tx_peer_rate_stats_tlv {
  950. htt_tlv_hdr_t tlv_hdr;
  951. /* Number of tx ldpc packets */
  952. A_UINT32 tx_ldpc;
  953. /* Number of tx rts packets */
  954. A_UINT32 rts_cnt;
  955. /* RSSI value of last ack packet (units = dB above noise floor) */
  956. A_UINT32 ack_rssi;
  957. A_UINT32 tx_mcs[HTT_TX_PEER_STATS_NUM_MCS_COUNTERS];
  958. A_UINT32 tx_su_mcs[HTT_TX_PEER_STATS_NUM_MCS_COUNTERS];
  959. A_UINT32 tx_mu_mcs[HTT_TX_PEER_STATS_NUM_MCS_COUNTERS];
  960. A_UINT32 tx_nss[HTT_TX_PEER_STATS_NUM_SPATIAL_STREAMS]; /* element 0,1, ...7 -> NSS 1,2, ...8 */
  961. A_UINT32 tx_bw[HTT_TX_PEER_STATS_NUM_BW_COUNTERS]; /* element 0: 20 MHz, 1: 40 MHz, 2: 80 MHz, 3: 160 and 80+80 MHz */
  962. A_UINT32 tx_stbc[HTT_TX_PEER_STATS_NUM_MCS_COUNTERS];
  963. A_UINT32 tx_pream[HTT_TX_PEER_STATS_NUM_PREAMBLE_TYPES];
  964. /* Counters to track number of tx packets in each GI (400us, 800us, 1600us & 3200us) in each mcs (0-11) */
  965. A_UINT32 tx_gi[HTT_TX_PEER_STATS_NUM_GI_COUNTERS][HTT_TX_PEER_STATS_NUM_MCS_COUNTERS];
  966. /* Counters to track packets in dcm mcs (MCS 0, 1, 3, 4) */
  967. A_UINT32 tx_dcm[HTT_TX_PEER_STATS_NUM_DCM_COUNTERS];
  968. } htt_tx_peer_rate_stats_tlv;
  969. #define HTT_RX_PEER_STATS_NUM_MCS_COUNTERS 12
  970. #define HTT_RX_PEER_STATS_NUM_GI_COUNTERS 4
  971. #define HTT_RX_PEER_STATS_NUM_DCM_COUNTERS 5
  972. #define HTT_RX_PEER_STATS_NUM_BW_COUNTERS 4
  973. #define HTT_RX_PEER_STATS_NUM_SPATIAL_STREAMS 8
  974. #define HTT_RX_PEER_STATS_NUM_PREAMBLE_TYPES HTT_STATS_PREAM_COUNT
  975. typedef struct _htt_rx_peer_rate_stats_tlv {
  976. htt_tlv_hdr_t tlv_hdr;
  977. A_UINT32 nsts;
  978. /* Number of rx ldpc packets */
  979. A_UINT32 rx_ldpc;
  980. /* Number of rx rts packets */
  981. A_UINT32 rts_cnt;
  982. A_UINT32 rssi_mgmt; /* units = dB above noise floor */
  983. A_UINT32 rssi_data; /* units = dB above noise floor */
  984. A_UINT32 rssi_comb; /* units = dB above noise floor */
  985. A_UINT32 rx_mcs[HTT_RX_PEER_STATS_NUM_MCS_COUNTERS];
  986. A_UINT32 rx_nss[HTT_RX_PEER_STATS_NUM_SPATIAL_STREAMS]; /* element 0,1, ...7 -> NSS 1,2, ...8 */
  987. A_UINT32 rx_dcm[HTT_RX_PEER_STATS_NUM_DCM_COUNTERS];
  988. A_UINT32 rx_stbc[HTT_RX_PEER_STATS_NUM_MCS_COUNTERS];
  989. A_UINT32 rx_bw[HTT_RX_PEER_STATS_NUM_BW_COUNTERS]; /* element 0: 20 MHz, 1: 40 MHz, 2: 80 MHz, 3: 160 and 80+80 MHz */
  990. A_UINT32 rx_pream[HTT_RX_PEER_STATS_NUM_PREAMBLE_TYPES];
  991. A_UINT8 rssi_chain[HTT_RX_PEER_STATS_NUM_SPATIAL_STREAMS][HTT_RX_PEER_STATS_NUM_BW_COUNTERS]; /* units = dB above noise floor */
  992. /* Counters to track number of rx packets in each GI in each mcs (0-11) */
  993. A_UINT32 rx_gi[HTT_RX_PEER_STATS_NUM_GI_COUNTERS][HTT_RX_PEER_STATS_NUM_MCS_COUNTERS];
  994. A_UINT32 rx_ulofdma_non_data_ppdu; /* ppdu level */
  995. A_UINT32 rx_ulofdma_data_ppdu; /* ppdu level */
  996. A_UINT32 rx_ulofdma_mpdu_ok; /* mpdu level */
  997. A_UINT32 rx_ulofdma_mpdu_fail; /* mpdu level */
  998. A_INT8 rx_ul_fd_rssi[HTT_RX_PEER_STATS_NUM_SPATIAL_STREAMS];/* dBm unit */
  999. } htt_rx_peer_rate_stats_tlv;
  1000. typedef enum {
  1001. HTT_PEER_STATS_REQ_MODE_NO_QUERY,
  1002. HTT_PEER_STATS_REQ_MODE_QUERY_TQM,
  1003. HTT_PEER_STATS_REQ_MODE_FLUSH_TQM,
  1004. } htt_peer_stats_req_mode_t;
  1005. typedef enum {
  1006. HTT_PEER_STATS_CMN_TLV = 0,
  1007. HTT_PEER_DETAILS_TLV = 1,
  1008. HTT_TX_PEER_RATE_STATS_TLV = 2,
  1009. HTT_RX_PEER_RATE_STATS_TLV = 3,
  1010. HTT_TX_TID_STATS_TLV = 4,
  1011. HTT_RX_TID_STATS_TLV = 5,
  1012. HTT_MSDU_FLOW_STATS_TLV = 6,
  1013. HTT_PEER_STATS_MAX_TLV = 31,
  1014. } htt_peer_stats_tlv_enum;
  1015. /* config_param0 */
  1016. #define HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_M 0x00000001
  1017. #define HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_S 0
  1018. #define HTT_DBG_EXT_STATS_PEER_REQ_MODE_M 0x0000FFFE
  1019. #define HTT_DBG_EXT_STATS_PEER_REQ_MODE_S 1
  1020. #define HTT_DBG_EXT_STATS_PEER_INFO_SW_PEER_ID_M 0xFFFF0000
  1021. #define HTT_DBG_EXT_STATS_PEER_INFO_SW_PEER_ID_S 16
  1022. #define HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET( _var, _val)\
  1023. do { \
  1024. HTT_CHECK_SET_VAL(HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR, _val); \
  1025. ((_var) |= ((_val) << HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_S)); \
  1026. } while (0)
  1027. #define HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_GET(_var) \
  1028. (((_var) & HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_M) >> \
  1029. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_S)
  1030. #define HTT_DBG_EXT_STATS_PEER_REQ_MODE_GET(_var) \
  1031. (((_var) & HTT_DBG_EXT_STATS_PEER_REQ_MODE_M) >> \
  1032. HTT_DBG_EXT_STATS_PEER_REQ_MODE_S)
  1033. #define HTT_DBG_EXT_STATS_PEER_REQ_MODE_SET(_var, _val) \
  1034. do { \
  1035. ((_var) |= ((_val) << HTT_DBG_EXT_STATS_PEER_REQ_MODE_S)); \
  1036. } while (0)
  1037. #define HTT_DBG_EXT_STATS_PEER_INFO_SW_PEER_ID_GET(_var) \
  1038. (((_var) & HTT_DBG_EXT_STATS_PEER_INFO_SW_PEER_ID_M) >> \
  1039. HTT_DBG_EXT_STATS_PEER_INFO_SW_PEER_ID_S)
  1040. #define HTT_DBG_EXT_STATS_PEER_INFO_SW_PEER_ID_SET(_var, _val) \
  1041. do { \
  1042. ((_var) |= ((_val) << HTT_DBG_EXT_STATS_PEER_INFO_SW_PEER_ID_S)); \
  1043. } while (0)
  1044. /* STATS_TYPE : HTT_DBG_EXT_STATS_PEER_INFO
  1045. * TLV_TAGS:
  1046. * - HTT_STATS_PEER_STATS_CMN_TAG
  1047. * - HTT_STATS_PEER_DETAILS_TAG
  1048. * - HTT_STATS_PEER_TX_RATE_STATS_TAG
  1049. * - HTT_STATS_PEER_RX_RATE_STATS_TAG
  1050. * - HTT_STATS_TX_TID_DETAILS_TAG (multiple) (deprecated, so 0 elements in updated systems)
  1051. * - HTT_STATS_RX_TID_DETAILS_TAG (multiple)
  1052. * - HTT_STATS_PEER_MSDU_FLOWQ_TAG (multiple)
  1053. * - HTT_STATS_TX_TID_DETAILS_V1_TAG (multiple)
  1054. */
  1055. /* NOTE:
  1056. * This structure is for documentation, and cannot be safely used directly.
  1057. * Instead, use the constituent TLV structures to fill/parse.
  1058. */
  1059. typedef struct _htt_peer_stats {
  1060. htt_peer_stats_cmn_tlv cmn_tlv;
  1061. htt_peer_details_tlv peer_details;
  1062. /* from g_rate_info_stats */
  1063. htt_tx_peer_rate_stats_tlv tx_rate;
  1064. htt_rx_peer_rate_stats_tlv rx_rate;
  1065. htt_tx_tid_stats_tlv tx_tid_stats[1];
  1066. htt_rx_tid_stats_tlv rx_tid_stats[1];
  1067. htt_msdu_flow_stats_tlv msdu_flowq[1];
  1068. htt_tx_tid_stats_v1_tlv tx_tid_stats_v1[1];
  1069. } htt_peer_stats_t;
  1070. /* =========== ACTIVE PEER LIST ========== */
  1071. /* STATS_TYPE: HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST
  1072. * TLV_TAGS:
  1073. * - HTT_STATS_PEER_DETAILS_TAG
  1074. */
  1075. /* NOTE:
  1076. * This structure is for documentation, and cannot be safely used directly.
  1077. * Instead, use the constituent TLV structures to fill/parse.
  1078. */
  1079. typedef struct {
  1080. htt_peer_details_tlv peer_details[1];
  1081. } htt_active_peer_details_list_t;
  1082. /* =========== MUMIMO HWQ stats =========== */
  1083. /* MU MIMO stats per hwQ */
  1084. typedef struct {
  1085. htt_tlv_hdr_t tlv_hdr;
  1086. A_UINT32 mu_mimo_sch_posted;
  1087. A_UINT32 mu_mimo_sch_failed;
  1088. A_UINT32 mu_mimo_ppdu_posted;
  1089. } htt_tx_hwq_mu_mimo_sch_stats_tlv;
  1090. typedef struct {
  1091. htt_tlv_hdr_t tlv_hdr;
  1092. A_UINT32 mu_mimo_mpdus_queued_usr; /* Number of mpdus queued per user */
  1093. A_UINT32 mu_mimo_mpdus_tried_usr; /* Number of mpdus actually transmitted by TxPCU per user */
  1094. A_UINT32 mu_mimo_mpdus_failed_usr; /* Number of mpdus failed per user */
  1095. A_UINT32 mu_mimo_mpdus_requeued_usr; /* Number of mpdus requeued per user */
  1096. A_UINT32 mu_mimo_err_no_ba_usr; /* Number of times BA is not received for a user in MU PPDU */
  1097. A_UINT32 mu_mimo_mpdu_underrun_usr;
  1098. A_UINT32 mu_mimo_ampdu_underrun_usr;
  1099. } htt_tx_hwq_mu_mimo_mpdu_stats_tlv;
  1100. #define HTT_TX_HWQ_MU_MIMO_CMN_STATS_MAC_ID_M 0x000000ff
  1101. #define HTT_TX_HWQ_MU_MIMO_CMN_STATS_MAC_ID_S 0
  1102. #define HTT_TX_HWQ_MU_MIMO_CMN_STATS_HWQ_ID_M 0x0000ff00
  1103. #define HTT_TX_HWQ_MU_MIMO_CMN_STATS_HWQ_ID_S 8
  1104. #define HTT_TX_HWQ_MU_MIMO_CMN_STATS_MAC_ID_GET(_var) \
  1105. (((_var) & HTT_TX_HWQ_MU_MIMO_CMN_STATS_MAC_ID_M) >> \
  1106. HTT_TX_HWQ_MU_MIMO_CMN_STATS_MAC_ID_S)
  1107. #define HTT_TX_HWQ_MU_MIMO_CMN_STATS_MAC_ID_SET(_var, _val) \
  1108. do { \
  1109. HTT_CHECK_SET_VAL(HTT_TX_HWQ_MU_MIMO_CMN_STATS_MAC_ID, _val); \
  1110. ((_var) |= ((_val) << HTT_TX_HWQ_MU_MIMO_CMN_STATS_MAC_ID_S)); \
  1111. } while (0)
  1112. #define HTT_TX_HWQ_MU_MIMO_CMN_STATS_HWQ_ID_GET(_var) \
  1113. (((_var) & HTT_TX_HWQ_MU_MIMO_CMN_STATS_HWQ_ID_M) >> \
  1114. HTT_TX_HWQ_MU_MIMO_CMN_STATS_HWQ_ID_S)
  1115. #define HTT_TX_HWQ_MU_MIMO_CMN_STATS_HWQ_ID_SET(_var, _val) \
  1116. do { \
  1117. HTT_CHECK_SET_VAL(HTT_TX_HWQ_MU_MIMO_CMN_STATS_HWQ_ID, _val); \
  1118. ((_var) |= ((_val) << HTT_TX_HWQ_MU_MIMO_CMN_STATS_HWQ_ID_S)); \
  1119. } while (0)
  1120. typedef struct {
  1121. htt_tlv_hdr_t tlv_hdr;
  1122. /* BIT [ 7 : 0] :- mac_id
  1123. * BIT [15 : 8] :- hwq_id
  1124. * BIT [31 : 16] :- reserved
  1125. */
  1126. A_UINT32 mac_id__hwq_id__word;
  1127. } htt_tx_hwq_mu_mimo_cmn_stats_tlv;
  1128. /* NOTE:
  1129. * This structure is for documentation, and cannot be safely used directly.
  1130. * Instead, use the constituent TLV structures to fill/parse.
  1131. */
  1132. typedef struct {
  1133. struct _hwq_mu_mimo_stats {
  1134. htt_tx_hwq_mu_mimo_cmn_stats_tlv cmn_tlv;
  1135. htt_tx_hwq_mu_mimo_sch_stats_tlv mu_mimo_sch_stats_tlv[1]; /* WAL_TX_STATS_MAX_GROUP_SIZE */
  1136. htt_tx_hwq_mu_mimo_mpdu_stats_tlv mu_mimo_mpdu_stats_tlv[1]; /* WAL_TX_STATS_TX_MAX_NUM_USERS */
  1137. } hwq[1];
  1138. } htt_tx_hwq_mu_mimo_stats_t;
  1139. /* == TX HWQ STATS == */
  1140. #define HTT_TX_HWQ_STATS_CMN_MAC_ID_M 0x000000ff
  1141. #define HTT_TX_HWQ_STATS_CMN_MAC_ID_S 0
  1142. #define HTT_TX_HWQ_STATS_CMN_HWQ_ID_M 0x0000ff00
  1143. #define HTT_TX_HWQ_STATS_CMN_HWQ_ID_S 8
  1144. #define HTT_TX_HWQ_STATS_CMN_MAC_ID_GET(_var) \
  1145. (((_var) & HTT_TX_HWQ_STATS_CMN_MAC_ID_M) >> \
  1146. HTT_TX_HWQ_STATS_CMN_MAC_ID_S)
  1147. #define HTT_TX_HWQ_STATS_CMN_MAC_ID_SET(_var, _val) \
  1148. do { \
  1149. HTT_CHECK_SET_VAL(HTT_TX_HWQ_STATS_CMN_MAC_ID, _val); \
  1150. ((_var) |= ((_val) << HTT_TX_HWQ_STATS_CMN_MAC_ID_S)); \
  1151. } while (0)
  1152. #define HTT_TX_HWQ_STATS_CMN_HWQ_ID_GET(_var) \
  1153. (((_var) & HTT_TX_HWQ_STATS_CMN_HWQ_ID_M) >> \
  1154. HTT_TX_HWQ_STATS_CMN_HWQ_ID_S)
  1155. #define HTT_TX_HWQ_STATS_CMN_HWQ_ID_SET(_var, _val) \
  1156. do { \
  1157. HTT_CHECK_SET_VAL(HTT_TX_HWQ_STATS_CMN_HWQ_ID, _val); \
  1158. ((_var) |= ((_val) << HTT_TX_HWQ_STATS_CMN_HWQ_ID_S)); \
  1159. } while (0)
  1160. typedef struct {
  1161. htt_tlv_hdr_t tlv_hdr;
  1162. /* BIT [ 7 : 0] :- mac_id
  1163. * BIT [15 : 8] :- hwq_id
  1164. * BIT [31 : 16] :- reserved
  1165. */
  1166. A_UINT32 mac_id__hwq_id__word;
  1167. /* PPDU level stats */
  1168. A_UINT32 xretry; /* Number of times ack is failed for the PPDU scheduled on this txQ */
  1169. A_UINT32 underrun_cnt; /* Number of times sched cmd status reported mpdu underrun */
  1170. A_UINT32 flush_cnt; /* Number of times sched cmd is flushed */
  1171. A_UINT32 filt_cnt; /* Number of times sched cmd is filtered */
  1172. A_UINT32 null_mpdu_bmap; /* Number of times HWSCH uploaded null mpdu bitmap */
  1173. A_UINT32 user_ack_failure; /* Number of time user ack or ba tlv is not seen on FES ring where it is expected to be */
  1174. A_UINT32 ack_tlv_proc; /* Number of times TQM processed ack tlv received from HWSCH */
  1175. A_UINT32 sched_id_proc; /* Cache latest processed scheduler ID received from ack ba tlv */
  1176. A_UINT32 null_mpdu_tx_count; /* Number of times TxPCU reported mpdus transmitted for a user is zero */
  1177. A_UINT32 mpdu_bmap_not_recvd; /* Number of times SW did not see any mpdu info bitmap tlv on FES status ring */
  1178. /* Selfgen stats per hwQ */
  1179. A_UINT32 num_bar; /* Number of SU/MU BAR frames posted to hwQ */
  1180. A_UINT32 rts; /* Number of RTS frames posted to hwQ */
  1181. A_UINT32 cts2self; /* Number of cts2self frames posted to hwQ */
  1182. A_UINT32 qos_null; /* Number of qos null frames posted to hwQ */
  1183. /* MPDU level stats */
  1184. A_UINT32 mpdu_tried_cnt; /* mpdus tried Tx by HWSCH/TQM */
  1185. A_UINT32 mpdu_queued_cnt; /* mpdus queued to HWSCH */
  1186. A_UINT32 mpdu_ack_fail_cnt; /* mpdus tried but ack was not received */
  1187. A_UINT32 mpdu_filt_cnt; /* This will include sched cmd flush and time based discard */
  1188. A_UINT32 false_mpdu_ack_count; /* Number of MPDUs for which ACK was sucessful but no Tx happened */
  1189. A_UINT32 txq_timeout; /* Number of times txq timeout happened */
  1190. } htt_tx_hwq_stats_cmn_tlv;
  1191. #define HTT_TX_HWQ_DIFS_LATENCY_STATS_TLV_SZ(_num_elems) ( sizeof(A_UINT32) + /* hist_intvl */ \
  1192. (sizeof(A_UINT32) * (_num_elems)))
  1193. /* NOTE: Variable length TLV, use length spec to infer array size */
  1194. typedef struct {
  1195. htt_tlv_hdr_t tlv_hdr;
  1196. A_UINT32 hist_intvl;
  1197. /* histogram of ppdu post to hwsch - > cmd status received */
  1198. A_UINT32 difs_latency_hist[1]; /* HTT_TX_HWQ_MAX_DIFS_LATENCY_BINS */
  1199. } htt_tx_hwq_difs_latency_stats_tlv_v;
  1200. #define HTT_TX_HWQ_CMD_RESULT_STATS_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1201. /* NOTE: Variable length TLV, use length spec to infer array size */
  1202. typedef struct {
  1203. htt_tlv_hdr_t tlv_hdr;
  1204. /* Histogram of sched cmd result */
  1205. A_UINT32 cmd_result[1]; /* HTT_TX_HWQ_MAX_CMD_RESULT_STATS */
  1206. } htt_tx_hwq_cmd_result_stats_tlv_v;
  1207. #define HTT_TX_HWQ_CMD_STALL_STATS_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1208. /* NOTE: Variable length TLV, use length spec to infer array size */
  1209. typedef struct {
  1210. htt_tlv_hdr_t tlv_hdr;
  1211. /* Histogram of various pause conitions */
  1212. A_UINT32 cmd_stall_status[1]; /* HTT_TX_HWQ_MAX_CMD_STALL_STATS */
  1213. } htt_tx_hwq_cmd_stall_stats_tlv_v;
  1214. #define HTT_TX_HWQ_FES_RESULT_STATS_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1215. /* NOTE: Variable length TLV, use length spec to infer array size */
  1216. typedef struct {
  1217. htt_tlv_hdr_t tlv_hdr;
  1218. /* Histogram of number of user fes result */
  1219. A_UINT32 fes_result[1]; /* HTT_TX_HWQ_MAX_FES_RESULT_STATS */
  1220. } htt_tx_hwq_fes_result_stats_tlv_v;
  1221. #define HTT_TX_HWQ_TRIED_MPDU_CNT_HIST_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1222. /* NOTE: Variable length TLV, use length spec to infer array size
  1223. *
  1224. * The hwq_tried_mpdu_cnt_hist is a histogram of MPDUs tries per HWQ.
  1225. * The tries here is the count of the MPDUS within a PPDU that the HW
  1226. * had attempted to transmit on air, for the HWSCH Schedule command
  1227. * submitted by FW in this HWQ .It is not the retry attempts. The
  1228. * histogram bins are 0-29, 30-59, 60-89 and so on. The are 10 bins
  1229. * in this histogram.
  1230. * they are defined in FW using the following macros
  1231. * #define WAL_MAX_TRIED_MPDU_CNT_HISTOGRAM 9
  1232. * #define WAL_TRIED_MPDU_CNT_HISTOGRAM_INTERVAL 30
  1233. *
  1234. * */
  1235. typedef struct {
  1236. htt_tlv_hdr_t tlv_hdr;
  1237. A_UINT32 hist_bin_size;
  1238. /* Histogram of number of mpdus on tried mpdu */
  1239. A_UINT32 tried_mpdu_cnt_hist[1]; /* HTT_TX_HWQ_TRIED_MPDU_CNT_HIST */
  1240. } htt_tx_hwq_tried_mpdu_cnt_hist_tlv_v;
  1241. #define HTT_TX_HWQ_TXOP_USED_CNT_HIST_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1242. /* NOTE: Variable length TLV, use length spec to infer array size
  1243. *
  1244. * The txop_used_cnt_hist is the histogram of txop per burst. After
  1245. * completing the burst, we identify the txop used in the burst and
  1246. * incr the corresponding bin.
  1247. * Each bin represents 1ms & we have 10 bins in this histogram.
  1248. * they are deined in FW using the following macros
  1249. * #define WAL_MAX_TXOP_USED_CNT_HISTOGRAM 10
  1250. * #define WAL_TXOP_USED_HISTOGRAM_INTERVAL 1000 ( 1 ms )
  1251. *
  1252. * */
  1253. typedef struct {
  1254. htt_tlv_hdr_t tlv_hdr;
  1255. /* Histogram of txop used cnt */
  1256. A_UINT32 txop_used_cnt_hist[1]; /* HTT_TX_HWQ_TXOP_USED_CNT_HIST */
  1257. } htt_tx_hwq_txop_used_cnt_hist_tlv_v;
  1258. /* STATS_TYPE : HTT_DBG_EXT_STATS_PDEV_TX_HWQ
  1259. * TLV_TAGS:
  1260. * - HTT_STATS_STRING_TAG
  1261. * - HTT_STATS_TX_HWQ_CMN_TAG
  1262. * - HTT_STATS_TX_HWQ_DIFS_LATENCY_TAG
  1263. * - HTT_STATS_TX_HWQ_CMD_RESULT_TAG
  1264. * - HTT_STATS_TX_HWQ_CMD_STALL_TAG
  1265. * - HTT_STATS_TX_HWQ_FES_STATUS_TAG
  1266. * - HTT_STATS_TX_HWQ_TRIED_MPDU_CNT_HIST_TAG
  1267. * - HTT_STATS_TX_HWQ_TXOP_USED_CNT_HIST_TAG
  1268. */
  1269. /* NOTE:
  1270. * This structure is for documentation, and cannot be safely used directly.
  1271. * Instead, use the constituent TLV structures to fill/parse.
  1272. * General HWQ stats Mechanism:
  1273. * Once the host request for the stats, FW fill all the HWQ TAGS in a buffer
  1274. * for all the HWQ requested. & the FW send the buffer to host. In the
  1275. * buffer the HWQ ID is filled in mac_id__hwq_id, thus identifying each
  1276. * HWQ distinctly.
  1277. */
  1278. typedef struct _htt_tx_hwq_stats {
  1279. htt_stats_string_tlv hwq_str_tlv;
  1280. htt_tx_hwq_stats_cmn_tlv cmn_tlv;
  1281. htt_tx_hwq_difs_latency_stats_tlv_v difs_tlv;
  1282. htt_tx_hwq_cmd_result_stats_tlv_v cmd_result_tlv;
  1283. htt_tx_hwq_cmd_stall_stats_tlv_v cmd_stall_tlv;
  1284. htt_tx_hwq_fes_result_stats_tlv_v fes_stats_tlv;
  1285. htt_tx_hwq_tried_mpdu_cnt_hist_tlv_v tried_mpdu_tlv;
  1286. htt_tx_hwq_txop_used_cnt_hist_tlv_v txop_used_tlv;
  1287. } htt_tx_hwq_stats_t;
  1288. /* == TX SELFGEN STATS == */
  1289. #define HTT_TX_SELFGEN_CMN_STATS_MAC_ID_M 0x000000ff
  1290. #define HTT_TX_SELFGEN_CMN_STATS_MAC_ID_S 0
  1291. #define HTT_TX_SELFGEN_CMN_STATS_MAC_ID_GET(_var) \
  1292. (((_var) & HTT_TX_SELFGEN_CMN_STATS_MAC_ID_M) >> \
  1293. HTT_TX_SELFGEN_CMN_STATS_MAC_ID_S)
  1294. #define HTT_TX_SELFGEN_CMN_STATS_MAC_ID_SET(_var, _val) \
  1295. do { \
  1296. HTT_CHECK_SET_VAL(HTT_TX_SELFGEN_CMN_STATS_MAC_ID, _val); \
  1297. ((_var) |= ((_val) << HTT_TX_SELFGEN_CMN_STATS_MAC_ID_S)); \
  1298. } while (0)
  1299. typedef struct {
  1300. htt_tlv_hdr_t tlv_hdr;
  1301. /* BIT [ 7 : 0] :- mac_id
  1302. * BIT [31 : 8] :- reserved
  1303. */
  1304. A_UINT32 mac_id__word;
  1305. A_UINT32 su_bar;
  1306. A_UINT32 rts;
  1307. A_UINT32 cts2self;
  1308. A_UINT32 qos_null;
  1309. A_UINT32 delayed_bar_1; /* MU user 1 */
  1310. A_UINT32 delayed_bar_2; /* MU user 2 */
  1311. A_UINT32 delayed_bar_3; /* MU user 3 */
  1312. A_UINT32 delayed_bar_4; /* MU user 4 */
  1313. A_UINT32 delayed_bar_5; /* MU user 5 */
  1314. A_UINT32 delayed_bar_6; /* MU user 6 */
  1315. A_UINT32 delayed_bar_7; /* MU user 7 */
  1316. } htt_tx_selfgen_cmn_stats_tlv;
  1317. typedef struct {
  1318. htt_tlv_hdr_t tlv_hdr;
  1319. /* 11AC */
  1320. A_UINT32 ac_su_ndpa;
  1321. A_UINT32 ac_su_ndp;
  1322. A_UINT32 ac_mu_mimo_ndpa;
  1323. A_UINT32 ac_mu_mimo_ndp;
  1324. A_UINT32 ac_mu_mimo_brpoll_1; /* MU user 1 */
  1325. A_UINT32 ac_mu_mimo_brpoll_2; /* MU user 2 */
  1326. A_UINT32 ac_mu_mimo_brpoll_3; /* MU user 3 */
  1327. } htt_tx_selfgen_ac_stats_tlv;
  1328. typedef struct {
  1329. htt_tlv_hdr_t tlv_hdr;
  1330. /* 11AX */
  1331. A_UINT32 ax_su_ndpa;
  1332. A_UINT32 ax_su_ndp;
  1333. A_UINT32 ax_mu_mimo_ndpa;
  1334. A_UINT32 ax_mu_mimo_ndp;
  1335. A_UINT32 ax_mu_mimo_brpoll_1; /* MU user 1 */
  1336. A_UINT32 ax_mu_mimo_brpoll_2; /* MU user 2 */
  1337. A_UINT32 ax_mu_mimo_brpoll_3; /* MU user 3 */
  1338. A_UINT32 ax_mu_mimo_brpoll_4; /* MU user 4 */
  1339. A_UINT32 ax_mu_mimo_brpoll_5; /* MU user 5 */
  1340. A_UINT32 ax_mu_mimo_brpoll_6; /* MU user 6 */
  1341. A_UINT32 ax_mu_mimo_brpoll_7; /* MU user 7 */
  1342. A_UINT32 ax_basic_trigger;
  1343. A_UINT32 ax_bsr_trigger;
  1344. A_UINT32 ax_mu_bar_trigger;
  1345. A_UINT32 ax_mu_rts_trigger;
  1346. } htt_tx_selfgen_ax_stats_tlv;
  1347. typedef struct {
  1348. htt_tlv_hdr_t tlv_hdr;
  1349. /* 11AC error stats */
  1350. A_UINT32 ac_su_ndp_err;
  1351. A_UINT32 ac_su_ndpa_err;
  1352. A_UINT32 ac_mu_mimo_ndpa_err;
  1353. A_UINT32 ac_mu_mimo_ndp_err;
  1354. A_UINT32 ac_mu_mimo_brp1_err;
  1355. A_UINT32 ac_mu_mimo_brp2_err;
  1356. A_UINT32 ac_mu_mimo_brp3_err;
  1357. } htt_tx_selfgen_ac_err_stats_tlv;
  1358. typedef struct {
  1359. htt_tlv_hdr_t tlv_hdr;
  1360. /* 11AX error stats */
  1361. A_UINT32 ax_su_ndp_err;
  1362. A_UINT32 ax_su_ndpa_err;
  1363. A_UINT32 ax_mu_mimo_ndpa_err;
  1364. A_UINT32 ax_mu_mimo_ndp_err;
  1365. A_UINT32 ax_mu_mimo_brp1_err;
  1366. A_UINT32 ax_mu_mimo_brp2_err;
  1367. A_UINT32 ax_mu_mimo_brp3_err;
  1368. A_UINT32 ax_mu_mimo_brp4_err;
  1369. A_UINT32 ax_mu_mimo_brp5_err;
  1370. A_UINT32 ax_mu_mimo_brp6_err;
  1371. A_UINT32 ax_mu_mimo_brp7_err;
  1372. A_UINT32 ax_basic_trigger_err;
  1373. A_UINT32 ax_bsr_trigger_err;
  1374. A_UINT32 ax_mu_bar_trigger_err;
  1375. A_UINT32 ax_mu_rts_trigger_err;
  1376. } htt_tx_selfgen_ax_err_stats_tlv;
  1377. /* STATS_TYPE : HTT_DBG_EXT_STATS_TX_SELFGEN_INFO
  1378. * TLV_TAGS:
  1379. * - HTT_STATS_TX_SELFGEN_CMN_STATS_TAG
  1380. * - HTT_STATS_TX_SELFGEN_AC_STATS_TAG
  1381. * - HTT_STATS_TX_SELFGEN_AX_STATS_TAG
  1382. * - HTT_STATS_TX_SELFGEN_AC_ERR_STATS_TAG
  1383. * - HTT_STATS_TX_SELFGEN_AX_ERR_STATS_TAG
  1384. */
  1385. /* NOTE:
  1386. * This structure is for documentation, and cannot be safely used directly.
  1387. * Instead, use the constituent TLV structures to fill/parse.
  1388. */
  1389. typedef struct {
  1390. htt_tx_selfgen_cmn_stats_tlv cmn_tlv;
  1391. /* 11AC */
  1392. htt_tx_selfgen_ac_stats_tlv ac_tlv;
  1393. /* 11AX */
  1394. htt_tx_selfgen_ax_stats_tlv ax_tlv;
  1395. /* 11AC error stats */
  1396. htt_tx_selfgen_ac_err_stats_tlv ac_err_tlv;
  1397. /* 11AX error stats */
  1398. htt_tx_selfgen_ax_err_stats_tlv ax_err_tlv;
  1399. } htt_tx_pdev_selfgen_stats_t;
  1400. /* == TX MU STATS == */
  1401. #define HTT_TX_PDEV_STATS_NUM_AC_MUMIMO_USER_STATS 4
  1402. #define HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS 8
  1403. #define HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS 74
  1404. typedef struct {
  1405. htt_tlv_hdr_t tlv_hdr;
  1406. /* mu-mimo sw sched cmd stats */
  1407. A_UINT32 mu_mimo_sch_posted;
  1408. A_UINT32 mu_mimo_sch_failed;
  1409. /* MU PPDU stats per hwQ */
  1410. A_UINT32 mu_mimo_ppdu_posted;
  1411. /*
  1412. * Counts the number of users in each transmission of
  1413. * the given TX mode.
  1414. *
  1415. * Index is the number of users - 1.
  1416. */
  1417. A_UINT32 ac_mu_mimo_sch_nusers[HTT_TX_PDEV_STATS_NUM_AC_MUMIMO_USER_STATS];
  1418. A_UINT32 ax_mu_mimo_sch_nusers[HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS];
  1419. A_UINT32 ax_ofdma_sch_nusers[HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS];
  1420. } htt_tx_pdev_mu_mimo_sch_stats_tlv;
  1421. typedef struct {
  1422. htt_tlv_hdr_t tlv_hdr;
  1423. /* mu-mimo mpdu level stats */
  1424. /*
  1425. * This first block of stats is limited to 11ac
  1426. * MU-MIMO transmission.
  1427. */
  1428. A_UINT32 mu_mimo_mpdus_queued_usr;
  1429. A_UINT32 mu_mimo_mpdus_tried_usr;
  1430. A_UINT32 mu_mimo_mpdus_failed_usr;
  1431. A_UINT32 mu_mimo_mpdus_requeued_usr;
  1432. A_UINT32 mu_mimo_err_no_ba_usr;
  1433. A_UINT32 mu_mimo_mpdu_underrun_usr;
  1434. A_UINT32 mu_mimo_ampdu_underrun_usr;
  1435. A_UINT32 ax_mu_mimo_mpdus_queued_usr;
  1436. A_UINT32 ax_mu_mimo_mpdus_tried_usr;
  1437. A_UINT32 ax_mu_mimo_mpdus_failed_usr;
  1438. A_UINT32 ax_mu_mimo_mpdus_requeued_usr;
  1439. A_UINT32 ax_mu_mimo_err_no_ba_usr;
  1440. A_UINT32 ax_mu_mimo_mpdu_underrun_usr;
  1441. A_UINT32 ax_mu_mimo_ampdu_underrun_usr;
  1442. A_UINT32 ax_ofdma_mpdus_queued_usr;
  1443. A_UINT32 ax_ofdma_mpdus_tried_usr;
  1444. A_UINT32 ax_ofdma_mpdus_failed_usr;
  1445. A_UINT32 ax_ofdma_mpdus_requeued_usr;
  1446. A_UINT32 ax_ofdma_err_no_ba_usr;
  1447. A_UINT32 ax_ofdma_mpdu_underrun_usr;
  1448. A_UINT32 ax_ofdma_ampdu_underrun_usr;
  1449. } htt_tx_pdev_mu_mimo_mpdu_stats_tlv;
  1450. #define HTT_STATS_TX_SCHED_MODE_MU_MIMO_AC 1 /* SCHED_TX_MODE_MU_MIMO_AC */
  1451. #define HTT_STATS_TX_SCHED_MODE_MU_MIMO_AX 2 /* SCHED_TX_MODE_MU_MIMO_AX */
  1452. #define HTT_STATS_TX_SCHED_MODE_MU_OFDMA_AX 3 /* SCHED_TX_MODE_MU_OFDMA_AX */
  1453. typedef struct {
  1454. htt_tlv_hdr_t tlv_hdr;
  1455. /* mpdu level stats */
  1456. A_UINT32 mpdus_queued_usr;
  1457. A_UINT32 mpdus_tried_usr;
  1458. A_UINT32 mpdus_failed_usr;
  1459. A_UINT32 mpdus_requeued_usr;
  1460. A_UINT32 err_no_ba_usr;
  1461. A_UINT32 mpdu_underrun_usr;
  1462. A_UINT32 ampdu_underrun_usr;
  1463. A_UINT32 user_index;
  1464. A_UINT32 tx_sched_mode; /* HTT_STATS_TX_SCHED_MODE_xxx */
  1465. } htt_tx_pdev_mpdu_stats_tlv;
  1466. /* STATS_TYPE : HTT_DBG_EXT_STATS_PDEV_TX_MU
  1467. * TLV_TAGS:
  1468. * - HTT_STATS_TX_PDEV_MU_MIMO_STATS_TAG (multiple)
  1469. * - HTT_STATS_TX_PDEV_MPDU_STATS_TAG (multiple)
  1470. */
  1471. /* NOTE:
  1472. * This structure is for documentation, and cannot be safely used directly.
  1473. * Instead, use the constituent TLV structures to fill/parse.
  1474. */
  1475. typedef struct {
  1476. htt_tx_pdev_mu_mimo_sch_stats_tlv mu_mimo_sch_stats_tlv[1]; /* WAL_TX_STATS_MAX_GROUP_SIZE */
  1477. /*
  1478. * Note that though mu_mimo_mpdu_stats_tlv is named MU-MIMO,
  1479. * it can also hold MU-OFDMA stats.
  1480. */
  1481. htt_tx_pdev_mpdu_stats_tlv mu_mimo_mpdu_stats_tlv[1]; /* WAL_TX_STATS_MAX_NUM_USERS */
  1482. } htt_tx_pdev_mu_mimo_stats_t;
  1483. /* == TX SCHED STATS == */
  1484. #define HTT_SCHED_TXQ_CMD_POSTED_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1485. /* NOTE: Variable length TLV, use length spec to infer array size */
  1486. typedef struct {
  1487. htt_tlv_hdr_t tlv_hdr;
  1488. /* Scheduler command posted per tx_mode su / mu mimo 11ac / mu mimo 11ax / mu ofdma */
  1489. A_UINT32 sched_cmd_posted[1]; /* HTT_TX_PDEV_SCHED_TX_MODE_MAX */
  1490. } htt_sched_txq_cmd_posted_tlv_v;
  1491. #define HTT_SCHED_TXQ_CMD_REAPED_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1492. /* NOTE: Variable length TLV, use length spec to infer array size */
  1493. typedef struct {
  1494. htt_tlv_hdr_t tlv_hdr;
  1495. /* Scheduler command reaped per tx_mode su / mu mimo 11ac / mu mimo 11ax / mu ofdma */
  1496. A_UINT32 sched_cmd_reaped[1]; /* HTT_TX_PDEV_SCHED_TX_MODE_MAX */
  1497. } htt_sched_txq_cmd_reaped_tlv_v;
  1498. #define HTT_SCHED_TXQ_SCHED_ORDER_SU_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1499. /* NOTE: Variable length TLV, use length spec to infer array size */
  1500. typedef struct {
  1501. htt_tlv_hdr_t tlv_hdr;
  1502. /*
  1503. * sched_order_su contains the peer IDs of peers chosen in the last
  1504. * NUM_SCHED_ORDER_LOG scheduler instances.
  1505. * The array is circular; it's unspecified which array element corresponds
  1506. * to the most recent scheduler invocation, and which corresponds to
  1507. * the (NUM_SCHED_ORDER_LOG-1) most recent scheduler invocation.
  1508. */
  1509. A_UINT32 sched_order_su[1]; /* HTT_TX_PDEV_NUM_SCHED_ORDER_LOG */
  1510. } htt_sched_txq_sched_order_su_tlv_v;
  1511. typedef enum {
  1512. HTT_SCHED_TID_SKIP_SCHED_MASK_DISABLED = 0, /* Skip the tid when WAL_TID_DISABLE_TX_SCHED_MASK is true */
  1513. HTT_SCHED_TID_SKIP_NOTIFY_MPDU, /* Skip the tid's 2nd sched_cmd when 1st cmd is ongoing */
  1514. HTT_SCHED_TID_SKIP_MPDU_STATE_INVALID, /* Skip the tid when MPDU state is invalid */
  1515. HTT_SCHED_TID_SKIP_SCHED_DISABLED, /* Skip the tid when scheduling is disabled for that tid */
  1516. HTT_SCHED_TID_SKIP_TQM_BYPASS_CMD_PENDING, /* Skip the TQM bypass tid when it has pending sched_cmd */
  1517. HTT_SCHED_TID_SKIP_SECOND_SU_SCHEDULE, /* Skip tid from 2nd SU schedule when any of the following flag is set
  1518. WAL_TX_TID(SEND_BAR | TQM_MPDU_STATE_VALID | SEND_QOS_NULL | TQM_NOTIFY_MPDU | SENDN_PENDING) */
  1519. HTT_SCHED_TID_SKIP_CMD_SLOT_NOT_AVAIL, /* Skip the tid when command slot is not available */
  1520. HTT_SCHED_TID_SKIP_NO_ENQ, /* Skip the tid when num_frames is zero with g_disable_remove_tid as true */
  1521. HTT_SCHED_TID_SKIP_LOW_ENQ, /* Skip the tid when enqueue is low */
  1522. HTT_SCHED_TID_SKIP_PAUSED, /* Skipping the paused tid(sendn-frames) */
  1523. HTT_SCHED_TID_SKIP_UL, /* UL tid skip */
  1524. HTT_SCHED_TID_REMOVE_PAUSED, /* Removing the paused tid when number of sendn frames is zero */
  1525. HTT_SCHED_TID_REMOVE_NO_ENQ, /* Remove tid with zero queue depth */
  1526. HTT_SCHED_TID_REMOVE_UL, /* UL tid remove */
  1527. HTT_SCHED_TID_QUERY, /* Moving to next user and adding tid in prepend list when qstats update is pending */
  1528. HTT_SCHED_TID_SU_ONLY, /* Tid is eligible and TX_SCHED_SU_ONLY is true */
  1529. HTT_SCHED_TID_ELIGIBLE, /* Tid is eligible for scheduling */
  1530. HTT_SCHED_INELIGIBILITY_MAX,
  1531. } htt_sched_txq_sched_ineligibility_tlv_enum;
  1532. #define HTT_SCHED_TXQ_SCHED_INELIGIBILITY_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1533. /* NOTE: Variable length TLV, use length spec to infer array size */
  1534. typedef struct {
  1535. htt_tlv_hdr_t tlv_hdr;
  1536. /* sched_ineligibility counts the number of occurrences of different reasons for tid ineligibility during eligibility checks per txq in scheduling */
  1537. A_UINT32 sched_ineligibility[1]; /* indexed by htt_sched_txq_sched_ineligibility_tlv_enum */
  1538. } htt_sched_txq_sched_ineligibility_tlv_v;
  1539. #define HTT_TX_PDEV_STATS_SCHED_PER_TXQ_MAC_ID_M 0x000000ff
  1540. #define HTT_TX_PDEV_STATS_SCHED_PER_TXQ_MAC_ID_S 0
  1541. #define HTT_TX_PDEV_STATS_SCHED_PER_TXQ_TXQUEUE_ID_M 0x0000ff00
  1542. #define HTT_TX_PDEV_STATS_SCHED_PER_TXQ_TXQUEUE_ID_S 8
  1543. #define HTT_TX_PDEV_STATS_SCHED_PER_TXQ_MAC_ID_GET(_var) \
  1544. (((_var) & HTT_TX_PDEV_STATS_SCHED_PER_TXQ_MAC_ID_M) >> \
  1545. HTT_TX_PDEV_STATS_SCHED_PER_TXQ_MAC_ID_S)
  1546. #define HTT_TX_PDEV_STATS_SCHED_PER_TXQ_MAC_ID_SET(_var, _val) \
  1547. do { \
  1548. HTT_CHECK_SET_VAL(HTT_TX_PDEV_STATS_SCHED_PER_TXQ_MAC_ID, _val); \
  1549. ((_var) |= ((_val) << HTT_TX_PDEV_STATS_SCHED_PER_TXQ_MAC_ID_S)); \
  1550. } while (0)
  1551. #define HTT_TX_PDEV_STATS_SCHED_PER_TXQ_TXQUEUE_ID_GET(_var) \
  1552. (((_var) & HTT_TX_PDEV_STATS_SCHED_PER_TXQ_TXQUEUE_ID_M) >> \
  1553. HTT_TX_PDEV_STATS_SCHED_PER_TXQ_TXQUEUE_ID_S)
  1554. #define HTT_TX_PDEV_STATS_SCHED_PER_TXQ_TXQUEUE_ID_SET(_var, _val) \
  1555. do { \
  1556. HTT_CHECK_SET_VAL(HTT_TX_PDEV_STATS_SCHED_PER_TXQ_TXQUEUE_ID, _val); \
  1557. ((_var) |= ((_val) << HTT_TX_PDEV_STATS_SCHED_PER_TXQ_TXQUEUE_ID_S)); \
  1558. } while (0)
  1559. typedef struct {
  1560. htt_tlv_hdr_t tlv_hdr;
  1561. /* BIT [ 7 : 0] :- mac_id
  1562. * BIT [15 : 8] :- txq_id
  1563. * BIT [31 : 16] :- reserved
  1564. */
  1565. A_UINT32 mac_id__txq_id__word;
  1566. /* Scheduler policy ised for this TxQ */
  1567. A_UINT32 sched_policy;
  1568. /* Timestamp of last scheduler command posted */
  1569. A_UINT32 last_sched_cmd_posted_timestamp;
  1570. /* Timestamp of last scheduler command completed */
  1571. A_UINT32 last_sched_cmd_compl_timestamp;
  1572. /* Num of Sched2TAC ring hit Low Water Mark condition */
  1573. A_UINT32 sched_2_tac_lwm_count;
  1574. /* Num of Sched2TAC ring full condition */
  1575. A_UINT32 sched_2_tac_ring_full;
  1576. /* Num of scheduler command post failures that includes su/mu mimo/mu ofdma sequence type */
  1577. A_UINT32 sched_cmd_post_failure;
  1578. /* Num of active tids for this TxQ at current instance */
  1579. A_UINT32 num_active_tids;
  1580. /* Num of powersave schedules */
  1581. A_UINT32 num_ps_schedules;
  1582. /* Num of scheduler commands pending for this TxQ */
  1583. A_UINT32 sched_cmds_pending;
  1584. /* Num of tidq registration for this TxQ */
  1585. A_UINT32 num_tid_register;
  1586. /* Num of tidq de-registration for this TxQ */
  1587. A_UINT32 num_tid_unregister;
  1588. /* Num of iterations msduq stats was updated */
  1589. A_UINT32 num_qstats_queried;
  1590. /* qstats query update status */
  1591. A_UINT32 qstats_update_pending;
  1592. /* Timestamp of Last query stats made */
  1593. A_UINT32 last_qstats_query_timestamp;
  1594. /* Num of sched2tqm command queue full condition */
  1595. A_UINT32 num_tqm_cmdq_full;
  1596. /* Num of scheduler trigger from DE Module */
  1597. A_UINT32 num_de_sched_algo_trigger;
  1598. /* Num of scheduler trigger from RT Module */
  1599. A_UINT32 num_rt_sched_algo_trigger;
  1600. /* Num of scheduler trigger from TQM Module */
  1601. A_UINT32 num_tqm_sched_algo_trigger;
  1602. /* Num of schedules for notify frame */
  1603. A_UINT32 notify_sched;
  1604. /* Duration based sendn termination */
  1605. A_UINT32 dur_based_sendn_term;
  1606. } htt_tx_pdev_stats_sched_per_txq_tlv;
  1607. #define HTT_STATS_TX_SCHED_CMN_MAC_ID_M 0x000000ff
  1608. #define HTT_STATS_TX_SCHED_CMN_MAC_ID_S 0
  1609. #define HTT_STATS_TX_SCHED_CMN_MAC_ID_GET(_var) \
  1610. (((_var) & HTT_STATS_TX_SCHED_CMN_MAC_ID_M) >> \
  1611. HTT_STATS_TX_SCHED_CMN_MAC_ID_S)
  1612. #define HTT_STATS_TX_SCHED_CMN_MAC_ID_SET(_var, _val) \
  1613. do { \
  1614. HTT_CHECK_SET_VAL(HTT_STATS_TX_SCHED_CMN_MAC_ID, _val); \
  1615. ((_var) |= ((_val) << HTT_STATS_TX_SCHED_CMN_MAC_ID_S)); \
  1616. } while (0)
  1617. typedef struct {
  1618. htt_tlv_hdr_t tlv_hdr;
  1619. /* BIT [ 7 : 0] :- mac_id
  1620. * BIT [31 : 8] :- reserved
  1621. */
  1622. A_UINT32 mac_id__word;
  1623. /* Current timestamp */
  1624. A_UINT32 current_timestamp;
  1625. } htt_stats_tx_sched_cmn_tlv;
  1626. /* STATS_TYPE : HTT_DBG_EXT_STATS_PDEV_TX_SCHED
  1627. * TLV_TAGS:
  1628. * - HTT_STATS_TX_SCHED_CMN_TAG
  1629. * - HTT_STATS_TX_PDEV_SCHEDULER_TXQ_STATS_TAG
  1630. * - HTT_STATS_SCHED_TXQ_CMD_POSTED_TAG
  1631. * - HTT_STATS_SCHED_TXQ_CMD_REAPED_TAG
  1632. * - HTT_STATS_SCHED_TXQ_SCHED_ORDER_SU_TAG
  1633. * - HTT_STATS_SCHED_TXQ_SCHED_INELIGIBILITY_TAG
  1634. */
  1635. /* NOTE:
  1636. * This structure is for documentation, and cannot be safely used directly.
  1637. * Instead, use the constituent TLV structures to fill/parse.
  1638. */
  1639. typedef struct {
  1640. htt_stats_tx_sched_cmn_tlv cmn_tlv;
  1641. struct _txq_tx_sched_stats {
  1642. htt_tx_pdev_stats_sched_per_txq_tlv txq_tlv;
  1643. htt_sched_txq_cmd_posted_tlv_v cmd_posted_tlv;
  1644. htt_sched_txq_cmd_reaped_tlv_v cmd_reaped_tlv;
  1645. htt_sched_txq_sched_order_su_tlv_v sched_order_su_tlv;
  1646. htt_sched_txq_sched_ineligibility_tlv_v sched_ineligibility_tlv;
  1647. } txq[1];
  1648. } htt_stats_tx_sched_t;
  1649. /* == TQM STATS == */
  1650. #define HTT_TX_TQM_MAX_GEN_MPDU_END_REASON 16
  1651. #define HTT_TX_TQM_MAX_LIST_MPDU_END_REASON 16
  1652. #define HTT_TX_TQM_MAX_LIST_MPDU_CNT_HISTOGRAM_BINS 16
  1653. #define HTT_TX_TQM_GEN_MPDU_STATS_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1654. /* NOTE: Variable length TLV, use length spec to infer array size */
  1655. typedef struct {
  1656. htt_tlv_hdr_t tlv_hdr;
  1657. A_UINT32 gen_mpdu_end_reason[1]; /* HTT_TX_TQM_MAX_GEN_MPDU_END_REASON */
  1658. } htt_tx_tqm_gen_mpdu_stats_tlv_v;
  1659. #define HTT_TX_TQM_LIST_MPDU_STATS_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1660. /* NOTE: Variable length TLV, use length spec to infer array size */
  1661. typedef struct {
  1662. htt_tlv_hdr_t tlv_hdr;
  1663. A_UINT32 list_mpdu_end_reason[1]; /* HTT_TX_TQM_MAX_LIST_MPDU_END_REASON */
  1664. } htt_tx_tqm_list_mpdu_stats_tlv_v;
  1665. #define HTT_TX_TQM_LIST_MPDU_CNT_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  1666. /* NOTE: Variable length TLV, use length spec to infer array size */
  1667. typedef struct {
  1668. htt_tlv_hdr_t tlv_hdr;
  1669. A_UINT32 list_mpdu_cnt_hist[1]; /* HTT_TX_TQM_MAX_LIST_MPDU_CNT_HISTOGRAM_BINS */
  1670. } htt_tx_tqm_list_mpdu_cnt_tlv_v;
  1671. typedef struct {
  1672. htt_tlv_hdr_t tlv_hdr;
  1673. A_UINT32 msdu_count;
  1674. A_UINT32 mpdu_count;
  1675. A_UINT32 remove_msdu;
  1676. A_UINT32 remove_mpdu;
  1677. A_UINT32 remove_msdu_ttl;
  1678. A_UINT32 send_bar;
  1679. A_UINT32 bar_sync;
  1680. A_UINT32 notify_mpdu;
  1681. A_UINT32 sync_cmd;
  1682. A_UINT32 write_cmd;
  1683. A_UINT32 hwsch_trigger;
  1684. A_UINT32 ack_tlv_proc;
  1685. A_UINT32 gen_mpdu_cmd;
  1686. A_UINT32 gen_list_cmd;
  1687. A_UINT32 remove_mpdu_cmd;
  1688. A_UINT32 remove_mpdu_tried_cmd;
  1689. A_UINT32 mpdu_queue_stats_cmd;
  1690. A_UINT32 mpdu_head_info_cmd;
  1691. A_UINT32 msdu_flow_stats_cmd;
  1692. A_UINT32 remove_msdu_cmd;
  1693. A_UINT32 remove_msdu_ttl_cmd;
  1694. A_UINT32 flush_cache_cmd;
  1695. A_UINT32 update_mpduq_cmd;
  1696. A_UINT32 enqueue;
  1697. A_UINT32 enqueue_notify;
  1698. A_UINT32 notify_mpdu_at_head;
  1699. A_UINT32 notify_mpdu_state_valid;
  1700. /*
  1701. * On receiving TQM_FLOW_NOT_EMPTY_STATUS from TQM, (on MSDUs being enqueued
  1702. * the flow is non empty), if the number of MSDUs is greater than the threshold,
  1703. * notify is incremented. UDP_THRESH counters are for UDP MSDUs, and NONUDP are
  1704. * for non-UDP MSDUs.
  1705. * MSDUQ_SWNOTIFY_UDP_THRESH1 threshold - sched_udp_notify1 is incremented
  1706. * MSDUQ_SWNOTIFY_UDP_THRESH2 threshold - sched_udp_notify2 is incremented
  1707. * MSDUQ_SWNOTIFY_NONUDP_THRESH1 threshold - sched_nonudp_notify1 is incremented
  1708. * MSDUQ_SWNOTIFY_NONUDP_THRESH2 threshold - sched_nonudp_notify2 is incremented
  1709. *
  1710. * Notify signifies that we trigger the scheduler.
  1711. */
  1712. A_UINT32 sched_udp_notify1;
  1713. A_UINT32 sched_udp_notify2;
  1714. A_UINT32 sched_nonudp_notify1;
  1715. A_UINT32 sched_nonudp_notify2;
  1716. } htt_tx_tqm_pdev_stats_tlv_v;
  1717. #define HTT_TX_TQM_CMN_STATS_MAC_ID_M 0x000000ff
  1718. #define HTT_TX_TQM_CMN_STATS_MAC_ID_S 0
  1719. #define HTT_TX_TQM_CMN_STATS_MAC_ID_GET(_var) \
  1720. (((_var) & HTT_TX_TQM_CMN_STATS_MAC_ID_M) >> \
  1721. HTT_TX_TQM_CMN_STATS_MAC_ID_S)
  1722. #define HTT_TX_TQM_CMN_STATS_MAC_ID_SET(_var, _val) \
  1723. do { \
  1724. HTT_CHECK_SET_VAL(HTT_TX_TQM_CMN_STATS_MAC_ID, _val); \
  1725. ((_var) |= ((_val) << HTT_TX_TQM_CMN_STATS_MAC_ID_S)); \
  1726. } while (0)
  1727. typedef struct {
  1728. htt_tlv_hdr_t tlv_hdr;
  1729. /* BIT [ 7 : 0] :- mac_id
  1730. * BIT [31 : 8] :- reserved
  1731. */
  1732. A_UINT32 mac_id__word;
  1733. A_UINT32 max_cmdq_id;
  1734. A_UINT32 list_mpdu_cnt_hist_intvl;
  1735. /* Global stats */
  1736. A_UINT32 add_msdu;
  1737. A_UINT32 q_empty;
  1738. A_UINT32 q_not_empty;
  1739. A_UINT32 drop_notification;
  1740. A_UINT32 desc_threshold;
  1741. } htt_tx_tqm_cmn_stats_tlv;
  1742. typedef struct {
  1743. htt_tlv_hdr_t tlv_hdr;
  1744. /* Error stats */
  1745. A_UINT32 q_empty_failure;
  1746. A_UINT32 q_not_empty_failure;
  1747. A_UINT32 add_msdu_failure;
  1748. } htt_tx_tqm_error_stats_tlv;
  1749. /* STATS_TYPE : HTT_DBG_EXT_STATS_PDEV_TQM
  1750. * TLV_TAGS:
  1751. * - HTT_STATS_TX_TQM_CMN_TAG
  1752. * - HTT_STATS_TX_TQM_ERROR_STATS_TAG
  1753. * - HTT_STATS_TX_TQM_GEN_MPDU_TAG
  1754. * - HTT_STATS_TX_TQM_LIST_MPDU_TAG
  1755. * - HTT_STATS_TX_TQM_LIST_MPDU_CNT_TAG
  1756. * - HTT_STATS_TX_TQM_PDEV_TAG
  1757. */
  1758. /* NOTE:
  1759. * This structure is for documentation, and cannot be safely used directly.
  1760. * Instead, use the constituent TLV structures to fill/parse.
  1761. */
  1762. typedef struct {
  1763. htt_tx_tqm_cmn_stats_tlv cmn_tlv;
  1764. htt_tx_tqm_error_stats_tlv err_tlv;
  1765. htt_tx_tqm_gen_mpdu_stats_tlv_v gen_mpdu_stats_tlv;
  1766. htt_tx_tqm_list_mpdu_stats_tlv_v list_mpdu_stats_tlv;
  1767. htt_tx_tqm_list_mpdu_cnt_tlv_v list_mpdu_cnt_tlv;
  1768. htt_tx_tqm_pdev_stats_tlv_v tqm_pdev_stats_tlv;
  1769. } htt_tx_tqm_pdev_stats_t;
  1770. /* == TQM CMDQ stats == */
  1771. #define HTT_TX_TQM_CMDQ_STATUS_MAC_ID_M 0x000000ff
  1772. #define HTT_TX_TQM_CMDQ_STATUS_MAC_ID_S 0
  1773. #define HTT_TX_TQM_CMDQ_STATUS_CMDQ_ID_M 0x0000ff00
  1774. #define HTT_TX_TQM_CMDQ_STATUS_CMDQ_ID_S 8
  1775. #define HTT_TX_TQM_CMDQ_STATUS_MAC_ID_GET(_var) \
  1776. (((_var) & HTT_TX_TQM_CMDQ_STATUS_MAC_ID_M) >> \
  1777. HTT_TX_TQM_CMDQ_STATUS_MAC_ID_S)
  1778. #define HTT_TX_TQM_CMDQ_STATUS_MAC_ID_SET(_var, _val) \
  1779. do { \
  1780. HTT_CHECK_SET_VAL(HTT_TX_TQM_CMDQ_STATUS_MAC_ID, _val); \
  1781. ((_var) |= ((_val) << HTT_TX_TQM_CMDQ_STATUS_MAC_ID_S)); \
  1782. } while (0)
  1783. #define HTT_TX_TQM_CMDQ_STATUS_CMDQ_ID_GET(_var) \
  1784. (((_var) & HTT_TX_TQM_CMDQ_STATUS_CMDQ_ID_M) >> \
  1785. HTT_TX_TQM_CMDQ_STATUS_CMDQ_ID_S)
  1786. #define HTT_TX_TQM_CMDQ_STATUS_CMDQ_ID_SET(_var, _val) \
  1787. do { \
  1788. HTT_CHECK_SET_VAL(HTT_TX_TQM_CMDQ_STATUS_CMDQ_ID, _val); \
  1789. ((_var) |= ((_val) << HTT_TX_TQM_CMDQ_STATUS_CMDQ_ID_S)); \
  1790. } while (0)
  1791. typedef struct {
  1792. htt_tlv_hdr_t tlv_hdr;
  1793. /* BIT [ 7 : 0] :- mac_id
  1794. * BIT [15 : 8] :- cmdq_id
  1795. * BIT [31 : 16] :- reserved
  1796. */
  1797. A_UINT32 mac_id__cmdq_id__word;
  1798. A_UINT32 sync_cmd;
  1799. A_UINT32 write_cmd;
  1800. A_UINT32 gen_mpdu_cmd;
  1801. A_UINT32 mpdu_queue_stats_cmd;
  1802. A_UINT32 mpdu_head_info_cmd;
  1803. A_UINT32 msdu_flow_stats_cmd;
  1804. A_UINT32 remove_mpdu_cmd;
  1805. A_UINT32 remove_msdu_cmd;
  1806. A_UINT32 flush_cache_cmd;
  1807. A_UINT32 update_mpduq_cmd;
  1808. A_UINT32 update_msduq_cmd;
  1809. } htt_tx_tqm_cmdq_status_tlv;
  1810. /* STATS_TYPE : HTT_DBG_EXT_STATS_TQM_CMDQ
  1811. * TLV_TAGS:
  1812. * - HTT_STATS_STRING_TAG
  1813. * - HTT_STATS_TX_TQM_CMDQ_STATUS_TAG
  1814. */
  1815. /* NOTE:
  1816. * This structure is for documentation, and cannot be safely used directly.
  1817. * Instead, use the constituent TLV structures to fill/parse.
  1818. */
  1819. typedef struct {
  1820. struct _cmdq_stats {
  1821. htt_stats_string_tlv cmdq_str_tlv;
  1822. htt_tx_tqm_cmdq_status_tlv status_tlv;
  1823. } q[1];
  1824. } htt_tx_tqm_cmdq_stats_t;
  1825. /* == TX-DE STATS == */
  1826. /* Structures for tx de stats */
  1827. typedef struct {
  1828. htt_tlv_hdr_t tlv_hdr;
  1829. A_UINT32 m1_packets;
  1830. A_UINT32 m2_packets;
  1831. A_UINT32 m3_packets;
  1832. A_UINT32 m4_packets;
  1833. A_UINT32 g1_packets;
  1834. A_UINT32 g2_packets;
  1835. } htt_tx_de_eapol_packets_stats_tlv;
  1836. typedef struct {
  1837. htt_tlv_hdr_t tlv_hdr;
  1838. A_UINT32 ap_bss_peer_not_found;
  1839. A_UINT32 ap_bcast_mcast_no_peer;
  1840. A_UINT32 sta_delete_in_progress;
  1841. A_UINT32 ibss_no_bss_peer;
  1842. A_UINT32 invaild_vdev_type;
  1843. A_UINT32 invalid_ast_peer_entry;
  1844. A_UINT32 peer_entry_invalid;
  1845. A_UINT32 ethertype_not_ip;
  1846. A_UINT32 eapol_lookup_failed;
  1847. A_UINT32 qpeer_not_allow_data;
  1848. A_UINT32 fse_tid_override;
  1849. A_UINT32 ipv6_jumbogram_zero_length;
  1850. A_UINT32 qos_to_non_qos_in_prog;
  1851. } htt_tx_de_classify_failed_stats_tlv;
  1852. typedef struct {
  1853. htt_tlv_hdr_t tlv_hdr;
  1854. A_UINT32 arp_packets;
  1855. A_UINT32 igmp_packets;
  1856. A_UINT32 dhcp_packets;
  1857. A_UINT32 host_inspected;
  1858. A_UINT32 htt_included;
  1859. A_UINT32 htt_valid_mcs;
  1860. A_UINT32 htt_valid_nss;
  1861. A_UINT32 htt_valid_preamble_type;
  1862. A_UINT32 htt_valid_chainmask;
  1863. A_UINT32 htt_valid_guard_interval;
  1864. A_UINT32 htt_valid_retries;
  1865. A_UINT32 htt_valid_bw_info;
  1866. A_UINT32 htt_valid_power;
  1867. A_UINT32 htt_valid_key_flags;
  1868. A_UINT32 htt_valid_no_encryption;
  1869. A_UINT32 fse_entry_count;
  1870. A_UINT32 fse_priority_be;
  1871. A_UINT32 fse_priority_high;
  1872. A_UINT32 fse_priority_low;
  1873. A_UINT32 fse_traffic_ptrn_be;
  1874. A_UINT32 fse_traffic_ptrn_over_sub;
  1875. A_UINT32 fse_traffic_ptrn_bursty;
  1876. A_UINT32 fse_traffic_ptrn_interactive;
  1877. A_UINT32 fse_traffic_ptrn_periodic;
  1878. A_UINT32 fse_hwqueue_alloc;
  1879. A_UINT32 fse_hwqueue_created;
  1880. A_UINT32 fse_hwqueue_send_to_host;
  1881. A_UINT32 mcast_entry;
  1882. A_UINT32 bcast_entry;
  1883. A_UINT32 htt_update_peer_cache;
  1884. A_UINT32 htt_learning_frame;
  1885. A_UINT32 fse_invalid_peer;
  1886. /*
  1887. * mec_notify is HTT TX WBM multicast echo check notification
  1888. * from firmware to host. FW sends SA addresses to host for all
  1889. * multicast/broadcast packets received on STA side.
  1890. */
  1891. A_UINT32 mec_notify;
  1892. } htt_tx_de_classify_stats_tlv;
  1893. typedef struct {
  1894. htt_tlv_hdr_t tlv_hdr;
  1895. A_UINT32 eok;
  1896. A_UINT32 classify_done;
  1897. A_UINT32 lookup_failed;
  1898. A_UINT32 send_host_dhcp;
  1899. A_UINT32 send_host_mcast;
  1900. A_UINT32 send_host_unknown_dest;
  1901. A_UINT32 send_host;
  1902. A_UINT32 status_invalid;
  1903. } htt_tx_de_classify_status_stats_tlv;
  1904. typedef struct {
  1905. htt_tlv_hdr_t tlv_hdr;
  1906. A_UINT32 enqueued_pkts;
  1907. A_UINT32 to_tqm;
  1908. A_UINT32 to_tqm_bypass;
  1909. } htt_tx_de_enqueue_packets_stats_tlv;
  1910. typedef struct {
  1911. htt_tlv_hdr_t tlv_hdr;
  1912. A_UINT32 discarded_pkts;
  1913. A_UINT32 local_frames;
  1914. A_UINT32 is_ext_msdu;
  1915. } htt_tx_de_enqueue_discard_stats_tlv;
  1916. typedef struct {
  1917. htt_tlv_hdr_t tlv_hdr;
  1918. A_UINT32 tcl_dummy_frame;
  1919. A_UINT32 tqm_dummy_frame;
  1920. A_UINT32 tqm_notify_frame;
  1921. A_UINT32 fw2wbm_enq;
  1922. A_UINT32 tqm_bypass_frame;
  1923. } htt_tx_de_compl_stats_tlv;
  1924. #define HTT_TX_DE_CMN_STATS_MAC_ID_M 0x000000ff
  1925. #define HTT_TX_DE_CMN_STATS_MAC_ID_S 0
  1926. #define HTT_TX_DE_CMN_STATS_MAC_ID_GET(_var) \
  1927. (((_var) & HTT_TX_DE_CMN_STATS_MAC_ID_M) >> \
  1928. HTT_TX_DE_CMN_STATS_MAC_ID_S)
  1929. #define HTT_TX_DE_CMN_STATS_MAC_ID_SET(_var, _val) \
  1930. do { \
  1931. HTT_CHECK_SET_VAL(HTT_TX_DE_CMN_STATS_MAC_ID, _val); \
  1932. ((_var) |= ((_val) << HTT_TX_DE_CMN_STATS_MAC_ID_S)); \
  1933. } while (0)
  1934. /*
  1935. * The htt_tx_de_fw2wbm_ring_full_hist_tlv is a histogram of time we waited
  1936. * for the fw2wbm ring buffer. we are requesting a buffer in FW2WBM release
  1937. * ring,which may fail, due to non availability of buffer. Hence we sleep for
  1938. * 200us & again request for it. This is a histogram of time we wait, with
  1939. * bin of 200ms & there are 10 bin (2 seconds max)
  1940. * They are defined by the following macros in FW
  1941. * #define ENTRIES_PER_BIN_COUNT 1000 // per bin 1000 * 200us = 200ms
  1942. * #define RING_FULL_BIN_ENTRIES (WAL_TX_DE_FW2WBM_ALLOC_TIMEOUT_COUNT /
  1943. * ENTRIES_PER_BIN_COUNT)
  1944. */
  1945. typedef struct {
  1946. htt_tlv_hdr_t tlv_hdr;
  1947. A_UINT32 fw2wbm_ring_full_hist[1];
  1948. } htt_tx_de_fw2wbm_ring_full_hist_tlv;
  1949. typedef struct {
  1950. htt_tlv_hdr_t tlv_hdr;
  1951. /* BIT [ 7 : 0] :- mac_id
  1952. * BIT [31 : 8] :- reserved
  1953. */
  1954. A_UINT32 mac_id__word;
  1955. /* Global Stats */
  1956. A_UINT32 tcl2fw_entry_count;
  1957. A_UINT32 not_to_fw;
  1958. A_UINT32 invalid_pdev_vdev_peer;
  1959. A_UINT32 tcl_res_invalid_addrx;
  1960. A_UINT32 wbm2fw_entry_count;
  1961. A_UINT32 invalid_pdev;
  1962. } htt_tx_de_cmn_stats_tlv;
  1963. /* STATS_TYPE : HTT_DBG_EXT_STATS_TX_DE_INFO
  1964. * TLV_TAGS:
  1965. * - HTT_STATS_TX_DE_CMN_TAG
  1966. * - HTT_STATS_TX_DE_FW2WBM_RING_FULL_HIST_TAG
  1967. * - HTT_STATS_TX_DE_EAPOL_PACKETS_TAG
  1968. * - HTT_STATS_TX_DE_CLASSIFY_STATS_TAG
  1969. * - HTT_STATS_TX_DE_CLASSIFY_FAILED_TAG
  1970. * - HTT_STATS_TX_DE_CLASSIFY_STATUS_TAG
  1971. * - HTT_STATS_TX_DE_ENQUEUE_PACKETS_TAG
  1972. * - HTT_STATS_TX_DE_ENQUEUE_DISCARD_TAG
  1973. * - HTT_STATS_TX_DE_COMPL_STATS_TAG
  1974. */
  1975. /* NOTE:
  1976. * This structure is for documentation, and cannot be safely used directly.
  1977. * Instead, use the constituent TLV structures to fill/parse.
  1978. */
  1979. typedef struct {
  1980. htt_tx_de_cmn_stats_tlv cmn_tlv;
  1981. htt_tx_de_fw2wbm_ring_full_hist_tlv fw2wbm_hist_tlv;
  1982. htt_tx_de_eapol_packets_stats_tlv eapol_stats_tlv;
  1983. htt_tx_de_classify_stats_tlv classify_stats_tlv;
  1984. htt_tx_de_classify_failed_stats_tlv classify_failed_tlv;
  1985. htt_tx_de_classify_status_stats_tlv classify_status_rlv;
  1986. htt_tx_de_enqueue_packets_stats_tlv enqueue_packets_tlv;
  1987. htt_tx_de_enqueue_discard_stats_tlv enqueue_discard_tlv;
  1988. htt_tx_de_compl_stats_tlv comp_status_tlv;
  1989. } htt_tx_de_stats_t;
  1990. /* == RING-IF STATS == */
  1991. /* DWORD num_elems__prefetch_tail_idx */
  1992. #define HTT_RING_IF_STATS_NUM_ELEMS_M 0x0000ffff
  1993. #define HTT_RING_IF_STATS_NUM_ELEMS_S 0
  1994. #define HTT_RING_IF_STATS_PREFETCH_TAIL_IDX_M 0xffff0000
  1995. #define HTT_RING_IF_STATS_PREFETCH_TAIL_IDX_S 16
  1996. #define HTT_RING_IF_STATS_NUM_ELEMS_GET(_var) \
  1997. (((_var) & HTT_RING_IF_STATS_NUM_ELEMS_M) >> \
  1998. HTT_RING_IF_STATS_NUM_ELEMS_S)
  1999. #define HTT_RING_IF_STATS_NUM_ELEMS_SET(_var, _val) \
  2000. do { \
  2001. HTT_CHECK_SET_VAL(HTT_RING_IF_STATS_NUM_ELEMS, _val); \
  2002. ((_var) |= ((_val) << HTT_RING_IF_STATS_NUM_ELEMS_S)); \
  2003. } while (0)
  2004. #define HTT_RING_IF_STATS_PREFETCH_TAIL_IDX_GET(_var) \
  2005. (((_var) & HTT_RING_IF_STATS_PREFETCH_TAIL_IDX_M) >> \
  2006. HTT_RING_IF_STATS_PREFETCH_TAIL_IDX_S)
  2007. #define HTT_RING_IF_STATS_PREFETCH_TAIL_IDX_SET(_var, _val) \
  2008. do { \
  2009. HTT_CHECK_SET_VAL(HTT_RING_IF_STATS_PREFETCH_TAIL_IDX, _val); \
  2010. ((_var) |= ((_val) << HTT_RING_IF_STATS_PREFETCH_TAIL_IDX_S)); \
  2011. } while (0)
  2012. /* DWORD head_idx__tail_idx */
  2013. #define HTT_RING_IF_STATS_HEAD_IDX_M 0x0000ffff
  2014. #define HTT_RING_IF_STATS_HEAD_IDX_S 0
  2015. #define HTT_RING_IF_STATS_TAIL_IDX_M 0xffff0000
  2016. #define HTT_RING_IF_STATS_TAIL_IDX_S 16
  2017. #define HTT_RING_IF_STATS_HEAD_IDX_GET(_var) \
  2018. (((_var) & HTT_RING_IF_STATS_HEAD_IDX_M) >> \
  2019. HTT_RING_IF_STATS_HEAD_IDX_S)
  2020. #define HTT_RING_IF_STATS_HEAD_IDX_SET(_var, _val) \
  2021. do { \
  2022. HTT_CHECK_SET_VAL(HTT_RING_IF_STATS_HEAD_IDX, _val); \
  2023. ((_var) |= ((_val) << HTT_RING_IF_STATS_HEAD_IDX_S)); \
  2024. } while (0)
  2025. #define HTT_RING_IF_STATS_TAIL_IDX_GET(_var) \
  2026. (((_var) & HTT_RING_IF_STATS_TAIL_IDX_M) >> \
  2027. HTT_RING_IF_STATS_TAIL_IDX_S)
  2028. #define HTT_RING_IF_STATS_TAIL_IDX_SET(_var, _val) \
  2029. do { \
  2030. HTT_CHECK_SET_VAL(HTT_RING_IF_STATS_TAIL_IDX, _val); \
  2031. ((_var) |= ((_val) << HTT_RING_IF_STATS_TAIL_IDX_S)); \
  2032. } while (0)
  2033. /* DWORD shadow_head_idx__shadow_tail_idx */
  2034. #define HTT_RING_IF_STATS_SHADOW_HEAD_IDX_M 0x0000ffff
  2035. #define HTT_RING_IF_STATS_SHADOW_HEAD_IDX_S 0
  2036. #define HTT_RING_IF_STATS_SHADOW_TAIL_IDX_M 0xffff0000
  2037. #define HTT_RING_IF_STATS_SHADOW_TAIL_IDX_S 16
  2038. #define HTT_RING_IF_STATS_SHADOW_HEAD_IDX_GET(_var) \
  2039. (((_var) & HTT_RING_IF_STATS_SHADOW_HEAD_IDX_M) >> \
  2040. HTT_RING_IF_STATS_SHADOW_HEAD_IDX_S)
  2041. #define HTT_RING_IF_STATS_SHADOW_HEAD_IDX_SET(_var, _val) \
  2042. do { \
  2043. HTT_CHECK_SET_VAL(HTT_RING_IF_STATS_SHADOW_HEAD_IDX, _val); \
  2044. ((_var) |= ((_val) << HTT_RING_IF_STATS_SHADOW_HEAD_IDX_S)); \
  2045. } while (0)
  2046. #define HTT_RING_IF_STATS_SHADOW_TAIL_IDX_GET(_var) \
  2047. (((_var) & HTT_RING_IF_STATS_SHADOW_TAIL_IDX_M) >> \
  2048. HTT_RING_IF_STATS_SHADOW_TAIL_IDX_S)
  2049. #define HTT_RING_IF_STATS_SHADOW_TAIL_IDX_SET(_var, _val) \
  2050. do { \
  2051. HTT_CHECK_SET_VAL(HTT_RING_IF_STATS_SHADOW_TAIL_IDX, _val); \
  2052. ((_var) |= ((_val) << HTT_RING_IF_STATS_SHADOW_TAIL_IDX_S)); \
  2053. } while (0)
  2054. /* DWORD lwm_thresh__hwm_thresh */
  2055. #define HTT_RING_IF_STATS_LWM_THRESHOLD_M 0x0000ffff
  2056. #define HTT_RING_IF_STATS_LWM_THRESHOLD_S 0
  2057. #define HTT_RING_IF_STATS_HWM_THRESHOLD_M 0xffff0000
  2058. #define HTT_RING_IF_STATS_HWM_THRESHOLD_S 16
  2059. #define HTT_RING_IF_STATS_LWM_THRESHOLD_GET(_var) \
  2060. (((_var) & HTT_RING_IF_STATS_LWM_THRESHOLD_M) >> \
  2061. HTT_RING_IF_STATS_LWM_THRESHOLD_S)
  2062. #define HTT_RING_IF_STATS_LWM_THRESHOLD_SET(_var, _val) \
  2063. do { \
  2064. HTT_CHECK_SET_VAL(HTT_RING_IF_STATS_LWM_THRESHOLD, _val); \
  2065. ((_var) |= ((_val) << HTT_RING_IF_STATS_LWM_THRESHOLD_S)); \
  2066. } while (0)
  2067. #define HTT_RING_IF_STATS_HWM_THRESHOLD_GET(_var) \
  2068. (((_var) & HTT_RING_IF_STATS_HWM_THRESHOLD_M) >> \
  2069. HTT_RING_IF_STATS_HWM_THRESHOLD_S)
  2070. #define HTT_RING_IF_STATS_HWM_THRESHOLD_SET(_var, _val) \
  2071. do { \
  2072. HTT_CHECK_SET_VAL(HTT_RING_IF_STATS_HWM_THRESHOLD, _val); \
  2073. ((_var) |= ((_val) << HTT_RING_IF_STATS_HWM_THRESHOLD_S)); \
  2074. } while (0)
  2075. #define HTT_STATS_LOW_WM_BINS 5
  2076. #define HTT_STATS_HIGH_WM_BINS 5
  2077. typedef struct {
  2078. A_UINT32 base_addr; /* DWORD aligned base memory address of the ring */
  2079. A_UINT32 elem_size; /* size of each ring element */
  2080. /* BIT [15 : 0] :- num_elems
  2081. * BIT [31 : 16] :- prefetch_tail_idx
  2082. */
  2083. A_UINT32 num_elems__prefetch_tail_idx;
  2084. /* BIT [15 : 0] :- head_idx
  2085. * BIT [31 : 16] :- tail_idx
  2086. */
  2087. A_UINT32 head_idx__tail_idx;
  2088. /* BIT [15 : 0] :- shadow_head_idx
  2089. * BIT [31 : 16] :- shadow_tail_idx
  2090. */
  2091. A_UINT32 shadow_head_idx__shadow_tail_idx;
  2092. A_UINT32 num_tail_incr;
  2093. /* BIT [15 : 0] :- lwm_thresh
  2094. * BIT [31 : 16] :- hwm_thresh
  2095. */
  2096. A_UINT32 lwm_thresh__hwm_thresh;
  2097. A_UINT32 overrun_hit_count;
  2098. A_UINT32 underrun_hit_count;
  2099. A_UINT32 prod_blockwait_count;
  2100. A_UINT32 cons_blockwait_count;
  2101. A_UINT32 low_wm_hit_count[HTT_STATS_LOW_WM_BINS]; /* FIX THIS: explain what each array element is for */
  2102. A_UINT32 high_wm_hit_count[HTT_STATS_HIGH_WM_BINS]; /* FIX THIS: explain what each array element is for */
  2103. } htt_ring_if_stats_tlv;
  2104. #define HTT_RING_IF_CMN_MAC_ID_M 0x000000ff
  2105. #define HTT_RING_IF_CMN_MAC_ID_S 0
  2106. #define HTT_RING_IF_CMN_MAC_ID_GET(_var) \
  2107. (((_var) & HTT_RING_IF_CMN_MAC_ID_M) >> \
  2108. HTT_RING_IF_CMN_MAC_ID_S)
  2109. #define HTT_RING_IF_CMN_MAC_ID_SET(_var, _val) \
  2110. do { \
  2111. HTT_CHECK_SET_VAL(HTT_RING_IF_CMN_MAC_ID, _val); \
  2112. ((_var) |= ((_val) << HTT_RING_IF_CMN_MAC_ID_S)); \
  2113. } while (0)
  2114. typedef struct {
  2115. htt_tlv_hdr_t tlv_hdr;
  2116. /* BIT [ 7 : 0] :- mac_id
  2117. * BIT [31 : 8] :- reserved
  2118. */
  2119. A_UINT32 mac_id__word;
  2120. A_UINT32 num_records;
  2121. } htt_ring_if_cmn_tlv;
  2122. /* STATS_TYPE : HTT_DBG_EXT_STATS_RING_IF_INFO
  2123. * TLV_TAGS:
  2124. * - HTT_STATS_RING_IF_CMN_TAG
  2125. * - HTT_STATS_STRING_TAG
  2126. * - HTT_STATS_RING_IF_TAG
  2127. */
  2128. /* NOTE:
  2129. * This structure is for documentation, and cannot be safely used directly.
  2130. * Instead, use the constituent TLV structures to fill/parse.
  2131. */
  2132. typedef struct {
  2133. htt_ring_if_cmn_tlv cmn_tlv;
  2134. /* Variable based on the Number of records. */
  2135. struct _ring_if {
  2136. htt_stats_string_tlv ring_str_tlv;
  2137. htt_ring_if_stats_tlv ring_tlv;
  2138. } r[1];
  2139. } htt_ring_if_stats_t;
  2140. /* == SFM STATS == */
  2141. #define HTT_SFM_CLIENT_USER_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  2142. /* NOTE: Variable length TLV, use length spec to infer array size */
  2143. typedef struct {
  2144. htt_tlv_hdr_t tlv_hdr;
  2145. /* Number of DWORDS used per user and per client */
  2146. A_UINT32 dwords_used_by_user_n[1];
  2147. } htt_sfm_client_user_tlv_v;
  2148. typedef struct {
  2149. htt_tlv_hdr_t tlv_hdr;
  2150. /* Client ID */
  2151. A_UINT32 client_id;
  2152. /* Minimum number of buffers */
  2153. A_UINT32 buf_min;
  2154. /* Maximum number of buffers */
  2155. A_UINT32 buf_max;
  2156. /* Number of Busy buffers */
  2157. A_UINT32 buf_busy;
  2158. /* Number of Allocated buffers */
  2159. A_UINT32 buf_alloc;
  2160. /* Number of Available/Usable buffers */
  2161. A_UINT32 buf_avail;
  2162. /* Number of users */
  2163. A_UINT32 num_users;
  2164. } htt_sfm_client_tlv;
  2165. #define HTT_SFM_CMN_MAC_ID_M 0x000000ff
  2166. #define HTT_SFM_CMN_MAC_ID_S 0
  2167. #define HTT_SFM_CMN_MAC_ID_GET(_var) \
  2168. (((_var) & HTT_SFM_CMN_MAC_ID_M) >> \
  2169. HTT_SFM_CMN_MAC_ID_S)
  2170. #define HTT_SFM_CMN_MAC_ID_SET(_var, _val) \
  2171. do { \
  2172. HTT_CHECK_SET_VAL(HTT_SFM_CMN_MAC_ID, _val); \
  2173. ((_var) |= ((_val) << HTT_SFM_CMN_MAC_ID_S)); \
  2174. } while (0)
  2175. typedef struct {
  2176. htt_tlv_hdr_t tlv_hdr;
  2177. /* BIT [ 7 : 0] :- mac_id
  2178. * BIT [31 : 8] :- reserved
  2179. */
  2180. A_UINT32 mac_id__word;
  2181. /* Indicates the total number of 128 byte buffers in the CMEM that are available for buffer sharing */
  2182. A_UINT32 buf_total;
  2183. /* Indicates for certain client or all the clients there is no dowrd saved in SFM, refer to SFM_R1_MEM_EMPTY */
  2184. A_UINT32 mem_empty;
  2185. /* DEALLOCATE_BUFFERS, refer to register SFM_R0_DEALLOCATE_BUFFERS */
  2186. A_UINT32 deallocate_bufs;
  2187. /* Number of Records */
  2188. A_UINT32 num_records;
  2189. } htt_sfm_cmn_tlv;
  2190. /* STATS_TYPE : HTT_DBG_EXT_STATS_RING_IF_INFO
  2191. * TLV_TAGS:
  2192. * - HTT_STATS_SFM_CMN_TAG
  2193. * - HTT_STATS_STRING_TAG
  2194. * - HTT_STATS_SFM_CLIENT_TAG
  2195. * - HTT_STATS_SFM_CLIENT_USER_TAG
  2196. */
  2197. /* NOTE:
  2198. * This structure is for documentation, and cannot be safely used directly.
  2199. * Instead, use the constituent TLV structures to fill/parse.
  2200. */
  2201. typedef struct {
  2202. htt_sfm_cmn_tlv cmn_tlv;
  2203. /* Variable based on the Number of records. */
  2204. struct _sfm_client {
  2205. htt_stats_string_tlv client_str_tlv;
  2206. htt_sfm_client_tlv client_tlv;
  2207. htt_sfm_client_user_tlv_v user_tlv;
  2208. } r[1];
  2209. } htt_sfm_stats_t;
  2210. /* == SRNG STATS == */
  2211. /* DWORD mac_id__ring_id__arena__ep */
  2212. #define HTT_SRING_STATS_MAC_ID_M 0x000000ff
  2213. #define HTT_SRING_STATS_MAC_ID_S 0
  2214. #define HTT_SRING_STATS_RING_ID_M 0x0000ff00
  2215. #define HTT_SRING_STATS_RING_ID_S 8
  2216. #define HTT_SRING_STATS_ARENA_M 0x00ff0000
  2217. #define HTT_SRING_STATS_ARENA_S 16
  2218. #define HTT_SRING_STATS_EP_TYPE_M 0x01000000
  2219. #define HTT_SRING_STATS_EP_TYPE_S 24
  2220. #define HTT_SRING_STATS_MAC_ID_GET(_var) \
  2221. (((_var) & HTT_SRING_STATS_MAC_ID_M) >> \
  2222. HTT_SRING_STATS_MAC_ID_S)
  2223. #define HTT_SRING_STATS_MAC_ID_SET(_var, _val) \
  2224. do { \
  2225. HTT_CHECK_SET_VAL(HTT_SRING_STATS_MAC_ID, _val); \
  2226. ((_var) |= ((_val) << HTT_SRING_STATS_MAC_ID_S)); \
  2227. } while (0)
  2228. #define HTT_SRING_STATS_RING_ID_GET(_var) \
  2229. (((_var) & HTT_SRING_STATS_RING_ID_M) >> \
  2230. HTT_SRING_STATS_RING_ID_S)
  2231. #define HTT_SRING_STATS_RING_ID_SET(_var, _val) \
  2232. do { \
  2233. HTT_CHECK_SET_VAL(HTT_SRING_STATS_RING_ID, _val); \
  2234. ((_var) |= ((_val) << HTT_SRING_STATS_RING_ID_S)); \
  2235. } while (0)
  2236. #define HTT_SRING_STATS_ARENA_GET(_var) \
  2237. (((_var) & HTT_SRING_STATS_ARENA_M) >> \
  2238. HTT_SRING_STATS_ARENA_S)
  2239. #define HTT_SRING_STATS_ARENA_SET(_var, _val) \
  2240. do { \
  2241. HTT_CHECK_SET_VAL(HTT_SRING_STATS_ARENA, _val); \
  2242. ((_var) |= ((_val) << HTT_SRING_STATS_ARENA_S)); \
  2243. } while (0)
  2244. #define HTT_SRING_STATS_EP_TYPE_GET(_var) \
  2245. (((_var) & HTT_SRING_STATS_EP_TYPE_M) >> \
  2246. HTT_SRING_STATS_EP_TYPE_S)
  2247. #define HTT_SRING_STATS_EP_TYPE_SET(_var, _val) \
  2248. do { \
  2249. HTT_CHECK_SET_VAL(HTT_SRING_STATS_EP_TYPE, _val); \
  2250. ((_var) |= ((_val) << HTT_SRING_STATS_EP_TYPE_S)); \
  2251. } while (0)
  2252. /* DWORD num_avail_words__num_valid_words */
  2253. #define HTT_SRING_STATS_NUM_AVAIL_WORDS_M 0x0000ffff
  2254. #define HTT_SRING_STATS_NUM_AVAIL_WORDS_S 0
  2255. #define HTT_SRING_STATS_NUM_VALID_WORDS_M 0xffff0000
  2256. #define HTT_SRING_STATS_NUM_VALID_WORDS_S 16
  2257. #define HTT_SRING_STATS_NUM_AVAIL_WORDS_GET(_var) \
  2258. (((_var) & HTT_SRING_STATS_NUM_AVAIL_WORDS_M) >> \
  2259. HTT_SRING_STATS_NUM_AVAIL_WORDS_S)
  2260. #define HTT_SRING_STATS_NUM_AVAIL_WORDS_SET(_var, _val) \
  2261. do { \
  2262. HTT_CHECK_SET_VAL(HTT_SRING_STATS_NUM_AVAIL_WORDS, _val); \
  2263. ((_var) |= ((_val) << HTT_SRING_STATS_NUM_AVAIL_WORDS_S)); \
  2264. } while (0)
  2265. #define HTT_SRING_STATS_NUM_VALID_WORDS_GET(_var) \
  2266. (((_var) & HTT_SRING_STATS_NUM_VALID_WORDS_M) >> \
  2267. HTT_SRING_STATS_NUM_VALID_WORDS_S)
  2268. #define HTT_SRING_STATS_NUM_VALID_WORDS_SET(_var, _val) \
  2269. do { \
  2270. HTT_CHECK_SET_VAL(HTT_SRING_STATS_NUM_VALID_WORDS, _val); \
  2271. ((_var) |= ((_val) << HTT_SRING_STATS_NUM_VALID_WORDS_S)); \
  2272. } while (0)
  2273. /* DWORD head_ptr__tail_ptr */
  2274. #define HTT_SRING_STATS_HEAD_PTR_M 0x0000ffff
  2275. #define HTT_SRING_STATS_HEAD_PTR_S 0
  2276. #define HTT_SRING_STATS_TAIL_PTR_M 0xffff0000
  2277. #define HTT_SRING_STATS_TAIL_PTR_S 16
  2278. #define HTT_SRING_STATS_HEAD_PTR_GET(_var) \
  2279. (((_var) & HTT_SRING_STATS_HEAD_PTR_M) >> \
  2280. HTT_SRING_STATS_HEAD_PTR_S)
  2281. #define HTT_SRING_STATS_HEAD_PTR_SET(_var, _val) \
  2282. do { \
  2283. HTT_CHECK_SET_VAL(HTT_SRING_STATS_HEAD_PTR, _val); \
  2284. ((_var) |= ((_val) << HTT_SRING_STATS_HEAD_PTR_S)); \
  2285. } while (0)
  2286. #define HTT_SRING_STATS_TAIL_PTR_GET(_var) \
  2287. (((_var) & HTT_SRING_STATS_TAIL_PTR_M) >> \
  2288. HTT_SRING_STATS_TAIL_PTR_S)
  2289. #define HTT_SRING_STATS_TAIL_PTR_SET(_var, _val) \
  2290. do { \
  2291. HTT_CHECK_SET_VAL(HTT_SRING_STATS_TAIL_PTR, _val); \
  2292. ((_var) |= ((_val) << HTT_SRING_STATS_TAIL_PTR_S)); \
  2293. } while (0)
  2294. /* DWORD consumer_empty__producer_full */
  2295. #define HTT_SRING_STATS_CONSUMER_EMPTY_M 0x0000ffff
  2296. #define HTT_SRING_STATS_CONSUMER_EMPTY_S 0
  2297. #define HTT_SRING_STATS_PRODUCER_FULL_M 0xffff0000
  2298. #define HTT_SRING_STATS_PRODUCER_FULL_S 16
  2299. #define HTT_SRING_STATS_CONSUMER_EMPTY_GET(_var) \
  2300. (((_var) & HTT_SRING_STATS_CONSUMER_EMPTY_M) >> \
  2301. HTT_SRING_STATS_CONSUMER_EMPTY_S)
  2302. #define HTT_SRING_STATS_CONSUMER_EMPTY_SET(_var, _val) \
  2303. do { \
  2304. HTT_CHECK_SET_VAL(HTT_SRING_STATS_CONSUMER_EMPTY, _val); \
  2305. ((_var) |= ((_val) << HTT_SRING_STATS_CONSUMER_EMPTY_S)); \
  2306. } while (0)
  2307. #define HTT_SRING_STATS_PRODUCER_FULL_GET(_var) \
  2308. (((_var) & HTT_SRING_STATS_PRODUCER_FULL_M) >> \
  2309. HTT_SRING_STATS_PRODUCER_FULL_S)
  2310. #define HTT_SRING_STATS_PRODUCER_FULL_SET(_var, _val) \
  2311. do { \
  2312. HTT_CHECK_SET_VAL(HTT_SRING_STATS_PRODUCER_FULL, _val); \
  2313. ((_var) |= ((_val) << HTT_SRING_STATS_PRODUCER_FULL_S)); \
  2314. } while (0)
  2315. /* DWORD prefetch_count__internal_tail_ptr */
  2316. #define HTT_SRING_STATS_PREFETCH_COUNT_M 0x0000ffff
  2317. #define HTT_SRING_STATS_PREFETCH_COUNT_S 0
  2318. #define HTT_SRING_STATS_INTERNAL_TP_M 0xffff0000
  2319. #define HTT_SRING_STATS_INTERNAL_TP_S 16
  2320. #define HTT_SRING_STATS_PREFETCH_COUNT_GET(_var) \
  2321. (((_var) & HTT_SRING_STATS_PREFETCH_COUNT_M) >> \
  2322. HTT_SRING_STATS_PREFETCH_COUNT_S)
  2323. #define HTT_SRING_STATS_PREFETCH_COUNT_SET(_var, _val) \
  2324. do { \
  2325. HTT_CHECK_SET_VAL(HTT_SRING_STATS_PREFETCH_COUNT, _val); \
  2326. ((_var) |= ((_val) << HTT_SRING_STATS_PREFETCH_COUNT_S)); \
  2327. } while (0)
  2328. #define HTT_SRING_STATS_INTERNAL_TP_GET(_var) \
  2329. (((_var) & HTT_SRING_STATS_INTERNAL_TP_M) >> \
  2330. HTT_SRING_STATS_INTERNAL_TP_S)
  2331. #define HTT_SRING_STATS_INTERNAL_TP_SET(_var, _val) \
  2332. do { \
  2333. HTT_CHECK_SET_VAL(HTT_SRING_STATS_INTERNAL_TP, _val); \
  2334. ((_var) |= ((_val) << HTT_SRING_STATS_INTERNAL_TP_S)); \
  2335. } while (0)
  2336. typedef struct {
  2337. htt_tlv_hdr_t tlv_hdr;
  2338. /* BIT [ 7 : 0] :- mac_id
  2339. * BIT [15 : 8] :- ring_id
  2340. * BIT [23 : 16] :- arena 0 -SRING_HRAM, 1 - SRING_HCRAM, 2 - SRING_HW2HW.
  2341. * BIT [24 : 24] :- EP 0 -consumer, 1 - producer
  2342. * BIT [31 : 25] :- reserved
  2343. */
  2344. A_UINT32 mac_id__ring_id__arena__ep;
  2345. A_UINT32 base_addr_lsb; /* DWORD aligned base memory address of the ring */
  2346. A_UINT32 base_addr_msb;
  2347. A_UINT32 ring_size; /* size of ring */
  2348. A_UINT32 elem_size; /* size of each ring element */
  2349. /* Ring status */
  2350. /* BIT [15 : 0] :- num_avail_words
  2351. * BIT [31 : 16] :- num_valid_words
  2352. */
  2353. A_UINT32 num_avail_words__num_valid_words;
  2354. /* Index of head and tail */
  2355. /* BIT [15 : 0] :- head_ptr
  2356. * BIT [31 : 16] :- tail_ptr
  2357. */
  2358. A_UINT32 head_ptr__tail_ptr;
  2359. /* Empty or full counter of rings */
  2360. /* BIT [15 : 0] :- consumer_empty
  2361. * BIT [31 : 16] :- producer_full
  2362. */
  2363. A_UINT32 consumer_empty__producer_full;
  2364. /* Prefetch status of consumer ring */
  2365. /* BIT [15 : 0] :- prefetch_count
  2366. * BIT [31 : 16] :- internal_tail_ptr
  2367. */
  2368. A_UINT32 prefetch_count__internal_tail_ptr;
  2369. } htt_sring_stats_tlv;
  2370. typedef struct {
  2371. htt_tlv_hdr_t tlv_hdr;
  2372. A_UINT32 num_records;
  2373. } htt_sring_cmn_tlv;
  2374. /* STATS_TYPE : HTT_DBG_EXT_STATS_SRNG_INFO
  2375. * TLV_TAGS:
  2376. * - HTT_STATS_SRING_CMN_TAG
  2377. * - HTT_STATS_STRING_TAG
  2378. * - HTT_STATS_SRING_STATS_TAG
  2379. */
  2380. /* NOTE:
  2381. * This structure is for documentation, and cannot be safely used directly.
  2382. * Instead, use the constituent TLV structures to fill/parse.
  2383. */
  2384. typedef struct {
  2385. htt_sring_cmn_tlv cmn_tlv;
  2386. /* Variable based on the Number of records. */
  2387. struct _sring_stats {
  2388. htt_stats_string_tlv sring_str_tlv;
  2389. htt_sring_stats_tlv sring_stats_tlv;
  2390. } r[1];
  2391. } htt_sring_stats_t;
  2392. /* == PDEV TX RATE CTRL STATS == */
  2393. #define HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS 12
  2394. #define HTT_TX_PDEV_STATS_NUM_GI_COUNTERS 4
  2395. #define HTT_TX_PDEV_STATS_NUM_DCM_COUNTERS 5
  2396. #define HTT_TX_PDEV_STATS_NUM_BW_COUNTERS 4
  2397. #define HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS 8
  2398. #define HTT_TX_PDEV_STATS_NUM_PREAMBLE_TYPES HTT_STATS_PREAM_COUNT
  2399. #define HTT_TX_PDEV_STATS_NUM_LEGACY_CCK_STATS 4
  2400. #define HTT_TX_PDEV_STATS_NUM_LEGACY_OFDM_STATS 8
  2401. #define HTT_TX_PDEV_STATS_NUM_LTF 4
  2402. #define HTT_TX_NUM_OF_SOUNDING_STATS_WORDS \
  2403. (HTT_TX_PDEV_STATS_NUM_BW_COUNTERS * \
  2404. HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS)
  2405. #define HTT_TX_PDEV_RATE_STATS_MAC_ID_M 0x000000ff
  2406. #define HTT_TX_PDEV_RATE_STATS_MAC_ID_S 0
  2407. #define HTT_TX_PDEV_RATE_STATS_MAC_ID_GET(_var) \
  2408. (((_var) & HTT_TX_PDEV_RATE_STATS_MAC_ID_M) >> \
  2409. HTT_TX_PDEV_RATE_STATS_MAC_ID_S)
  2410. #define HTT_TX_PDEV_RATE_STATS_MAC_ID_SET(_var, _val) \
  2411. do { \
  2412. HTT_CHECK_SET_VAL(HTT_TX_PDEV_RATE_STATS_MAC_ID, _val); \
  2413. ((_var) |= ((_val) << HTT_TX_PDEV_RATE_STATS_MAC_ID_S)); \
  2414. } while (0)
  2415. typedef struct {
  2416. htt_tlv_hdr_t tlv_hdr;
  2417. /* BIT [ 7 : 0] :- mac_id
  2418. * BIT [31 : 8] :- reserved
  2419. */
  2420. A_UINT32 mac_id__word;
  2421. /* Number of tx ldpc packets */
  2422. A_UINT32 tx_ldpc;
  2423. /* Number of tx rts packets */
  2424. A_UINT32 rts_cnt;
  2425. /* RSSI value of last ack packet (units = dB above noise floor) */
  2426. A_UINT32 ack_rssi;
  2427. A_UINT32 tx_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
  2428. /* tx_xx_mcs: currently unused */
  2429. A_UINT32 tx_su_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
  2430. A_UINT32 tx_mu_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
  2431. A_UINT32 tx_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS]; /* element 0,1, ...7 -> NSS 1,2, ...8 */
  2432. A_UINT32 tx_bw[HTT_TX_PDEV_STATS_NUM_BW_COUNTERS]; /* element 0: 20 MHz, 1: 40 MHz, 2: 80 MHz, 3: 160 and 80+80 MHz */
  2433. A_UINT32 tx_stbc[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
  2434. A_UINT32 tx_pream[HTT_TX_PDEV_STATS_NUM_PREAMBLE_TYPES];
  2435. /* Counters to track number of tx packets in each GI (400us, 800us, 1600us & 3200us) in each mcs (0-11) */
  2436. A_UINT32 tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS][HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
  2437. /* Counters to track packets in dcm mcs (MCS 0, 1, 3, 4) */
  2438. A_UINT32 tx_dcm[HTT_TX_PDEV_STATS_NUM_DCM_COUNTERS];
  2439. /* Number of CTS-acknowledged RTS packets */
  2440. A_UINT32 rts_success;
  2441. /*
  2442. * Counters for legacy 11a and 11b transmissions.
  2443. *
  2444. * The index corresponds to:
  2445. *
  2446. * CCK: 0: 1 Mbps, 1: 2 Mbps, 2: 5.5 Mbps, 3: 11 Mbps
  2447. *
  2448. * OFDM: 0: 6 Mbps, 1: 9 Mbps, 2: 12 Mbps, 3: 18 Mbps,
  2449. * 4: 24 Mbps, 5: 36 Mbps, 6: 48 Mbps, 7: 54 Mbps
  2450. */
  2451. A_UINT32 tx_legacy_cck_rate[HTT_TX_PDEV_STATS_NUM_LEGACY_CCK_STATS];
  2452. A_UINT32 tx_legacy_ofdm_rate[HTT_TX_PDEV_STATS_NUM_LEGACY_OFDM_STATS];
  2453. A_UINT32 ac_mu_mimo_tx_ldpc;
  2454. A_UINT32 ax_mu_mimo_tx_ldpc;
  2455. A_UINT32 ofdma_tx_ldpc;
  2456. /*
  2457. * Counters for 11ax HE LTF selection during TX.
  2458. *
  2459. * The index corresponds to:
  2460. *
  2461. * 0: unused, 1: 1x LTF, 2: 2x LTF, 3: 4x LTF
  2462. */
  2463. A_UINT32 tx_he_ltf[HTT_TX_PDEV_STATS_NUM_LTF];
  2464. A_UINT32 ac_mu_mimo_tx_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
  2465. A_UINT32 ax_mu_mimo_tx_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
  2466. A_UINT32 ofdma_tx_mcs[HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
  2467. A_UINT32 ac_mu_mimo_tx_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];
  2468. A_UINT32 ax_mu_mimo_tx_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];
  2469. A_UINT32 ofdma_tx_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];
  2470. A_UINT32 ac_mu_mimo_tx_bw[HTT_TX_PDEV_STATS_NUM_BW_COUNTERS];
  2471. A_UINT32 ax_mu_mimo_tx_bw[HTT_TX_PDEV_STATS_NUM_BW_COUNTERS];
  2472. A_UINT32 ofdma_tx_bw[HTT_TX_PDEV_STATS_NUM_BW_COUNTERS];
  2473. A_UINT32 ac_mu_mimo_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS][HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
  2474. A_UINT32 ax_mu_mimo_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS][HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
  2475. A_UINT32 ofdma_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS][HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
  2476. } htt_tx_pdev_rate_stats_tlv;
  2477. /* STATS_TYPE : HTT_DBG_EXT_STATS_PDEV_TX_RATE
  2478. * TLV_TAGS:
  2479. * - HTT_STATS_TX_PDEV_RATE_STATS_TAG
  2480. */
  2481. /* NOTE:
  2482. * This structure is for documentation, and cannot be safely used directly.
  2483. * Instead, use the constituent TLV structures to fill/parse.
  2484. */
  2485. typedef struct {
  2486. htt_tx_pdev_rate_stats_tlv rate_tlv;
  2487. } htt_tx_pdev_rate_stats_t;
  2488. /* == PDEV RX RATE CTRL STATS == */
  2489. #define HTT_RX_PDEV_STATS_NUM_LEGACY_CCK_STATS 4
  2490. #define HTT_RX_PDEV_STATS_NUM_LEGACY_OFDM_STATS 8
  2491. #define HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS 12
  2492. #define HTT_RX_PDEV_STATS_NUM_GI_COUNTERS 4
  2493. #define HTT_RX_PDEV_STATS_NUM_DCM_COUNTERS 5
  2494. #define HTT_RX_PDEV_STATS_NUM_BW_COUNTERS 4
  2495. #define HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS 8
  2496. #define HTT_RX_PDEV_STATS_NUM_PREAMBLE_TYPES HTT_STATS_PREAM_COUNT
  2497. #define HTT_RX_PDEV_MAX_OFDMA_NUM_USER 8
  2498. #define HTT_RX_PDEV_STATS_RXEVM_MAX_PILOTS_PER_NSS 16
  2499. #define HTT_RX_PDEV_RATE_STATS_MAC_ID_M 0x000000ff
  2500. #define HTT_RX_PDEV_RATE_STATS_MAC_ID_S 0
  2501. #define HTT_RX_PDEV_RATE_STATS_MAC_ID_GET(_var) \
  2502. (((_var) & HTT_RX_PDEV_RATE_STATS_MAC_ID_M) >> \
  2503. HTT_RX_PDEV_RATE_STATS_MAC_ID_S)
  2504. #define HTT_RX_PDEV_RATE_STATS_MAC_ID_SET(_var, _val) \
  2505. do { \
  2506. HTT_CHECK_SET_VAL(HTT_RX_PDEV_RATE_STATS_MAC_ID, _val); \
  2507. ((_var) |= ((_val) << HTT_RX_PDEV_RATE_STATS_MAC_ID_S)); \
  2508. } while (0)
  2509. typedef struct {
  2510. htt_tlv_hdr_t tlv_hdr;
  2511. /* BIT [ 7 : 0] :- mac_id
  2512. * BIT [31 : 8] :- reserved
  2513. */
  2514. A_UINT32 mac_id__word;
  2515. A_UINT32 nsts;
  2516. /* Number of rx ldpc packets */
  2517. A_UINT32 rx_ldpc;
  2518. /* Number of rx rts packets */
  2519. A_UINT32 rts_cnt;
  2520. A_UINT32 rssi_mgmt; /* units = dB above noise floor */
  2521. A_UINT32 rssi_data; /* units = dB above noise floor */
  2522. A_UINT32 rssi_comb; /* units = dB above noise floor */
  2523. A_UINT32 rx_mcs[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];
  2524. A_UINT32 rx_nss[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS]; /* element 0,1, ...7 -> NSS 1,2, ...8 */
  2525. A_UINT32 rx_dcm[HTT_RX_PDEV_STATS_NUM_DCM_COUNTERS];
  2526. A_UINT32 rx_stbc[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];
  2527. A_UINT32 rx_bw[HTT_RX_PDEV_STATS_NUM_BW_COUNTERS]; /* element 0: 20 MHz, 1: 40 MHz, 2: 80 MHz, 3: 160 and 80+80 MHz */
  2528. A_UINT32 rx_pream[HTT_RX_PDEV_STATS_NUM_PREAMBLE_TYPES];
  2529. A_UINT8 rssi_chain[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS][HTT_RX_PDEV_STATS_NUM_BW_COUNTERS]; /* units = dB above noise floor */
  2530. /* Counters to track number of rx packets in each GI in each mcs (0-11) */
  2531. A_UINT32 rx_gi[HTT_RX_PDEV_STATS_NUM_GI_COUNTERS][HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];
  2532. A_INT32 rssi_in_dbm; /* rx Signal Strength value in dBm unit */
  2533. A_UINT32 rx_11ax_su_ext;
  2534. A_UINT32 rx_11ac_mumimo;
  2535. A_UINT32 rx_11ax_mumimo;
  2536. A_UINT32 rx_11ax_ofdma;
  2537. A_UINT32 txbf;
  2538. A_UINT32 rx_legacy_cck_rate[HTT_RX_PDEV_STATS_NUM_LEGACY_CCK_STATS];
  2539. A_UINT32 rx_legacy_ofdm_rate[HTT_RX_PDEV_STATS_NUM_LEGACY_OFDM_STATS];
  2540. A_UINT32 rx_active_dur_us_low;
  2541. A_UINT32 rx_active_dur_us_high;
  2542. A_UINT32 rx_11ax_ul_ofdma;
  2543. A_UINT32 ul_ofdma_rx_mcs[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];
  2544. A_UINT32 ul_ofdma_rx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS][HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];
  2545. A_UINT32 ul_ofdma_rx_nss[HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS];
  2546. A_UINT32 ul_ofdma_rx_bw[HTT_TX_PDEV_STATS_NUM_BW_COUNTERS];
  2547. A_UINT32 ul_ofdma_rx_stbc;
  2548. A_UINT32 ul_ofdma_rx_ldpc;
  2549. /* record the stats for each user index */
  2550. A_UINT32 rx_ulofdma_non_data_ppdu[HTT_RX_PDEV_MAX_OFDMA_NUM_USER]; /* ppdu level */
  2551. A_UINT32 rx_ulofdma_data_ppdu[HTT_RX_PDEV_MAX_OFDMA_NUM_USER]; /* ppdu level */
  2552. A_UINT32 rx_ulofdma_mpdu_ok[HTT_RX_PDEV_MAX_OFDMA_NUM_USER]; /* mpdu level */
  2553. A_UINT32 rx_ulofdma_mpdu_fail[HTT_RX_PDEV_MAX_OFDMA_NUM_USER]; /* mpdu level */
  2554. A_UINT32 nss_count;
  2555. A_UINT32 pilot_count;
  2556. /* RxEVM stats in dB */
  2557. A_INT32 rx_pilot_evm_dB[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS][HTT_RX_PDEV_STATS_RXEVM_MAX_PILOTS_PER_NSS];
  2558. /* rx_pilot_evm_dB_mean:
  2559. * EVM mean across pilots, computed as
  2560. * mean(10*log10(rx_pilot_evm_linear)) = mean(rx_pilot_evm_dB)
  2561. */
  2562. A_INT32 rx_pilot_evm_dB_mean[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS];
  2563. A_INT8 rx_ul_fd_rssi[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS][HTT_RX_PDEV_MAX_OFDMA_NUM_USER]; /* dBm units */
  2564. } htt_rx_pdev_rate_stats_tlv;
  2565. /* STATS_TYPE : HTT_DBG_EXT_STATS_PDEV_RX_RATE
  2566. * TLV_TAGS:
  2567. * - HTT_STATS_RX_PDEV_RATE_STATS_TAG
  2568. */
  2569. /* NOTE:
  2570. * This structure is for documentation, and cannot be safely used directly.
  2571. * Instead, use the constituent TLV structures to fill/parse.
  2572. */
  2573. typedef struct {
  2574. htt_rx_pdev_rate_stats_tlv rate_tlv;
  2575. } htt_rx_pdev_rate_stats_t;
  2576. /* == RX PDEV/SOC STATS == */
  2577. typedef struct {
  2578. htt_tlv_hdr_t tlv_hdr;
  2579. /* Num Packets received on REO FW ring */
  2580. A_UINT32 fw_reo_ring_data_msdu;
  2581. /* Num bc/mc packets indicated from fw to host */
  2582. A_UINT32 fw_to_host_data_msdu_bcmc;
  2583. /* Num unicast packets indicated from fw to host */
  2584. A_UINT32 fw_to_host_data_msdu_uc;
  2585. /* Num remote buf recycle from offload */
  2586. A_UINT32 ofld_remote_data_buf_recycle_cnt;
  2587. /* Num remote free buf given to offload */
  2588. A_UINT32 ofld_remote_free_buf_indication_cnt;
  2589. /* Num unicast packets from local path indicated to host */
  2590. A_UINT32 ofld_buf_to_host_data_msdu_uc;
  2591. /* Num unicast packets from REO indicated to host */
  2592. A_UINT32 reo_fw_ring_to_host_data_msdu_uc;
  2593. /* Num Packets received from WBM SW1 ring */
  2594. A_UINT32 wbm_sw_ring_reap;
  2595. /* Num packets from WBM forwarded from fw to host via WBM */
  2596. A_UINT32 wbm_forward_to_host_cnt;
  2597. /* Num packets from WBM recycled to target refill ring */
  2598. A_UINT32 wbm_target_recycle_cnt;
  2599. /* Total Num of recycled to refill ring, including packets from WBM and REO */
  2600. A_UINT32 target_refill_ring_recycle_cnt;
  2601. } htt_rx_soc_fw_stats_tlv;
  2602. #define HTT_RX_SOC_FW_REFILL_RING_EMPTY_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  2603. /* NOTE: Variable length TLV, use length spec to infer array size */
  2604. typedef struct {
  2605. htt_tlv_hdr_t tlv_hdr;
  2606. /* Num ring empty encountered */
  2607. A_UINT32 refill_ring_empty_cnt[1]; /* HTT_RX_STATS_REFILL_MAX_RING */
  2608. } htt_rx_soc_fw_refill_ring_empty_tlv_v;
  2609. #define HTT_RX_SOC_FW_REFILL_RING_EMPTY_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  2610. /* NOTE: Variable length TLV, use length spec to infer array size */
  2611. typedef struct {
  2612. htt_tlv_hdr_t tlv_hdr;
  2613. /* Num total buf refilled from refill ring */
  2614. A_UINT32 refill_ring_num_refill[1]; /* HTT_RX_STATS_REFILL_MAX_RING */
  2615. } htt_rx_soc_fw_refill_ring_num_refill_tlv_v;
  2616. /* RXDMA error code from WBM released packets */
  2617. typedef enum {
  2618. HTT_RX_RXDMA_OVERFLOW_ERR = 0,
  2619. HTT_RX_RXDMA_MPDU_LENGTH_ERR = 1,
  2620. HTT_RX_RXDMA_FCS_ERR = 2,
  2621. HTT_RX_RXDMA_DECRYPT_ERR = 3,
  2622. HTT_RX_RXDMA_TKIP_MIC_ERR = 4,
  2623. HTT_RX_RXDMA_UNECRYPTED_ERR = 5,
  2624. HTT_RX_RXDMA_MSDU_LEN_ERR = 6,
  2625. HTT_RX_RXDMA_MSDU_LIMIT_ERR = 7,
  2626. HTT_RX_RXDMA_WIFI_PARSE_ERR = 8,
  2627. HTT_RX_RXDMA_AMSDU_PARSE_ERR = 9,
  2628. HTT_RX_RXDMA_SA_TIMEOUT_ERR = 10,
  2629. HTT_RX_RXDMA_DA_TIMEOUT_ERR = 11,
  2630. HTT_RX_RXDMA_FLOW_TIMEOUT_ERR = 12,
  2631. HTT_RX_RXDMA_FLUSH_REQUEST = 13,
  2632. HTT_RX_RXDMA_ERR_CODE_RVSD0 = 14,
  2633. HTT_RX_RXDMA_ERR_CODE_RVSD1 = 15,
  2634. /*
  2635. * This MAX_ERR_CODE should not be used in any host/target messages,
  2636. * so that even though it is defined within a host/target interface
  2637. * definition header file, it isn't actually part of the host/target
  2638. * interface, and thus can be modified.
  2639. */
  2640. HTT_RX_RXDMA_MAX_ERR_CODE
  2641. } htt_rx_rxdma_error_code_enum;
  2642. /* NOTE: Variable length TLV, use length spec to infer array size */
  2643. typedef struct {
  2644. htt_tlv_hdr_t tlv_hdr;
  2645. /* NOTE:
  2646. * The mapping of RXDMA error types to rxdma_err array elements is HW dependent.
  2647. * It is expected but not required that the target will provide a rxdma_err element
  2648. * for each of the htt_rx_rxdma_error_code_enum values, up to but not including
  2649. * MAX_ERR_CODE. The host should ignore any array elements whose
  2650. * indices are >= the MAX_ERR_CODE value the host was compiled with.
  2651. */
  2652. A_UINT32 rxdma_err[1]; /* HTT_RX_RXDMA_MAX_ERR_CODE */
  2653. } htt_rx_soc_fw_refill_ring_num_rxdma_err_tlv_v;
  2654. /* REO error code from WBM released packets */
  2655. typedef enum {
  2656. HTT_RX_REO_QUEUE_DESC_ADDR_ZERO = 0,
  2657. HTT_RX_REO_QUEUE_DESC_NOT_VALID = 1,
  2658. HTT_RX_AMPDU_IN_NON_BA = 2,
  2659. HTT_RX_NON_BA_DUPLICATE = 3,
  2660. HTT_RX_BA_DUPLICATE = 4,
  2661. HTT_RX_REGULAR_FRAME_2K_JUMP = 5,
  2662. HTT_RX_BAR_FRAME_2K_JUMP = 6,
  2663. HTT_RX_REGULAR_FRAME_OOR = 7,
  2664. HTT_RX_BAR_FRAME_OOR = 8,
  2665. HTT_RX_BAR_FRAME_NO_BA_SESSION = 9,
  2666. HTT_RX_BAR_FRAME_SN_EQUALS_SSN = 10,
  2667. HTT_RX_PN_CHECK_FAILED = 11,
  2668. HTT_RX_2K_ERROR_HANDLING_FLAG_SET = 12,
  2669. HTT_RX_PN_ERROR_HANDLING_FLAG_SET = 13,
  2670. HTT_RX_QUEUE_DESCRIPTOR_BLOCKED_SET = 14,
  2671. HTT_RX_REO_ERR_CODE_RVSD = 15,
  2672. /*
  2673. * This MAX_ERR_CODE should not be used in any host/target messages,
  2674. * so that even though it is defined within a host/target interface
  2675. * definition header file, it isn't actually part of the host/target
  2676. * interface, and thus can be modified.
  2677. */
  2678. HTT_RX_REO_MAX_ERR_CODE
  2679. } htt_rx_reo_error_code_enum;
  2680. /* NOTE: Variable length TLV, use length spec to infer array size */
  2681. typedef struct {
  2682. htt_tlv_hdr_t tlv_hdr;
  2683. /* NOTE:
  2684. * The mapping of REO error types to reo_err array elements is HW dependent.
  2685. * It is expected but not required that the target will provide a rxdma_err element
  2686. * for each of the htt_rx_reo_error_code_enum values, up to but not including
  2687. * MAX_ERR_CODE. The host should ignore any array elements whose
  2688. * indices are >= the MAX_ERR_CODE value the host was compiled with.
  2689. */
  2690. A_UINT32 reo_err[1]; /* HTT_RX_REO_MAX_ERR_CODE */
  2691. } htt_rx_soc_fw_refill_ring_num_reo_err_tlv_v;
  2692. /* NOTE:
  2693. * This structure is for documentation, and cannot be safely used directly.
  2694. * Instead, use the constituent TLV structures to fill/parse.
  2695. */
  2696. typedef struct {
  2697. htt_rx_soc_fw_stats_tlv fw_tlv;
  2698. htt_rx_soc_fw_refill_ring_empty_tlv_v fw_refill_ring_empty_tlv;
  2699. htt_rx_soc_fw_refill_ring_num_refill_tlv_v fw_refill_ring_num_refill_tlv;
  2700. htt_rx_soc_fw_refill_ring_num_rxdma_err_tlv_v fw_refill_ring_num_rxdma_err_tlv;
  2701. htt_rx_soc_fw_refill_ring_num_reo_err_tlv_v fw_refill_ring_num_reo_err_tlv;
  2702. } htt_rx_soc_stats_t;
  2703. /* == RX PDEV STATS == */
  2704. #define HTT_RX_PDEV_FW_STATS_MAC_ID_M 0x000000ff
  2705. #define HTT_RX_PDEV_FW_STATS_MAC_ID_S 0
  2706. #define HTT_RX_PDEV_FW_STATS_MAC_ID_GET(_var) \
  2707. (((_var) & HTT_RX_PDEV_FW_STATS_MAC_ID_M) >> \
  2708. HTT_RX_PDEV_FW_STATS_MAC_ID_S)
  2709. #define HTT_RX_PDEV_FW_STATS_MAC_ID_SET(_var, _val) \
  2710. do { \
  2711. HTT_CHECK_SET_VAL(HTT_RX_PDEV_FW_STATS_MAC_ID, _val); \
  2712. ((_var) |= ((_val) << HTT_RX_PDEV_FW_STATS_MAC_ID_S)); \
  2713. } while (0)
  2714. #define HTT_STATS_SUBTYPE_MAX 16
  2715. typedef struct {
  2716. htt_tlv_hdr_t tlv_hdr;
  2717. /* BIT [ 7 : 0] :- mac_id
  2718. * BIT [31 : 8] :- reserved
  2719. */
  2720. A_UINT32 mac_id__word;
  2721. /* Num PPDU status processed from HW */
  2722. A_UINT32 ppdu_recvd;
  2723. /* Num MPDU across PPDUs with FCS ok */
  2724. A_UINT32 mpdu_cnt_fcs_ok;
  2725. /* Num MPDU across PPDUs with FCS err */
  2726. A_UINT32 mpdu_cnt_fcs_err;
  2727. /* Num MSDU across PPDUs */
  2728. A_UINT32 tcp_msdu_cnt;
  2729. /* Num MSDU across PPDUs */
  2730. A_UINT32 tcp_ack_msdu_cnt;
  2731. /* Num MSDU across PPDUs */
  2732. A_UINT32 udp_msdu_cnt;
  2733. /* Num MSDU across PPDUs */
  2734. A_UINT32 other_msdu_cnt;
  2735. /* Num MPDU on FW ring indicated */
  2736. A_UINT32 fw_ring_mpdu_ind;
  2737. /* Num MGMT MPDU given to protocol */
  2738. A_UINT32 fw_ring_mgmt_subtype[HTT_STATS_SUBTYPE_MAX];
  2739. /* Num ctrl MPDU given to protocol */
  2740. A_UINT32 fw_ring_ctrl_subtype[HTT_STATS_SUBTYPE_MAX];
  2741. /* Num mcast data packet received */
  2742. A_UINT32 fw_ring_mcast_data_msdu;
  2743. /* Num broadcast data packet received */
  2744. A_UINT32 fw_ring_bcast_data_msdu;
  2745. /* Num unicat data packet received */
  2746. A_UINT32 fw_ring_ucast_data_msdu;
  2747. /* Num null data packet received */
  2748. A_UINT32 fw_ring_null_data_msdu;
  2749. /* Num MPDU on FW ring dropped */
  2750. A_UINT32 fw_ring_mpdu_drop;
  2751. /* Num buf indication to offload */
  2752. A_UINT32 ofld_local_data_ind_cnt;
  2753. /* Num buf recycle from offload */
  2754. A_UINT32 ofld_local_data_buf_recycle_cnt;
  2755. /* Num buf indication to data_rx */
  2756. A_UINT32 drx_local_data_ind_cnt;
  2757. /* Num buf recycle from data_rx */
  2758. A_UINT32 drx_local_data_buf_recycle_cnt;
  2759. /* Num buf indication to protocol */
  2760. A_UINT32 local_nondata_ind_cnt;
  2761. /* Num buf recycle from protocol */
  2762. A_UINT32 local_nondata_buf_recycle_cnt;
  2763. /* Num buf fed */
  2764. A_UINT32 fw_status_buf_ring_refill_cnt;
  2765. /* Num ring empty encountered */
  2766. A_UINT32 fw_status_buf_ring_empty_cnt;
  2767. /* Num buf fed */
  2768. A_UINT32 fw_pkt_buf_ring_refill_cnt;
  2769. /* Num ring empty encountered */
  2770. A_UINT32 fw_pkt_buf_ring_empty_cnt;
  2771. /* Num buf fed */
  2772. A_UINT32 fw_link_buf_ring_refill_cnt;
  2773. /* Num ring empty encountered */
  2774. A_UINT32 fw_link_buf_ring_empty_cnt;
  2775. /* Num buf fed */
  2776. A_UINT32 host_pkt_buf_ring_refill_cnt;
  2777. /* Num ring empty encountered */
  2778. A_UINT32 host_pkt_buf_ring_empty_cnt;
  2779. /* Num buf fed */
  2780. A_UINT32 mon_pkt_buf_ring_refill_cnt;
  2781. /* Num ring empty encountered */
  2782. A_UINT32 mon_pkt_buf_ring_empty_cnt;
  2783. /* Num buf fed */
  2784. A_UINT32 mon_status_buf_ring_refill_cnt;
  2785. /* Num ring empty encountered */
  2786. A_UINT32 mon_status_buf_ring_empty_cnt;
  2787. /* Num buf fed */
  2788. A_UINT32 mon_desc_buf_ring_refill_cnt;
  2789. /* Num ring empty encountered */
  2790. A_UINT32 mon_desc_buf_ring_empty_cnt;
  2791. /* Num buf fed */
  2792. A_UINT32 mon_dest_ring_update_cnt;
  2793. /* Num ring full encountered */
  2794. A_UINT32 mon_dest_ring_full_cnt;
  2795. /* Num rx suspend is attempted */
  2796. A_UINT32 rx_suspend_cnt;
  2797. /* Num rx suspend failed */
  2798. A_UINT32 rx_suspend_fail_cnt;
  2799. /* Num rx resume attempted */
  2800. A_UINT32 rx_resume_cnt;
  2801. /* Num rx resume failed */
  2802. A_UINT32 rx_resume_fail_cnt;
  2803. /* Num rx ring switch */
  2804. A_UINT32 rx_ring_switch_cnt;
  2805. /* Num rx ring restore */
  2806. A_UINT32 rx_ring_restore_cnt;
  2807. /* Num rx flush issued */
  2808. A_UINT32 rx_flush_cnt;
  2809. /* Num rx recovery */
  2810. A_UINT32 rx_recovery_reset_cnt;
  2811. } htt_rx_pdev_fw_stats_tlv;
  2812. #define HTT_STATS_PHY_ERR_MAX 43
  2813. typedef struct {
  2814. htt_tlv_hdr_t tlv_hdr;
  2815. /* BIT [ 7 : 0] :- mac_id
  2816. * BIT [31 : 8] :- reserved
  2817. */
  2818. A_UINT32 mac_id__word;
  2819. /* Num of phy err */
  2820. A_UINT32 total_phy_err_cnt;
  2821. /* Counts of different types of phy errs
  2822. * The mapping of PHY error types to phy_err array elements is HW dependent.
  2823. * The only currently-supported mapping is shown below:
  2824. *
  2825. * 0 phyrx_err_phy_off Reception aborted due to receiving a PHY_OFF TLV
  2826. * 1 phyrx_err_synth_off
  2827. * 2 phyrx_err_ofdma_timing
  2828. * 3 phyrx_err_ofdma_signal_parity
  2829. * 4 phyrx_err_ofdma_rate_illegal
  2830. * 5 phyrx_err_ofdma_length_illegal
  2831. * 6 phyrx_err_ofdma_restart
  2832. * 7 phyrx_err_ofdma_service
  2833. * 8 phyrx_err_ppdu_ofdma_power_drop
  2834. * 9 phyrx_err_cck_blokker
  2835. * 10 phyrx_err_cck_timing
  2836. * 11 phyrx_err_cck_header_crc
  2837. * 12 phyrx_err_cck_rate_illegal
  2838. * 13 phyrx_err_cck_length_illegal
  2839. * 14 phyrx_err_cck_restart
  2840. * 15 phyrx_err_cck_service
  2841. * 16 phyrx_err_cck_power_drop
  2842. * 17 phyrx_err_ht_crc_err
  2843. * 18 phyrx_err_ht_length_illegal
  2844. * 19 phyrx_err_ht_rate_illegal
  2845. * 20 phyrx_err_ht_zlf
  2846. * 21 phyrx_err_false_radar_ext
  2847. * 22 phyrx_err_green_field
  2848. * 23 phyrx_err_bw_gt_dyn_bw
  2849. * 24 phyrx_err_leg_ht_mismatch
  2850. * 25 phyrx_err_vht_crc_error
  2851. * 26 phyrx_err_vht_siga_unsupported
  2852. * 27 phyrx_err_vht_lsig_len_invalid
  2853. * 28 phyrx_err_vht_ndp_or_zlf
  2854. * 29 phyrx_err_vht_nsym_lt_zero
  2855. * 30 phyrx_err_vht_rx_extra_symbol_mismatch
  2856. * 31 phyrx_err_vht_rx_skip_group_id0
  2857. * 32 phyrx_err_vht_rx_skip_group_id1to62
  2858. * 33 phyrx_err_vht_rx_skip_group_id63
  2859. * 34 phyrx_err_ofdm_ldpc_decoder_disabled
  2860. * 35 phyrx_err_defer_nap
  2861. * 36 phyrx_err_fdomain_timeout
  2862. * 37 phyrx_err_lsig_rel_check
  2863. * 38 phyrx_err_bt_collision
  2864. * 39 phyrx_err_unsupported_mu_feedback
  2865. * 40 phyrx_err_ppdu_tx_interrupt_rx
  2866. * 41 phyrx_err_unsupported_cbf
  2867. * 42 phyrx_err_other
  2868. */
  2869. A_UINT32 phy_err[HTT_STATS_PHY_ERR_MAX];
  2870. } htt_rx_pdev_fw_stats_phy_err_tlv;
  2871. #define HTT_RX_PDEV_FW_RING_MPDU_ERR_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  2872. /* NOTE: Variable length TLV, use length spec to infer array size */
  2873. typedef struct {
  2874. htt_tlv_hdr_t tlv_hdr;
  2875. /* Num error MPDU for each RxDMA error type */
  2876. A_UINT32 fw_ring_mpdu_err[1]; /* HTT_RX_STATS_RXDMA_MAX_ERR */
  2877. } htt_rx_pdev_fw_ring_mpdu_err_tlv_v;
  2878. #define HTT_RX_PDEV_FW_MPDU_DROP_TLV_SZ(_num_elems) (sizeof(A_UINT32) * (_num_elems))
  2879. /* NOTE: Variable length TLV, use length spec to infer array size */
  2880. typedef struct {
  2881. htt_tlv_hdr_t tlv_hdr;
  2882. /* Num MPDU dropped */
  2883. A_UINT32 fw_mpdu_drop[1]; /* HTT_RX_STATS_FW_DROP_REASON_MAX */
  2884. } htt_rx_pdev_fw_mpdu_drop_tlv_v;
  2885. /* STATS_TYPE : HTT_DBG_EXT_STATS_PDEV_RX
  2886. * TLV_TAGS:
  2887. * - HTT_STATS_RX_SOC_FW_STATS_TAG (head TLV in soc_stats)
  2888. * - HTT_STATS_RX_SOC_FW_REFILL_RING_EMPTY_TAG (inside soc_stats)
  2889. * - HTT_STATS_RX_SOC_FW_REFILL_RING_NUM_REFILL_TAG (inside soc_stats)
  2890. * - HTT_STATS_RX_PDEV_FW_STATS_TAG
  2891. * - HTT_STATS_RX_PDEV_FW_RING_MPDU_ERR_TAG
  2892. * - HTT_STATS_RX_PDEV_FW_MPDU_DROP_TAG
  2893. */
  2894. /* NOTE:
  2895. * This structure is for documentation, and cannot be safely used directly.
  2896. * Instead, use the constituent TLV structures to fill/parse.
  2897. */
  2898. typedef struct {
  2899. htt_rx_soc_stats_t soc_stats;
  2900. htt_rx_pdev_fw_stats_tlv fw_stats_tlv;
  2901. htt_rx_pdev_fw_ring_mpdu_err_tlv_v fw_ring_mpdu_err_tlv;
  2902. htt_rx_pdev_fw_mpdu_drop_tlv_v fw_ring_mpdu_drop;
  2903. htt_rx_pdev_fw_stats_phy_err_tlv fw_stats_phy_err_tlv;
  2904. } htt_rx_pdev_stats_t;
  2905. #define HTT_PDEV_CCA_STATS_TX_FRAME_INFO_PRESENT (0x1)
  2906. #define HTT_PDEV_CCA_STATS_RX_FRAME_INFO_PRESENT (0x2)
  2907. #define HTT_PDEV_CCA_STATS_RX_CLEAR_INFO_PRESENT (0x4)
  2908. #define HTT_PDEV_CCA_STATS_MY_RX_FRAME_INFO_PRESENT (0x8)
  2909. #define HTT_PDEV_CCA_STATS_USEC_CNT_INFO_PRESENT (0x10)
  2910. #define HTT_PDEV_CCA_STATS_MED_RX_IDLE_INFO_PRESENT (0x20)
  2911. #define HTT_PDEV_CCA_STATS_MED_TX_IDLE_GLOBAL_INFO_PRESENT (0x40)
  2912. #define HTT_PDEV_CCA_STATS_CCA_OBBS_USEC_INFO_PRESENT (0x80)
  2913. typedef struct {
  2914. htt_tlv_hdr_t tlv_hdr;
  2915. /* Below values are obtained from the HW Cycles counter registers */
  2916. A_UINT32 tx_frame_usec;
  2917. A_UINT32 rx_frame_usec;
  2918. A_UINT32 rx_clear_usec;
  2919. A_UINT32 my_rx_frame_usec;
  2920. A_UINT32 usec_cnt;
  2921. A_UINT32 med_rx_idle_usec;
  2922. A_UINT32 med_tx_idle_global_usec;
  2923. A_UINT32 cca_obss_usec;
  2924. } htt_pdev_stats_cca_counters_tlv;
  2925. /* NOTE: THIS htt_pdev_cca_stats_hist_tlv STRUCTURE IS DEPRECATED,
  2926. * due to lack of support in some host stats infrastructures for
  2927. * TLVs nested within TLVs.
  2928. */
  2929. typedef struct {
  2930. htt_tlv_hdr_t tlv_hdr;
  2931. /* The channel number on which these stats were collected */
  2932. A_UINT32 chan_num;
  2933. /* num of CCA records (Num of htt_pdev_stats_cca_counters_tlv)*/
  2934. A_UINT32 num_records;
  2935. /*
  2936. * Bit map of valid CCA counters
  2937. * Bit0 - tx_frame_usec
  2938. * Bit1 - rx_frame_usec
  2939. * Bit2 - rx_clear_usec
  2940. * Bit3 - my_rx_frame_usec
  2941. * bit4 - usec_cnt
  2942. * Bit5 - med_rx_idle_usec
  2943. * Bit6 - med_tx_idle_global_usec
  2944. * Bit7 - cca_obss_usec
  2945. *
  2946. * See HTT_PDEV_CCA_STATS_xxx_INFO_PRESENT defs
  2947. */
  2948. A_UINT32 valid_cca_counters_bitmap;
  2949. /* Indicates the stats collection interval
  2950. * Valid Values:
  2951. * 100 - For the 100ms interval CCA stats histogram
  2952. * 1000 - For 1sec interval CCA histogram
  2953. * 0xFFFFFFFF - For Cumulative CCA Stats
  2954. */
  2955. A_UINT32 collection_interval;
  2956. /**
  2957. * This will be followed by an array which contains the CCA stats
  2958. * collected in the last N intervals,
  2959. * if the indication is for last N intervals CCA stats.
  2960. * Then the pdev_cca_stats[0] element contains the oldest CCA stats
  2961. * and pdev_cca_stats[N-1] will have the most recent CCA stats.
  2962. */
  2963. htt_pdev_stats_cca_counters_tlv cca_hist_tlv[1];
  2964. } htt_pdev_cca_stats_hist_tlv;
  2965. typedef struct {
  2966. htt_tlv_hdr_t tlv_hdr;
  2967. /* The channel number on which these stats were collected */
  2968. A_UINT32 chan_num;
  2969. /* num of CCA records (Num of htt_pdev_stats_cca_counters_tlv)*/
  2970. A_UINT32 num_records;
  2971. /*
  2972. * Bit map of valid CCA counters
  2973. * Bit0 - tx_frame_usec
  2974. * Bit1 - rx_frame_usec
  2975. * Bit2 - rx_clear_usec
  2976. * Bit3 - my_rx_frame_usec
  2977. * bit4 - usec_cnt
  2978. * Bit5 - med_rx_idle_usec
  2979. * Bit6 - med_tx_idle_global_usec
  2980. * Bit7 - cca_obss_usec
  2981. *
  2982. * See HTT_PDEV_CCA_STATS_xxx_INFO_PRESENT defs
  2983. */
  2984. A_UINT32 valid_cca_counters_bitmap;
  2985. /* Indicates the stats collection interval
  2986. * Valid Values:
  2987. * 100 - For the 100ms interval CCA stats histogram
  2988. * 1000 - For 1sec interval CCA histogram
  2989. * 0xFFFFFFFF - For Cumulative CCA Stats
  2990. */
  2991. A_UINT32 collection_interval;
  2992. /**
  2993. * This will be followed by an array which contains the CCA stats
  2994. * collected in the last N intervals,
  2995. * if the indication is for last N intervals CCA stats.
  2996. * Then the pdev_cca_stats[0] element contains the oldest CCA stats
  2997. * and pdev_cca_stats[N-1] will have the most recent CCA stats.
  2998. * htt_pdev_stats_cca_counters_tlv cca_hist_tlv[1];
  2999. */
  3000. } htt_pdev_cca_stats_hist_v1_tlv;
  3001. #define HTT_TWT_SESSION_FLAG_FLOW_ID_M 0x0000ffff
  3002. #define HTT_TWT_SESSION_FLAG_FLOW_ID_S 0
  3003. #define HTT_TWT_SESSION_FLAG_BCAST_TWT_M 0x00010000
  3004. #define HTT_TWT_SESSION_FLAG_BCAST_TWT_S 16
  3005. #define HTT_TWT_SESSION_FLAG_TRIGGER_TWT_M 0x00020000
  3006. #define HTT_TWT_SESSION_FLAG_TRIGGER_TWT_S 17
  3007. #define HTT_TWT_SESSION_FLAG_ANNOUN_TWT_M 0x00040000
  3008. #define HTT_TWT_SESSION_FLAG_ANNOUN_TWT_S 18
  3009. #define HTT_TWT_SESSION_FLAG_FLOW_ID_GET(_var) \
  3010. (((_var) & HTT_TWT_SESSION_FLAG_FLOW_ID_M) >> \
  3011. HTT_TWT_SESSION_FLAG_FLOW_ID_S)
  3012. #define HTT_TWT_SESSION_FLAG_FLOW_ID_SET(_var, _val) \
  3013. do { \
  3014. HTT_CHECK_SET_VAL(HTT_TWT_SESSION_FLAG_FLOW_ID, _val); \
  3015. ((_var) |= ((_val) << HTT_TWT_SESSION_FLAG_FLOW_ID_S)); \
  3016. } while (0)
  3017. #define HTT_TWT_SESSION_FLAG_BCAST_TWT_GET(_var) \
  3018. (((_var) & HTT_TWT_SESSION_FLAG_BCAST_TWT_M) >> \
  3019. HTT_TWT_SESSION_FLAG_BCAST_TWT_S)
  3020. #define HTT_TWT_SESSION_FLAG_BCAST_TWT_SET(_var, _val) \
  3021. do { \
  3022. HTT_CHECK_SET_VAL(HTT_TWT_SESSION_FLAG_BCAST_TWT, _val); \
  3023. ((_var) |= ((_val) << HTT_TWT_SESSION_FLAG_BCAST_TWT_S)); \
  3024. } while (0)
  3025. #define HTT_TWT_SESSION_FLAG_TRIGGER_TWT_GET(_var) \
  3026. (((_var) & HTT_TWT_SESSION_FLAG_TRIGGER_TWT_M) >> \
  3027. HTT_TWT_SESSION_FLAG_TRIGGER_TWT_S)
  3028. #define HTT_TWT_SESSION_FLAG_TRIGGER_TWT_SET(_var, _val) \
  3029. do { \
  3030. HTT_CHECK_SET_VAL(HTT_TWT_SESSION_FLAG_TRIGGER_TWT, _val); \
  3031. ((_var) |= ((_val) << HTT_TWT_SESSION_FLAG_TRIGGER_TWT_S)); \
  3032. } while (0)
  3033. #define HTT_TWT_SESSION_FLAG_ANNOUN_TWT_GET(_var) \
  3034. (((_var) & HTT_TWT_SESSION_FLAG_ANNOUN_TWT_M) >> \
  3035. HTT_TWT_SESSION_FLAG_ANNOUN_TWT_S)
  3036. #define HTT_TWT_SESSION_FLAG_ANNOUN_TWT_SET(_var, _val) \
  3037. do { \
  3038. HTT_CHECK_SET_VAL(HTT_TWT_SESSION_FLAG_ANNOUN_TWT, _val); \
  3039. ((_var) |= ((_val) << HTT_TWT_SESSION_FLAG_ANNOUN_TWT_S)); \
  3040. } while (0)
  3041. #define TWT_DIALOG_ID_UNAVAILABLE 0xFFFFFFFF
  3042. typedef struct {
  3043. htt_tlv_hdr_t tlv_hdr;
  3044. A_UINT32 vdev_id;
  3045. htt_mac_addr peer_mac;
  3046. A_UINT32 flow_id_flags;
  3047. A_UINT32 dialog_id; /* TWT_DIALOG_ID_UNAVAILABLE is used when TWT session is not initiated by host */
  3048. A_UINT32 wake_dura_us;
  3049. A_UINT32 wake_intvl_us;
  3050. A_UINT32 sp_offset_us;
  3051. } htt_pdev_stats_twt_session_tlv;
  3052. typedef struct {
  3053. htt_tlv_hdr_t tlv_hdr;
  3054. A_UINT32 pdev_id;
  3055. A_UINT32 num_sessions;
  3056. htt_pdev_stats_twt_session_tlv twt_session[1];
  3057. } htt_pdev_stats_twt_sessions_tlv;
  3058. /* STATS_TYPE: HTT_DBG_EXT_STATS_TWT_SESSIONS
  3059. * TLV_TAGS:
  3060. * - HTT_STATS_PDEV_TWT_SESSIONS_TAG
  3061. * - HTT_STATS_PDEV_TWT_SESSION_TAG
  3062. */
  3063. /* NOTE:
  3064. * This structure is for documentation, and cannot be safely used directly.
  3065. * Instead, use the constituent TLV structures to fill/parse.
  3066. */
  3067. typedef struct {
  3068. htt_pdev_stats_twt_sessions_tlv twt_sessions[1];
  3069. } htt_pdev_twt_sessions_stats_t;
  3070. typedef enum {
  3071. /* Global link descriptor queued in REO */
  3072. HTT_RX_REO_RESOURCE_GLOBAL_LINK_DESC_COUNT_0 = 0,
  3073. HTT_RX_REO_RESOURCE_GLOBAL_LINK_DESC_COUNT_1 = 1,
  3074. HTT_RX_REO_RESOURCE_GLOBAL_LINK_DESC_COUNT_2 = 2,
  3075. /*Number of queue descriptors of this aging group */
  3076. HTT_RX_REO_RESOURCE_BUFFERS_USED_AC0 = 3,
  3077. HTT_RX_REO_RESOURCE_BUFFERS_USED_AC1 = 4,
  3078. HTT_RX_REO_RESOURCE_BUFFERS_USED_AC2 = 5,
  3079. HTT_RX_REO_RESOURCE_BUFFERS_USED_AC3 = 6,
  3080. /* Total number of MSDUs buffered in AC */
  3081. HTT_RX_REO_RESOURCE_AGING_NUM_QUEUES_AC0 = 7,
  3082. HTT_RX_REO_RESOURCE_AGING_NUM_QUEUES_AC1 = 8,
  3083. HTT_RX_REO_RESOURCE_AGING_NUM_QUEUES_AC2 = 9,
  3084. HTT_RX_REO_RESOURCE_AGING_NUM_QUEUES_AC3 = 10,
  3085. HTT_RX_REO_RESOURCE_STATS_MAX = 16
  3086. } htt_rx_reo_resource_sample_id_enum;
  3087. typedef struct {
  3088. htt_tlv_hdr_t tlv_hdr;
  3089. /* Variable based on the Number of records. HTT_RX_REO_RESOURCE_STATS_MAX */
  3090. /* htt_rx_reo_debug_sample_id_enum */
  3091. A_UINT32 sample_id;
  3092. /* Max value of all samples */
  3093. A_UINT32 total_max;
  3094. /* Average value of total samples */
  3095. A_UINT32 total_avg;
  3096. /* Num of samples including both zeros and non zeros ones*/
  3097. A_UINT32 total_sample;
  3098. /* Average value of all non zeros samples */
  3099. A_UINT32 non_zeros_avg;
  3100. /* Num of non zeros samples */
  3101. A_UINT32 non_zeros_sample;
  3102. /* Max value of last N non zero samples (N = last_non_zeros_sample) */
  3103. A_UINT32 last_non_zeros_max;
  3104. /* Min value of last N non zero samples (N = last_non_zeros_sample) */
  3105. A_UINT32 last_non_zeros_min;
  3106. /* Average value of last N non zero samples (N = last_non_zeros_sample) */
  3107. A_UINT32 last_non_zeros_avg;
  3108. /* Num of last non zero samples */
  3109. A_UINT32 last_non_zeros_sample;
  3110. } htt_rx_reo_resource_stats_tlv_v;
  3111. /* STATS_TYPE: HTT_DBG_EXT_STATS_REO_RESOURCE_STATS
  3112. * TLV_TAGS:
  3113. * - HTT_STATS_RX_REO_RESOURCE_STATS_TAG
  3114. */
  3115. /* NOTE:
  3116. * This structure is for documentation, and cannot be safely used directly.
  3117. * Instead, use the constituent TLV structures to fill/parse.
  3118. */
  3119. typedef struct {
  3120. htt_rx_reo_resource_stats_tlv_v reo_resource_stats;
  3121. } htt_soc_reo_resource_stats_t;
  3122. /* == TX SOUNDING STATS == */
  3123. /* config_param0 */
  3124. #define HTT_DBG_EXT_STATS_SET_VDEV_MASK(_var) ((_var << 1) | 0x1)
  3125. #define HTT_DBG_EXT_STATS_GET_VDEV_ID_FROM_VDEV_MASK(_var) ((_var >> 1) & 0xFF)
  3126. #define HTT_DBG_EXT_STATS_IS_VDEV_ID_SET(_var) ((_var) & 0x1)
  3127. typedef enum {
  3128. /* Implicit beamforming stats */
  3129. HTT_IMPLICIT_TXBF_STEER_STATS = 0,
  3130. /* Single user short inter frame sequence steer stats */
  3131. HTT_EXPLICIT_TXBF_SU_SIFS_STEER_STATS = 1,
  3132. /* Single user random back off steer stats */
  3133. HTT_EXPLICIT_TXBF_SU_RBO_STEER_STATS = 2,
  3134. /* Multi user short inter frame sequence steer stats */
  3135. HTT_EXPLICIT_TXBF_MU_SIFS_STEER_STATS = 3,
  3136. /* Multi user random back off steer stats */
  3137. HTT_EXPLICIT_TXBF_MU_RBO_STEER_STATS = 4,
  3138. /* For backward compatability new modes cannot be added */
  3139. HTT_TXBF_MAX_NUM_OF_MODES = 5
  3140. } htt_txbf_sound_steer_modes;
  3141. typedef enum {
  3142. HTT_TX_AC_SOUNDING_MODE = 0,
  3143. HTT_TX_AX_SOUNDING_MODE = 1,
  3144. } htt_stats_sounding_tx_mode;
  3145. typedef struct {
  3146. htt_tlv_hdr_t tlv_hdr;
  3147. A_UINT32 tx_sounding_mode; /* HTT_TX_XX_SOUNDING_MODE */
  3148. /* Counts number of soundings for all steering modes in each bw */
  3149. A_UINT32 cbf_20[HTT_TXBF_MAX_NUM_OF_MODES];
  3150. A_UINT32 cbf_40[HTT_TXBF_MAX_NUM_OF_MODES];
  3151. A_UINT32 cbf_80[HTT_TXBF_MAX_NUM_OF_MODES];
  3152. A_UINT32 cbf_160[HTT_TXBF_MAX_NUM_OF_MODES];
  3153. /*
  3154. * The sounding array is a 2-D array stored as an 1-D array of
  3155. * A_UINT32. The stats for a particular user/bw combination is
  3156. * referenced with the following:
  3157. *
  3158. * sounding[(user* max_bw) + bw]
  3159. *
  3160. * ... where max_bw == 4 for 160mhz
  3161. */
  3162. A_UINT32 sounding[HTT_TX_NUM_OF_SOUNDING_STATS_WORDS];
  3163. } htt_tx_sounding_stats_tlv;
  3164. /* STATS_TYPE : HTT_DBG_EXT_STATS_TX_SOUNDING_INFO
  3165. * TLV_TAGS:
  3166. * - HTT_STATS_TX_SOUNDING_STATS_TAG
  3167. */
  3168. /* NOTE:
  3169. * This structure is for documentation, and cannot be safely used directly.
  3170. * Instead, use the constituent TLV structures to fill/parse.
  3171. */
  3172. typedef struct {
  3173. htt_tx_sounding_stats_tlv sounding_tlv;
  3174. } htt_tx_sounding_stats_t;
  3175. typedef struct {
  3176. htt_tlv_hdr_t tlv_hdr;
  3177. A_UINT32 num_obss_tx_ppdu_success;
  3178. A_UINT32 num_obss_tx_ppdu_failure;
  3179. } htt_pdev_obss_pd_stats_tlv;
  3180. /* NOTE:
  3181. * This structure is for documentation, and cannot be safely used directly.
  3182. * Instead, use the constituent TLV structures to fill/parse.
  3183. */
  3184. typedef struct {
  3185. htt_pdev_obss_pd_stats_tlv obss_pd_stat;
  3186. } htt_pdev_obss_pd_stats_t;
  3187. #endif /* __HTT_STATS_H__ */